,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/EttusResearch/uhd.git,2013-03-27 19:52:19+00:00,The USRP™ Hardware Driver Repository,642,EttusResearch/uhd,9062266,Verilog,uhd,144911,908,2024-04-12 03:10:43+00:00,"['uhd', 'usrp', 'sdr', 'driver', 'fpga']",
1,https://github.com/jmahler/mips-cpu.git,2013-04-27 02:43:18+00:00,MIPS CPU implemented in Verilog,188,jmahler/mips-cpu,9708149,Verilog,mips-cpu,297,547,2024-04-08 15:00:35+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/seldridge/verilog.git,2012-03-21 21:06:25+00:00,Repository for basic (and not so basic) Verilog blocks with high re-use potential,140,seldridge/verilog,3791379,Verilog,verilog,74,513,2024-04-04 12:10:51+00:00,"['verilog', 'rtl', 'hardware', 'fpga']",https://api.github.com/licenses/apache-2.0
3,https://github.com/openrisc/mor1kx.git,2012-08-21 08:45:53+00:00,mor1kx - an OpenRISC 1000 processor IP core,144,openrisc/mor1kx,5492471,Verilog,mor1kx,2881,471,2024-04-10 16:27:23+00:00,"['verilog', 'openrisc']",
4,https://github.com/NetFPGA/netfpga.git,2012-04-10 19:20:39+00:00,NetFPGA 1G infrastructure and gateware,145,NetFPGA/netfpga,3986116,Verilog,netfpga,10637,360,2024-02-22 12:55:44+00:00,[],
5,https://github.com/kramble/FPGA-Litecoin-Miner.git,2013-07-22 15:14:08+00:00,A litecoin scrypt miner implemented with FPGA on-chip memory. ,126,kramble/FPGA-Litecoin-Miner,11584509,Verilog,FPGA-Litecoin-Miner,923,276,2024-03-06 23:01:50+00:00,[],https://api.github.com/licenses/gpl-3.0
6,https://github.com/brianbennett/fpga_nes.git,2012-06-16 23:54:16+00:00,FPGA-based Nintendo Entertainment System Emulator,63,brianbennett/fpga_nes,4688501,Verilog,fpga_nes,2050,253,2024-04-01 12:07:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
7,https://github.com/funningboy/uvm_axi.git,2013-06-21 15:34:04+00:00,uvm AXI BFM(bus functional model),109,funningboy/uvm_axi,10845651,Verilog,uvm_axi,141,212,2024-04-11 07:15:09+00:00,[],None
8,https://github.com/avakar/usbcorev.git,2013-05-10 17:56:09+00:00,A full-speed device-side USB peripheral core written in Verilog.,37,avakar/usbcorev,9987004,Verilog,usbcorev,15,200,2024-04-08 20:56:13+00:00,"['fpga', 'verilog', 'usb']",
9,https://github.com/benreynwar/fft-dit-fpga.git,2012-08-22 23:53:30+00:00,Verilog module for calculation of FFT.,52,benreynwar/fft-dit-fpga,5516872,Verilog,fft-dit-fpga,113,144,2024-04-09 07:37:19+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/ejrh/cpu.git,2013-01-08 21:48:06+00:00,A very primitive but hopefully self-educational CPU in Verilog,33,ejrh/cpu,7509857,Verilog,cpu,470,127,2024-03-27 16:28:11+00:00,[],None
11,https://github.com/openrisc/orpsoc-cores.git,2013-08-19 19:24:09+00:00,Core description files for FuseSoC,79,openrisc/orpsoc-cores,12225560,Verilog,orpsoc-cores,3128,124,2024-03-01 17:08:53+00:00,[],None
12,https://github.com/jamieiles/oldland-cpu.git,2013-07-03 17:14:38+00:00,Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools,21,jamieiles/oldland-cpu,11156675,Verilog,oldland-cpu,1227,115,2024-03-27 14:08:53+00:00,[],None
13,https://github.com/jamieiles/uart.git,2013-04-11 16:32:19+00:00,Verilog UART,45,jamieiles/uart,9375052,Verilog,uart,132,111,2024-03-26 02:27:46+00:00,[],None
14,https://github.com/m-labs/lm32.git,2012-12-17 10:01:12+00:00,LatticeMico32 soft processor,28,m-labs/lm32,7202697,Verilog,lm32,377,99,2024-02-21 18:06:42+00:00,[],
15,https://github.com/wuzeyou/Multiplier16X16.git,2012-12-29 06:24:55+00:00,"Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder",27,wuzeyou/Multiplier16X16,7363681,Verilog,Multiplier16X16,1297,91,2024-03-12 02:16:45+00:00,[],None
16,https://github.com/jbush001/PASC.git,2013-03-20 04:46:43+00:00,Parallel Array of Simple Cores. Multicore processor.,33,jbush001/PASC,8896328,Verilog,PASC,92,90,2023-11-18 18:22:45+00:00,"['verilog', 'fpga', 'cpu', 'processor', 'multicore']",https://api.github.com/licenses/apache-2.0
17,https://github.com/hsluoyz/Atalanta.git,2013-04-30 13:36:52+00:00,"Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.",33,hsluoyz/Atalanta,9771719,Verilog,Atalanta,34820,67,2024-04-12 03:23:20+00:00,"['atalanta', 'verilog', 'vlsi', 'atpg']",None
18,https://github.com/maidenone/ORGFXSoC.git,2012-06-01 12:38:42+00:00,"An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)",19,maidenone/ORGFXSoC,4519428,Verilog,ORGFXSoC,3233,67,2024-02-08 16:33:25+00:00,[],None
19,https://github.com/adibis/DDR2_Controller.git,2012-02-28 04:42:34+00:00,DDR2 memory controller written in Verilog,30,adibis/DDR2_Controller,3568074,Verilog,DDR2_Controller,119,65,2024-04-05 07:43:43+00:00,"['verilog', 'verilog-project', 'ddr', 'hdl']",None
20,https://github.com/MorrisMA/MAM65C02-Processor-Core.git,2012-04-26 00:28:53+00:00,Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001),6,MorrisMA/MAM65C02-Processor-Core,4142780,Verilog,MAM65C02-Processor-Core,9362,53,2024-03-23 01:16:21+00:00,[],None
21,https://github.com/pmonta/GNSS_Firehose.git,2012-06-03 17:31:41+00:00,"Wideband front-end digitizer for GPS, GLONASS, Galileo, BeiDou",30,pmonta/GNSS_Firehose,4539111,Verilog,GNSS_Firehose,42943,51,2024-04-03 16:24:48+00:00,[],
22,https://github.com/embecosm/chiphack.git,2013-02-01 10:37:40+00:00,Repository and Wiki for Chip Hack events.,16,embecosm/chiphack,7956357,Verilog,chiphack,24013,50,2023-09-08 16:37:28+00:00,[],
23,https://github.com/fjullien/jtag_vpi.git,2013-08-23 14:47:46+00:00,TCP/IP controlled VPI JTAG Interface.,43,fjullien/jtag_vpi,12325431,Verilog,jtag_vpi,100,50,2024-02-21 00:55:10+00:00,[],None
24,https://github.com/atgreen/moxie-cores.git,2012-09-24 02:40:07+00:00,Moxie-compatible core repository,9,atgreen/moxie-cores,5928726,Verilog,moxie-cores,1758,45,2023-08-07 13:31:33+00:00,[],None
25,https://github.com/Caskman/MIPS-Processor-in-Verilog.git,2012-10-24 21:21:16+00:00,Processor repo,19,Caskman/MIPS-Processor-in-Verilog,6377754,Verilog,MIPS-Processor-in-Verilog,384,44,2024-04-07 01:16:55+00:00,[],None
26,https://github.com/MorrisMA/Booth_Multipliers.git,2012-09-06 02:47:14+00:00,Parameterized Booth Multiplier in Verilog 2001,20,MorrisMA/Booth_Multipliers,5696637,Verilog,Booth_Multipliers,2321,43,2024-04-10 07:27:08+00:00,[],None
27,https://github.com/dirjud/Nitro-Parts-lib-SPI.git,2012-04-18 00:57:54+00:00,Verilog SPI master and slave,22,dirjud/Nitro-Parts-lib-SPI,4058861,Verilog,Nitro-Parts-lib-SPI,8,43,2024-01-26 03:05:37+00:00,[],None
28,https://github.com/shuckc/verilog-utils.git,2012-03-16 14:48:36+00:00,"native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches",20,shuckc/verilog-utils,3739807,Verilog,verilog-utils,262,40,2023-11-25 07:36:24+00:00,[],None
29,https://github.com/sybreon/dcpu16.git,2012-04-05 12:39:07+00:00,Pipelined DCPU-16 Verilog Implementation,9,sybreon/dcpu16,3939500,Verilog,dcpu16,363,39,2023-08-26 13:19:48+00:00,[],None
30,https://github.com/fatestudio/RSA4096.git,2013-04-26 23:16:55+00:00,"4096bit RSA project, with verilog code, python test code, etc",22,fatestudio/RSA4096,9706034,Verilog,RSA4096,115702,39,2024-03-17 18:19:09+00:00,[],None
31,https://github.com/bmartini/verilog-arbiter.git,2013-06-04 23:31:27+00:00,"A look ahead, round-robing parametrized arbiter written in Verilog.",22,bmartini/verilog-arbiter,10490967,Verilog,verilog-arbiter,23,39,2024-03-24 18:58:07+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/mjlyons/vSPI.git,2012-02-21 15:05:37+00:00,Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter,13,mjlyons/vSPI,3504866,Verilog,vSPI,3832,38,2024-03-18 08:22:19+00:00,[],None
33,https://github.com/rnz/verilog-sha256.git,2012-09-11 21:26:17+00:00,Implementation of the SHA256 Algorithm in Verilog,18,rnz/verilog-sha256,5771220,Verilog,verilog-sha256,94,37,2023-10-30 06:07:24+00:00,[],None
34,https://github.com/GadgetFactory/RetroCade_Synth.git,2012-07-09 20:36:46+00:00,"RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface. ",18,GadgetFactory/RetroCade_Synth,4964463,Verilog,RetroCade_Synth,134479,37,2023-08-26 13:45:16+00:00,[],None
35,https://github.com/jpwright/fpganes.git,2013-04-04 22:46:57+00:00,FPGA-based AI for Super Mario Bros. Designed for an Altera DE2,15,jpwright/fpganes,9229686,Verilog,fpganes,150244,35,2023-09-25 22:04:57+00:00,[],None
36,https://github.com/harvard-cns/opensketch.git,2013-02-20 21:07:57+00:00,simulation and netfpga code,26,harvard-cns/opensketch,8322207,Verilog,opensketch,226,32,2023-10-19 13:21:02+00:00,[],None
37,https://github.com/vlsi1217/ASIC.git,2012-09-27 21:42:47+00:00,EE 287 2012 Fall,15,vlsi1217/ASIC,5989151,Verilog,ASIC,2838,28,2024-02-19 16:22:54+00:00,[],None
38,https://github.com/Canaan-Creative/MM.git,2013-04-08 02:06:23+00:00,Miner Manager,24,Canaan-Creative/MM,9286699,Verilog,MM,2196,27,2023-03-22 17:50:56+00:00,[],https://api.github.com/licenses/unlicense
39,https://github.com/aquaxis/gemac.git,2012-04-25 03:01:03+00:00,Gigabit MAC + UDP/TCP/IP offload Engine,18,aquaxis/gemac,4132273,Verilog,gemac,146,27,2024-01-15 07:22:56+00:00,[],None
40,https://github.com/qmn/riscv-invicta.git,2013-05-18 04:00:26+00:00,"A simple RISC-V core, described with Verilog",10,qmn/riscv-invicta,10136357,Verilog,riscv-invicta,152,26,2023-09-13 01:45:19+00:00,[],https://api.github.com/licenses/bsd-2-clause
41,https://github.com/phthinh/OFDM_802_11.git,2013-03-22 02:40:14+00:00,IEEE 802.11 OFDM-based transceiver system,23,phthinh/OFDM_802_11,8943518,Verilog,OFDM_802_11,538,26,2024-02-20 04:00:20+00:00,[],None
42,https://github.com/ddk/ddk-fpga.git,2013-06-20 22:21:34+00:00,FPGA HDL Sources.,13,ddk/ddk-fpga,10830775,Verilog,ddk-fpga,216,25,2022-07-30 18:57:26+00:00,[],None
43,https://github.com/mzakharo/usb-de2-fpga.git,2012-09-03 19:46:32+00:00,Hardware interface for USB controller on DE2 FPGA Platform,10,mzakharo/usb-de2-fpga,5663256,Verilog,usb-de2-fpga,5830,25,2023-11-29 05:24:04+00:00,[],https://api.github.com/licenses/gpl-3.0
44,https://github.com/sora/ovs-hw.git,2012-10-12 06:55:15+00:00,An open source hardware engine for Open vSwitch on FPGA,13,sora/ovs-hw,6186412,Verilog,ovs-hw,824,24,2024-03-07 10:38:04+00:00,[],None
45,https://github.com/fpgaminer/fpgaminer-vanitygen.git,2013-04-13 08:59:58+00:00,Open Source Bitcoin Vanity Address Generation on FPGAs,10,fpgaminer/fpgaminer-vanitygen,9411126,Verilog,fpgaminer-vanitygen,140,24,2023-09-26 17:36:54+00:00,[],https://api.github.com/licenses/gpl-3.0
46,https://github.com/fairwaves/UHD-Fairwaves.git,2013-01-22 15:09:14+00:00,"Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX. ",20,fairwaves/UHD-Fairwaves,7754610,Verilog,UHD-Fairwaves,38463,24,2024-02-12 12:16:47+00:00,[],None
47,https://github.com/skristiansson/wb_sdram_ctrl.git,2013-08-27 18:47:34+00:00,SDRAM controller with multiple wishbone slave ports,13,skristiansson/wb_sdram_ctrl,12414584,Verilog,wb_sdram_ctrl,37,23,2023-10-21 06:54:51+00:00,[],None
48,https://github.com/mstump/verilog-vga-controller.git,2012-06-01 17:38:45+00:00,A very simple VGA controller written in verilog,4,mstump/verilog-vga-controller,4522349,Verilog,verilog-vga-controller,94,23,2024-02-01 16:52:28+00:00,[],None
49,https://github.com/fbrosser/DSP48E1-FP.git,2012-08-13 08:48:47+00:00,Project aimed at implementing floating point operators using the DSP48E1 slice.,3,fbrosser/DSP48E1-FP,5396713,Verilog,DSP48E1-FP,324,22,2024-04-01 21:02:30+00:00,[],None
50,https://github.com/kmod/bitcoin_mining.git,2013-07-19 10:09:25+00:00,Simple test fpga bitcoin miner,6,kmod/bitcoin_mining,11525292,Verilog,bitcoin_mining,138,21,2024-01-08 13:42:46+00:00,[],https://api.github.com/licenses/gpl-2.0
51,https://github.com/xdesigns/4way-cache.git,2012-12-08 06:50:20+00:00,Verilog cache implementation of 4-way FIFO 16k Cache,10,xdesigns/4way-cache,7064871,Verilog,4way-cache,116,19,2023-12-11 17:30:17+00:00,[],None
52,https://github.com/ayzk/Simulator_CPU.git,2013-03-07 09:20:57+00:00,Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog,7,ayzk/Simulator_CPU,8623849,Verilog,Simulator_CPU,994,19,2024-03-06 05:13:03+00:00,[],None
53,https://github.com/Murailab-arch/magukara.git,2012-06-12 01:31:51+00:00,FPGA-based open-source network tester,4,Murailab-arch/magukara,4632054,Verilog,magukara,12622,18,2024-01-03 00:22:11+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/phthinh/OFDM_802_16.git,2013-04-19 07:02:03+00:00,IEEE 802.16 OFDM-based transceiver system,18,phthinh/OFDM_802_16,9539733,Verilog,OFDM_802_16,653,17,2024-02-20 04:00:07+00:00,[],None
55,https://github.com/alok-upadhyay/MIPS-in-Verilog.git,2012-02-28 05:50:18+00:00,An implementation of MIPS single cycle datapath in Verilog. ,16,alok-upadhyay/MIPS-in-Verilog,3568480,Verilog,MIPS-in-Verilog,111,17,2024-03-25 09:41:42+00:00,[],None
56,https://github.com/Torlus/JagNetlists.git,2013-03-09 18:25:04+00:00,Atari Jaguar netlists compiler,1,Torlus/JagNetlists,8674111,Verilog,JagNetlists,4136,17,2023-06-02 16:31:33+00:00,[],None
57,https://github.com/sbourdeauducq/serdes-tdc.git,2012-07-14 16:39:14+00:00,SERDES-based TDC core for Spartan-6,7,sbourdeauducq/serdes-tdc,5049094,Verilog,serdes-tdc,768,16,2024-02-28 21:07:57+00:00,[],None
58,https://github.com/sevikkk/VP2motion.git,2012-03-02 00:26:26+00:00,FPGA based motion controller for RepRap style 3D printers,9,sevikkk/VP2motion,3597679,Verilog,VP2motion,8850,16,2023-05-17 01:18:01+00:00,[],None
59,https://github.com/sjaeckel/axi-bfm.git,2012-08-10 07:44:24+00:00,git clone of http://code.google.com/p/axi-bfm/,13,sjaeckel/axi-bfm,5366359,Verilog,axi-bfm,129,16,2024-03-15 14:56:01+00:00,[],https://api.github.com/licenses/gpl-3.0
60,https://github.com/idanw/Verilog-Pac-Man.git,2012-03-07 20:56:13+00:00,Verilog implementation of Pac-Man made for a class's final project,9,idanw/Verilog-Pac-Man,3653495,Verilog,Verilog-Pac-Man,1460,15,2024-01-03 11:45:45+00:00,[],None
61,https://github.com/sora/ethpipe.git,2013-02-08 14:55:23+00:00,EtherPIPE: an Ethernet character device for packet processing,3,sora/ethpipe,8095236,Verilog,ethpipe,16980,15,2024-03-21 08:37:30+00:00,[],None
62,https://github.com/gilani/fpfma.git,2013-07-05 16:08:59+00:00,Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL),1,gilani/fpfma,11203475,Verilog,fpfma,4492,15,2024-04-01 08:57:07+00:00,[],None
63,https://github.com/nhandyal/Verilog-Spectrum-Analyzer.git,2012-07-19 23:39:07+00:00,FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.,3,nhandyal/Verilog-Spectrum-Analyzer,5117069,Verilog,Verilog-Spectrum-Analyzer,176,14,2024-01-06 03:01:48+00:00,[],None
64,https://github.com/warclab/idea.git,2013-01-03 07:27:09+00:00,iDEA FPGA Soft Processor,6,warclab/idea,7419161,Verilog,idea,253,14,2019-06-25 11:33:10+00:00,[],None
65,https://github.com/tmbinc/ov.git,2013-05-29 17:51:10+00:00,,3,tmbinc/ov,10365624,Verilog,ov,1186,13,2023-08-29 12:10:50+00:00,[],None
66,https://github.com/kdurant/oc8051.git,2013-08-11 05:52:00+00:00,download from opencores.org,7,kdurant/oc8051,12031907,Verilog,oc8051,1502,13,2024-03-29 15:39:31+00:00,[],None
67,https://github.com/linuxbest/ahci_mpi.git,2013-02-13 08:33:17+00:00,an sata controller using smallest resource.,5,linuxbest/ahci_mpi,8175775,Verilog,ahci_mpi,21327,13,2024-03-16 05:19:45+00:00,[],None
68,https://github.com/stass/md5_core.git,2012-05-01 07:40:19+00:00,MD5 core in verilog,7,stass/md5_core,4190485,Verilog,md5_core,100,13,2023-12-28 07:03:22+00:00,[],None
69,https://github.com/juliusbaxter/mor1kx-dev-env.git,2012-08-22 09:56:19+00:00,Development and verification environment for the mor1kx core,8,juliusbaxter/mor1kx-dev-env,5507623,Verilog,mor1kx-dev-env,2891,12,2023-05-14 16:12:16+00:00,[],None
70,https://github.com/marsohod4you/Amber-Marsohod2.git,2012-09-17 16:23:12+00:00,Port of Amber ARM Core project to Marsohod2 platform,11,marsohod4you/Amber-Marsohod2,5843696,Verilog,Amber-Marsohod2,9336,12,2024-01-12 13:09:45+00:00,[],None
71,https://github.com/zEko/GestureRecognition_Verilog.git,2012-04-15 13:29:44+00:00,Identifies ASL Hand Gesture for numbers using image processing in verilog,3,zEko/GestureRecognition_Verilog,4032133,Verilog,GestureRecognition_Verilog,136,12,2023-05-30 12:47:28+00:00,[],
72,https://github.com/jbush001/FPGAWhack.git,2013-04-10 04:49:22+00:00,Video Effects on VGA,4,jbush001/FPGAWhack,9338313,Verilog,FPGAWhack,23,12,2022-05-16 03:43:33+00:00,"['fpga', 'verilog', 'hardware']",https://api.github.com/licenses/apache-2.0
73,https://github.com/MorrisMA/MiniCPU-S.git,2012-08-19 14:26:47+00:00,Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture,3,MorrisMA/MiniCPU-S,5471474,Verilog,MiniCPU-S,488,12,2024-04-01 23:34:56+00:00,[],None
74,https://github.com/linuxbest/lzs.git,2013-02-13 07:42:47+00:00,an open source lzs hardware & software ,3,linuxbest/lzs,8175167,Verilog,lzs,667,11,2023-07-15 14:20:08+00:00,[],https://api.github.com/licenses/gpl-2.0
75,https://github.com/cbl709/NAND-Flash-Control.git,2013-03-14 09:39:11+00:00,,4,cbl709/NAND-Flash-Control,8772233,Verilog,NAND-Flash-Control,120,11,2023-06-15 09:40:19+00:00,[],None
76,https://github.com/phthinh/OFDM_802_22.git,2013-03-26 01:32:50+00:00,,8,phthinh/OFDM_802_22,9020263,Verilog,OFDM_802_22,965,11,2024-04-03 04:32:53+00:00,[],None
77,https://github.com/mczerski/orpsoc-de0_nano.git,2012-11-11 15:37:42+00:00,ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board,14,mczerski/orpsoc-de0_nano,6639903,Verilog,orpsoc-de0_nano,4116,11,2023-10-17 06:30:02+00:00,[],None
78,https://github.com/byingyang/mojo-miner.git,2013-04-26 02:32:18+00:00,A bitcoin miner for the mojo fpga development board by embedded micro,7,byingyang/mojo-miner,9685926,Verilog,mojo-miner,119,10,2018-04-29 21:09:17+00:00,[],None
79,https://github.com/Thomasb81/Midi_SynthFpga.git,2012-11-18 10:42:24+00:00,Sound synthetizer with an fpga,3,Thomasb81/Midi_SynthFpga,6745798,Verilog,Midi_SynthFpga,2385,10,2023-08-01 13:59:07+00:00,[],None
80,https://github.com/ryanmacdonald/Ray-Tracing-GPU.git,2012-09-05 17:43:37+00:00,RTL implementation of a ray-tracing GPU,4,ryanmacdonald/Ray-Tracing-GPU,5690876,Verilog,Ray-Tracing-GPU,122483,10,2024-01-22 05:20:38+00:00,[],None
81,https://github.com/t-crest/argo.git,2012-09-12 14:45:49+00:00,Argo is a time-division multiplexing network-on-chip.,8,t-crest/argo,5781233,Verilog,argo,5152,10,2024-03-11 09:39:54+00:00,[],None
82,https://github.com/skristiansson/diila.git,2013-03-20 18:14:30+00:00,A Device Independent Integrated Logic Analyzer,1,skristiansson/diila,8911094,Verilog,diila,204,10,2022-05-24 15:03:04+00:00,[],None
83,https://github.com/suraj-srinivas/Huffman-encoder.git,2013-04-26 14:53:38+00:00,Huffman encoder,6,suraj-srinivas/Huffman-encoder,9697672,Verilog,Huffman-encoder,108,10,2024-02-09 13:39:18+00:00,[],None
84,https://github.com/superzanti/Verilog_Clock.git,2013-05-02 17:52:36+00:00,A real time clock written in Verilog for the Spartan-3AN FPGA by Xilinx. This clock includes date and 24-hour time with an alarm clock.,5,superzanti/Verilog_Clock,9818947,Verilog,Verilog_Clock,9484,10,2022-06-03 21:02:16+00:00,[],None
85,https://github.com/gengyl08/NetFPGA-10G.git,2013-04-18 06:42:00+00:00,Yilong's NetFPGA-10G Repo,30,gengyl08/NetFPGA-10G,9515260,Verilog,NetFPGA-10G,108093,10,2023-10-13 07:45:08+00:00,[],None
86,https://github.com/warclab/prcontrol.git,2012-08-13 07:05:06+00:00,Partial Reconfiguration Controller for Xilinx FPGAs,9,warclab/prcontrol,5395829,Verilog,prcontrol,192,9,2023-01-27 06:21:39+00:00,[],None
87,https://github.com/xhacker/PONG.git,2013-01-10 06:30:14+00:00,"PONG game on Nexys3, in Verilog.",5,xhacker/PONG,7535726,Verilog,PONG,147,9,2022-12-10 08:05:19+00:00,[],None
88,https://github.com/ksksue/Android-FPGA-FIFO-Transfer.git,2012-05-08 16:24:40+00:00,Android-FPGA FIFO Transfer,3,ksksue/Android-FPGA-FIFO-Transfer,4262753,Verilog,Android-FPGA-FIFO-Transfer,129,9,2023-12-11 12:39:13+00:00,[],None
89,https://github.com/vlsi1217/BPSK_ASIC.git,2013-07-21 19:30:04+00:00,BPSK demodulator ASIC design with Toshiba 45nm lib in verilog for EE 287 Spring 2013,2,vlsi1217/BPSK_ASIC,11566547,Verilog,BPSK_ASIC,1000,9,2024-02-20 15:04:42+00:00,[],None
90,https://github.com/jhu-cisst/mechatronics-firmware.git,2013-08-17 23:52:21+00:00,mechatronics firmware,14,jhu-cisst/mechatronics-firmware,12187596,Verilog,mechatronics-firmware,19196,9,2024-01-19 02:55:48+00:00,[],None
91,https://github.com/romovs/xula-lib-verilog.git,2013-03-02 14:07:23+00:00,Collection of helper modules for XuLA-200 FPGA development board written in Verilog-2001.,5,romovs/xula-lib-verilog,8521375,Verilog,xula-lib-verilog,244,9,2017-12-05 05:07:46+00:00,[],https://api.github.com/licenses/gpl-2.0
92,https://github.com/teknohog/rautanoppa.git,2013-08-15 17:11:20+00:00,Hardware random number generator for FPGAs,5,teknohog/rautanoppa,12139067,Verilog,rautanoppa,472,9,2024-02-17 14:07:35+00:00,[],https://api.github.com/licenses/gpl-3.0
93,https://github.com/utzig/nexys2-verilog-samples.git,2013-04-11 02:02:06+00:00,Some verilog examples to run on a Digilent Nexys2,5,utzig/nexys2-verilog-samples,9360139,Verilog,nexys2-verilog-samples,124,8,2023-07-16 19:56:32+00:00,[],None
94,https://github.com/Groundworkstech/rc4-prbs.git,2013-08-06 14:58:04+00:00,A Verilog open-source implementation of a RC4 encryption algorigthm using a pseudorandom binary sequence (PRBS) for FPGA synthesis.,2,Groundworkstech/rc4-prbs,11926732,Verilog,rc4-prbs,116,8,2020-08-10 08:36:27+00:00,[],https://api.github.com/licenses/lgpl-3.0
95,https://github.com/travisg/cpu.git,2012-03-18 00:38:21+00:00,fpga based cpu hackery,2,travisg/cpu,3751886,Verilog,cpu,305,8,2020-03-01 04:36:08+00:00,[],https://api.github.com/licenses/mit
96,https://github.com/erincandescent/O8.git,2013-08-14 22:14:26+00:00,"An 8-bit CPU in Verilog, for fun.",2,erincandescent/O8,12120647,Verilog,O8,144,8,2023-07-01 10:48:07+00:00,[],None
97,https://github.com/xfguo/wishbone_vip.git,2013-06-04 10:55:43+00:00,Wishbone Verification IP,0,xfguo/wishbone_vip,10476629,Verilog,wishbone_vip,1084,8,2022-10-25 16:33:13+00:00,[],None
98,https://github.com/MorrisMA/PIC16C5x.git,2013-02-10 20:44:12+00:00,PIC16C5x-compatible FPGA Processor Core (Verilog-2001),6,MorrisMA/PIC16C5x,8127801,Verilog,PIC16C5x,172,8,2023-12-29 08:10:09+00:00,[],None
99,https://github.com/nosnhojn/miniTB.git,2013-05-21 17:04:47+00:00,miniTB provides a friendly environment for RTL designers to smoke test their code,1,nosnhojn/miniTB,10200931,Verilog,miniTB,292,8,2022-07-13 06:59:15+00:00,[],https://api.github.com/licenses/apache-2.0
100,https://github.com/mammenx/synesthesia.git,2013-01-24 16:08:31+00:00,Synesthesia - Experiments Wth Light & Sound on the DE1,2,mammenx/synesthesia,7801544,Verilog,synesthesia,8344,8,2019-07-15 21:45:07+00:00,[],None
101,https://github.com/bduong/MIPS-32-bit-CPU.git,2012-04-07 02:00:48+00:00,Designed in Verilog,1,bduong/MIPS-32-bit-CPU,3955095,Verilog,MIPS-32-bit-CPU,101,7,2023-12-25 09:01:50+00:00,[],None
102,https://github.com/linuxbest/ahci.git,2013-02-13 08:18:34+00:00,ahci base sata controller,1,linuxbest/ahci,8175601,Verilog,ahci,191,7,2022-06-18 22:03:04+00:00,[],None
103,https://github.com/alexlee-gk/cs150.git,2013-02-18 14:10:13+00:00,UC Berkeley CS150 Final Project: Face Tracking and Real-Time Ray Tracing implemented in a FPGA,4,alexlee-gk/cs150,8269617,Verilog,cs150,40620,7,2024-03-13 05:29:55+00:00,[],None
104,https://github.com/akitty/verilog-mips-processor.git,2012-03-02 17:27:26+00:00,,4,akitty/verilog-mips-processor,3604328,Verilog,verilog-mips-processor,116,7,2021-04-04 10:07:45+00:00,[],None
105,https://github.com/henryeherman/Platypus.git,2012-07-15 06:31:29+00:00,Top Secret,5,henryeherman/Platypus,5054121,Verilog,Platypus,36076,7,2022-03-17 20:14:48+00:00,[],None
106,https://github.com/honnet/LM32_FPU.git,2012-06-28 04:19:41+00:00,A system verilog floating point unit for the Latice Micro soft processor (LM32),1,honnet/LM32_FPU,4816684,Verilog,LM32_FPU,756,7,2022-10-30 18:10:55+00:00,[],None
107,https://github.com/07adnan/64-Bit-ALU.git,2012-09-30 05:56:40+00:00,The ALU is a combinational logic unit. It takes two inputs of 16 bits wide and performs Logic and Arithmetic’s operations. There are two outputs from ALU: 32-bit output c and 7-bit Flag signals.Verilog  is used for the implementation. ,1,07adnan/64-Bit-ALU,6016293,Verilog,64-Bit-ALU,132,6,2023-09-09 18:01:16+00:00,[],None
108,https://github.com/jwjimmy/fast-SVD.git,2012-12-18 01:57:17+00:00,Verilog hardware description of a CPU which computes Singular Value Decomposition,1,jwjimmy/fast-SVD,7215896,Verilog,fast-SVD,876,6,2022-09-07 13:35:46+00:00,[],None
109,https://github.com/stacksmith/fpgasm-test.git,2012-09-10 02:41:18+00:00,test circuits for fpgasm,1,stacksmith/fpgasm-test,5744060,Verilog,fpgasm-test,236,6,2022-05-24 14:39:40+00:00,[],None
110,https://github.com/rkrajnc/PlusToo.git,2013-05-02 18:45:22+00:00,PlusToo from http://www.bigmessowires.com/plus-too/,0,rkrajnc/PlusToo,9820102,Verilog,PlusToo,2157,6,2022-06-22 07:46:56+00:00,[],None
111,https://github.com/mattame/eecs470.git,2013-02-19 01:04:23+00:00,EECS 470 Final Project,8,mattame/eecs470,8280638,Verilog,eecs470,240512,6,2024-04-05 08:09:35+00:00,[],None
112,https://github.com/joewing/altair680.git,2012-12-18 22:45:11+00:00,Altair 680 Implementation,0,joewing/altair680,7231696,Verilog,altair680,160,6,2023-11-02 20:30:48+00:00,[],None
113,https://github.com/mgyenik/lc3.git,2013-07-30 06:24:20+00:00,Verilog implementation of the LC3 processor,0,mgyenik/lc3,11758101,Verilog,lc3,120,6,2022-07-29 08:16:57+00:00,[],None
114,https://github.com/mfkiwl/parallella-platform.git,2013-04-18 08:38:43+00:00,,8,mfkiwl/parallella-platform,9517106,Verilog,parallella-platform,738,6,2022-06-04 19:53:18+00:00,[],https://api.github.com/licenses/gpl-3.0
115,https://github.com/aargueta/gUpGPU.git,2013-08-19 04:29:34+00:00,A GPU written from the ground up,0,aargueta/gUpGPU,12207179,Verilog,gUpGPU,292,6,2021-10-09 17:46:25+00:00,[],None
116,https://github.com/buaabyl/picoblaze_utils.git,2013-07-10 15:43:14+00:00,picoblaze c-compiler and assembly and linker writing in python.,1,buaabyl/picoblaze_utils,11316225,Verilog,picoblaze_utils,154,6,2023-05-31 14:32:14+00:00,[],None
117,https://github.com/alexdantas/mips-multicycle.git,2013-06-28 19:09:52+00:00,Implementation of a MIPS Multicycle processor in Verilog.,2,alexdantas/mips-multicycle,11035297,Verilog,mips-multicycle,1463,6,2018-08-18 14:49:53+00:00,[],None
118,https://github.com/MorrisMA/M16C5x.git,2013-07-03 23:20:02+00:00,Soft-Microcomputer using PIC16C5x-compatible FPGA Processor Core (Verilog-2001),2,MorrisMA/M16C5x,11163429,Verilog,M16C5x,273,6,2022-02-21 14:20:44+00:00,[],None
119,https://github.com/jhol/butterflylogic.git,2013-04-26 16:23:18+00:00,,4,jhol/butterflylogic,9699476,Verilog,butterflylogic,994,6,2017-10-16 09:46:45+00:00,[],https://api.github.com/licenses/gpl-2.0
120,https://github.com/hasithvm/subleq-verilog.git,2012-03-18 22:28:42+00:00,SUBLEQ implementation and testbenches.,2,hasithvm/subleq-verilog,3758563,Verilog,subleq-verilog,112,5,2024-01-16 16:24:34+00:00,[],None
121,https://github.com/rkrajnc/minsoc.git,2013-01-10 11:10:46+00:00,minsoc from opencores.net,2,rkrajnc/minsoc,7539555,Verilog,minsoc,5400,5,2022-06-22 07:46:42+00:00,[],None
122,https://github.com/yuhao/x86-core.git,2013-08-08 19:01:38+00:00,A gate-level Verilog implementation of x86 core,4,yuhao/x86-core,11984098,Verilog,x86-core,264,5,2022-03-21 13:47:34+00:00,[],None
123,https://github.com/fpgaminer/sha1_collider.git,2013-07-24 09:03:24+00:00,SHA1 Collision Finding on an FPGA.,5,fpgaminer/sha1_collider,11630667,Verilog,sha1_collider,56,5,2023-12-05 11:32:33+00:00,[],https://api.github.com/licenses/gpl-3.0
124,https://github.com/danielot/ddc.git,2013-06-22 18:57:34+00:00,Digital down converter - IE309E Unicamp,4,danielot/ddc,10870838,Verilog,ddc,228,5,2024-03-14 02:37:06+00:00,[],None
125,https://github.com/mogorman/mojo-make.git,2013-05-15 06:02:50+00:00,Build system for the mojo fpga using xise tools,1,mogorman/mojo-make,10072134,Verilog,mojo-make,108,5,2018-04-21 20:16:49+00:00,[],None
126,https://github.com/ineganov/cpu_4.git,2013-05-30 09:38:20+00:00,Enhanced 5-stage CPU core with several HW implementations,0,ineganov/cpu_4,10379745,Verilog,cpu_4,240,5,2022-03-15 23:16:13+00:00,[],https://api.github.com/licenses/gpl-2.0
127,https://github.com/paulodfreitas/Y86Processor.git,2013-01-16 23:00:01+00:00,"A verilog implementation of a Y86 Processor, for Altera DE2 board.",2,paulodfreitas/Y86Processor,7655681,Verilog,Y86Processor,148,5,2021-03-09 19:10:02+00:00,[],None
128,https://github.com/ShepardSiegel/hotline.git,2013-02-02 19:08:17+00:00,Atomic Rules Hotline family of communication IP,3,ShepardSiegel/hotline,7980347,Verilog,hotline,100321,5,2023-10-18 04:30:37+00:00,[],None
129,https://github.com/mashiro-no-rabo/FiveStagePipeline.git,2013-04-22 16:13:46+00:00,A MIPS32 5-Stage Pipeline CPU design from ground up. (for Spartan-3E Starter Kit Board),0,mashiro-no-rabo/FiveStagePipeline,9603186,Verilog,FiveStagePipeline,236,5,2023-01-28 19:52:19+00:00,[],https://api.github.com/licenses/wtfpl
130,https://github.com/ksksue/Android2FPGAMemoryMap.git,2013-05-25 11:33:53+00:00,connects Android to FPGA's memory map over USB.,0,ksksue/Android2FPGAMemoryMap,10283229,Verilog,Android2FPGAMemoryMap,1296,5,2023-12-11 12:39:38+00:00,[],None
131,https://github.com/e-lab/OpalKelly-Verilog-Templates.git,2012-03-01 21:59:40+00:00,Simple templates to use as starting points with an OpalKelly project.,4,e-lab/OpalKelly-Verilog-Templates,3596541,Verilog,OpalKelly-Verilog-Templates,844,4,2022-04-17 21:08:45+00:00,[],None
132,https://github.com/hchunhui/ucpu.git,2013-07-08 04:35:57+00:00,CPU With Microprogram Controller,2,hchunhui/ucpu,11245899,Verilog,ucpu,688,4,2020-03-31 09:01:12+00:00,[],None
133,https://github.com/haunma/pandadaq.git,2012-04-13 04:22:48+00:00,Pandaboard FPGA and data-acquisition expansion:  Hardware and FPGA sources,1,haunma/pandadaq,4012216,Verilog,pandadaq,2068,4,2016-02-01 07:25:11+00:00,[],None
134,https://github.com/e-lab/LCMS2012_JAN-Verilog.git,2012-05-29 17:06:10+00:00,Verilog for LCMS2012_JAN chip using XEM6010-LX150 fpga,0,e-lab/LCMS2012_JAN-Verilog,4484994,Verilog,LCMS2012_JAN-Verilog,280,4,2022-04-17 21:07:44+00:00,[],None
135,https://github.com/tmatsuya/ipnuma.git,2013-06-22 14:23:06+00:00,IP-NUMA on FPGAs (NUMA like behavior using IP),0,tmatsuya/ipnuma,10866299,Verilog,ipnuma,14260,4,2024-01-03 13:39:03+00:00,[],None
136,https://github.com/jrward/qdbreakout.git,2013-07-17 21:18:15+00:00,Quick and dirty Breakout game written in Verilog.,1,jrward/qdbreakout,11487816,Verilog,qdbreakout,328,4,2023-12-05 06:15:57+00:00,[],
137,https://github.com/Arlet/vga16.git,2012-12-03 16:16:18+00:00,VGA module for this board: http://forum.6502.org/viewtopic.php?f=10&t=2247,3,Arlet/vga16,6985260,Verilog,vga16,176,4,2021-11-04 23:02:04+00:00,[],https://api.github.com/licenses/lgpl-2.1
138,https://github.com/mfischer/fpgadev-zynq.git,2013-06-21 16:10:07+00:00,,1,mfischer/fpgadev-zynq,10846518,Verilog,fpgadev-zynq,106,4,2021-05-28 08:45:06+00:00,[],None
139,https://github.com/rfmerrill/eecs150.git,2012-12-07 00:02:46+00:00,My CS150 project,0,rfmerrill/eecs150,7045114,Verilog,eecs150,512,4,2018-07-18 14:13:05+00:00,[],None
140,https://github.com/kazunori279/hdllesson.git,2012-11-04 10:56:14+00:00,HDL Lesson,2,kazunori279/hdllesson,6529807,Verilog,hdllesson,612,4,2023-07-21 11:47:32+00:00,[],None
141,https://github.com/gilani/fpfma_custom.git,2013-07-05 16:35:25+00:00,FP FMA with custom multiplier,2,gilani/fpfma_custom,11203925,Verilog,fpfma_custom,4124,4,2022-02-16 10:40:32+00:00,[],None
142,https://github.com/mlab-upenn/pvs.git,2012-06-17 22:24:54+00:00,Pacemaker Verification System project,3,mlab-upenn/pvs,4695331,Verilog,pvs,1492,4,2024-03-12 12:37:11+00:00,[],https://api.github.com/licenses/gpl-3.0
143,https://github.com/srijanshetty/8-bit-fpga-computer.git,2013-04-03 03:55:06+00:00,A simple processor built as a project in my computer organization course,2,srijanshetty/8-bit-fpga-computer,9186316,Verilog,8-bit-fpga-computer,165,4,2024-01-14 14:29:09+00:00,[],None
144,https://github.com/xfguo/minsoc.git,2013-04-11 16:20:02+00:00,minsoc opencores.org svn mirror,0,xfguo/minsoc,9374777,Verilog,minsoc,5360,4,2022-04-19 23:40:12+00:00,[],None
145,https://github.com/jhol/demon-core-import.git,2013-04-26 15:04:22+00:00,Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/,2,jhol/demon-core-import,9697899,Verilog,demon-core-import,864,4,2016-07-19 19:29:19+00:00,[],https://api.github.com/licenses/gpl-2.0
146,https://github.com/tmatsuya/netfpga-pci.git,2012-12-31 13:57:11+00:00,PCI supporting pass-through for NetFPGA-1G (Spartan-2),1,tmatsuya/netfpga-pci,7387503,Verilog,netfpga-pci,2248,4,2023-05-17 04:01:42+00:00,[],None
147,https://github.com/MorrisMA/RTFIFO.git,2012-12-04 13:22:02+00:00,Microprogrammed Receive/Transmit Block RAM FIFO for UARTs or similar devices,0,MorrisMA/RTFIFO,7000252,Verilog,RTFIFO,1201,4,2022-10-26 22:36:33+00:00,[],None
148,https://github.com/ehayon/FPGA-PWM.git,2013-08-17 02:17:45+00:00,Pulse Width Modulation on Mojo FPGA,2,ehayon/FPGA-PWM,12171998,Verilog,FPGA-PWM,456,4,2022-09-01 05:37:09+00:00,[],None
149,https://github.com/YosysHQ/yosys-oldtests.git,2013-05-13 10:51:20+00:00,Various larger test cases for yosys,1,YosysHQ/yosys-oldtests,10029667,Verilog,yosys-oldtests,3404,4,2022-10-01 02:46:34+00:00,[],None
150,https://github.com/idanw/atlys_modules.git,2012-06-14 05:04:55+00:00,Various Modules / Test for the Digilent Atlys FPGA Board,2,idanw/atlys_modules,4659581,Verilog,atlys_modules,93,4,2018-03-01 17:42:35+00:00,[],None
151,https://github.com/brlin-tw/my-verilog-modules.git,2012-04-20 10:21:38+00:00,我的 Verilog 硬體描述語言模組收集(My Verilog HDL module collection),0,brlin-tw/my-verilog-modules,4085359,Verilog,my-verilog-modules,14310,4,2019-10-20 00:48:03+00:00,[],None
152,https://github.com/rickyzhang-cn/digital_piano.git,2013-08-05 05:18:25+00:00,"A simple digital piano based on digilent's basys2 board,written with verilog ",5,rickyzhang-cn/digital_piano,11890710,Verilog,digital_piano,1424,4,2024-02-08 16:33:26+00:00,[],None
153,https://github.com/danluu/verilog-dump.git,2013-05-25 04:22:50+00:00,,2,danluu/verilog-dump,10279547,Verilog,verilog-dump,280,4,2023-03-27 11:12:13+00:00,[],None
154,https://github.com/robinsonb5/minimig_c3.git,2012-09-23 11:02:55+00:00,"Minimig ported to a generic Cyclone III board, with the intention of creating a multi-target repo",4,robinsonb5/minimig_c3,5921381,Verilog,minimig_c3,1484,4,2023-01-28 08:21:23+00:00,[],None
155,https://github.com/codenightkids/Verilog-Light-Cycle.git,2012-05-16 18:23:48+00:00,"A ""Light Cycle"" Game made in verilog. Was made for a embedded systems class, and we kind of over did it.",2,codenightkids/Verilog-Light-Cycle,4350294,Verilog,Verilog-Light-Cycle,103,4,2015-08-24 06:25:08+00:00,[],None
156,https://github.com/bunnie/novena-sd-fpga.git,2013-05-26 17:44:38+00:00,"Novena FPGA design, targeted for SD card manipulation",2,bunnie/novena-sd-fpga,10301314,Verilog,novena-sd-fpga,426,4,2022-01-29 23:38:13+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/kiarashplusplus/FPGA_Telephony.git,2012-11-01 00:56:13+00:00,6.111 Digital Lab's final project,3,kiarashplusplus/FPGA_Telephony,6483025,Verilog,FPGA_Telephony,54165,3,2023-08-19 18:15:50+00:00,[],None
158,https://github.com/mammenx/synesthesia_zen.git,2013-02-18 03:01:59+00:00,Next Gen version of Synesthesia,1,mammenx/synesthesia_zen,8260687,Verilog,synesthesia_zen,16652,3,2023-01-14 01:22:02+00:00,[],None
159,https://github.com/open-ephys/rhythm.git,2013-05-16 00:14:42+00:00,Intan Technologies Rhythm Verilog HDL code,20,open-ephys/rhythm,10090527,Verilog,rhythm,209894,3,2022-06-06 07:16:52+00:00,[],None
160,https://github.com/mattyhall/North-South-Divide.git,2013-08-06 16:20:29+00:00,A programme to calculate where the North-South divide is based on various data. Made for YRS2013,0,mattyhall/North-South-Divide,11928694,Verilog,North-South-Divide,9344,3,2017-10-31 11:34:27+00:00,[],https://api.github.com/licenses/bsd-3-clause
161,https://github.com/indianabutts/console6809.git,2013-07-27 19:40:27+00:00,,1,indianabutts/console6809,11710029,Verilog,console6809,116,3,2021-05-02 03:11:07+00:00,[],None
162,https://github.com/narekisaghulyan/microblaze_gcd.git,2013-04-04 22:26:38+00:00,,0,narekisaghulyan/microblaze_gcd,9229382,Verilog,microblaze_gcd,116,3,2019-01-11 20:49:29+00:00,[],None
163,https://github.com/G33KatWork/nexys3_hdmi.git,2013-02-20 04:27:22+00:00,A sample implementation of an HDMI transmitter on a Nexys 3 board,2,G33KatWork/nexys3_hdmi,8305998,Verilog,nexys3_hdmi,128,3,2014-09-15 09:57:57+00:00,[],None
164,https://github.com/ClementSu/Snake--Verilog-.git,2013-05-21 14:26:38+00:00,Verilog - Classic Snake arcade game for FPGA (Spartan6) by Oliver Baverstam and Clement Su,6,ClementSu/Snake--Verilog-,10197536,Verilog,Snake--Verilog-,2320,3,2022-03-24 13:46:26+00:00,[],None
165,https://github.com/bunnie/kovan-fpga-hdmi.git,2013-02-11 08:05:33+00:00,Kovan FPGA with HDMI support integrated,0,bunnie/kovan-fpga-hdmi,8134508,Verilog,kovan-fpga-hdmi,164,3,2024-04-05 03:14:31+00:00,[],None
166,https://github.com/ad510/ee201l_cpu.git,2013-05-08 08:11:22+00:00,simple CPU written in Verilog for EE 201L course at USC,0,ad510/ee201l_cpu,9931590,Verilog,ee201l_cpu,244,3,2017-10-31 11:40:40+00:00,[],https://api.github.com/licenses/mit
167,https://github.com/dwelch67/altor32_samples.git,2012-07-01 05:06:36+00:00,,0,dwelch67/altor32_samples,4848037,Verilog,altor32_samples,220,3,2023-05-21 13:06:00+00:00,[],None
168,https://github.com/karttu/lifemidi.git,2012-12-16 19:23:12+00:00,"Verilog source for my green Lifemidi box, for producing lights and MIDI-music.",0,karttu/lifemidi,7194231,Verilog,lifemidi,144,3,2022-05-31 23:55:31+00:00,"['algorithmic-art', 'cellular-automata', 'fpga', 'unique', 'maker', 'object', 'multiplexing', 'circuits', 'permutation-algorithms', 'pentatonic', 'music', 'verilog', 'midi-messages']",None
169,https://github.com/abettino/PIC10F20x.git,2012-03-10 17:01:46+00:00,,1,abettino/PIC10F20x,3680840,Verilog,PIC10F20x,104,3,2023-12-29 08:05:11+00:00,[],None
170,https://github.com/ineganov/bare_system.git,2012-09-14 10:37:57+00:00,Bare MCPU system for DE0-Nano,0,ineganov/bare_system,5808032,Verilog,bare_system,136,3,2022-03-15 23:18:02+00:00,[],https://api.github.com/licenses/gpl-2.0
171,https://github.com/hcyang1012/PIC16C57-Verilog.git,2012-12-17 11:11:00+00:00,,1,hcyang1012/PIC16C57-Verilog,7203564,Verilog,PIC16C57-Verilog,2652,3,2023-12-29 08:14:22+00:00,[],None
172,https://github.com/nazarov-yuriy/someAVR.git,2012-12-15 23:29:15+00:00,Small part of AVR CPU Core,1,nazarov-yuriy/someAVR,7185191,Verilog,someAVR,3388,3,2023-11-01 22:47:33+00:00,[],None
173,https://github.com/rkrajnc/orpsocv2.git,2013-02-20 11:14:24+00:00,orpsocv2 from opencores.org,0,rkrajnc/orpsocv2,8311628,Verilog,orpsocv2,3456,3,2023-09-15 21:08:05+00:00,[],None
174,https://github.com/albertng/SmithWaterman.git,2013-04-26 20:31:29+00:00,FPGA Smith Waterman Accelerator,1,albertng/SmithWaterman,9703687,Verilog,SmithWaterman,973769,3,2019-05-16 15:15:30+00:00,[],None
175,https://github.com/badrobit/FPGA-Connext-Six.git,2012-03-14 23:21:58+00:00,Connect6 AI built in Verilog HDL,2,badrobit/FPGA-Connext-Six,3723389,Verilog,FPGA-Connext-Six,8276,3,2022-06-05 08:37:01+00:00,[],None
176,https://github.com/wicker/Synthesizable-Harry-Porter-Relay-Computer.git,2012-07-16 16:12:31+00:00,Implementing Harry Porter's Relay Computer in synthesizable SystemVerilog.,0,wicker/Synthesizable-Harry-Porter-Relay-Computer,5069891,Verilog,Synthesizable-Harry-Porter-Relay-Computer,10860,3,2021-09-06 22:58:13+00:00,[],
177,https://github.com/kfryauff/ee108b.git,2013-01-24 01:40:10+00:00,,0,kfryauff/ee108b,7788105,Verilog,ee108b,3536,3,2019-02-10 15:18:44+00:00,[],None
178,https://github.com/smhegde/Verilog.git,2013-03-12 09:20:35+00:00,Set of Beginner to Intermediate Verilog Codes,2,smhegde/Verilog,8724148,Verilog,Verilog,115,3,2019-02-25 03:07:41+00:00,[],None
179,https://github.com/travisg/dcpu16.v.git,2012-04-06 16:48:30+00:00,A Verilog based implementation of Notch's DCPU-16 core,1,travisg/dcpu16.v,3951533,Verilog,dcpu16.v,104,3,2022-01-13 16:07:31+00:00,[],None
180,https://github.com/mpekatsoula/Acl_pong.git,2013-06-21 12:48:29+00:00,"In the context of this project we implemented the classic pong game using a Spartan 6 FPGA, and two 3-axis accelerometers.",1,mpekatsoula/Acl_pong,10842386,Verilog,Acl_pong,120,3,2017-12-21 12:42:58+00:00,[],None
181,https://github.com/jeras/verilog_coding_style.git,2013-07-05 07:48:21+00:00,Verilog coding style examples,1,jeras/verilog_coding_style,11194338,Verilog,verilog_coding_style,132,3,2018-08-03 21:22:45+00:00,[],None
182,https://github.com/soupault/EQ.git,2012-12-25 10:31:03+00:00,pipelined SPDIF decoder and equalizer. verilog modules and tb's,2,soupault/EQ,7316584,Verilog,EQ,11328,3,2023-09-28 15:49:57+00:00,[],None
183,https://github.com/Solvalou/PONG.git,2012-07-22 14:47:52+00:00,PONG in Verilog,1,Solvalou/PONG,5142232,Verilog,PONG,3612,3,2017-06-01 15:29:46+00:00,[],None
184,https://github.com/kmod/processor.git,2013-07-16 11:46:56+00:00,a simple processor built on a nexys 3,0,kmod/processor,11448235,Verilog,processor,224,3,2017-12-16 12:31:02+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/steveri/fftgen.git,2013-02-12 23:04:48+00:00,FFT Generator,0,steveri/fftgen,8169307,Verilog,fftgen,4862,3,2024-04-08 04:13:54+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/gilani/dp_fpfma.git,2013-07-15 09:10:32+00:00,Double-precision floating-point fused multiply add unit,2,gilani/dp_fpfma,11419193,Verilog,dp_fpfma,5432,3,2022-03-29 06:25:04+00:00,[],None
187,https://github.com/narekisaghulyan/microblaze_fft.git,2013-04-04 22:36:47+00:00,,2,narekisaghulyan/microblaze_fft,9229538,Verilog,microblaze_fft,31432,3,2021-10-02 21:40:35+00:00,[],None
188,https://github.com/linuxbest/opci.git,2013-02-13 08:59:37+00:00,open core pci bridge ,0,linuxbest/opci,8176074,Verilog,opci,22404,3,2023-05-17 04:01:44+00:00,[],None
189,https://github.com/kimushu/m2v_dec_impl.git,2012-08-10 23:53:03+00:00,MPEG2 Decoder (HDL implementation),3,kimushu/m2v_dec_impl,5375784,Verilog,m2v_dec_impl,2360,3,2023-05-06 07:42:41+00:00,[],None
190,https://github.com/xfguo/uart16550.git,2013-06-14 15:12:35+00:00,,0,xfguo/uart16550,10691666,Verilog,uart16550,1368,3,2022-04-19 23:39:32+00:00,[],None
191,https://github.com/elitezhe/ZedBoardCourse.git,2013-08-27 12:48:56+00:00,ZedBoard Course supported by Xilinx PAE Java Lu,1,elitezhe/ZedBoardCourse,12405855,Verilog,ZedBoardCourse,7080,3,2022-05-06 00:35:17+00:00,[],None
192,https://github.com/JakobUhlin/Viterbi-Decoder.git,2012-12-06 16:20:45+00:00,Verilog project,1,JakobUhlin/Viterbi-Decoder,7038765,Verilog,Viterbi-Decoder,104,3,2024-02-28 09:47:58+00:00,[],None
193,https://github.com/adream307/iverilogTest.git,2012-06-23 06:59:45+00:00,An example for using icarus and gtkwave,1,adream307/iverilogTest,4759075,Verilog,iverilogTest,92,3,2022-06-09 21:47:58+00:00,[],None
194,https://github.com/z-a-f/verilog_projects.git,2013-04-21 13:22:58+00:00,,1,z-a-f/verilog_projects,9579683,Verilog,verilog_projects,9024,3,2019-10-27 19:27:45+00:00,[],None
195,https://github.com/vipinkmenon/scas.git,2013-08-10 03:08:51+00:00,Repository of the Scalable-Configurable AXI Switch,1,vipinkmenon/scas,12014746,Verilog,scas,2326,3,2021-01-15 07:56:15+00:00,[],https://api.github.com/licenses/mit
196,https://github.com/jackcarrozzo/brainfuck-processor.git,2012-08-22 03:56:22+00:00,A brainfuck system in Verilog,3,jackcarrozzo/brainfuck-processor,5504513,Verilog,brainfuck-processor,92,3,2022-06-21 22:56:40+00:00,[],None
197,https://github.com/jamieiles/oldland-sdram.git,2013-05-08 17:02:03+00:00,SDR SDRAM controller,0,jamieiles/oldland-sdram,9941544,Verilog,oldland-sdram,212,3,2023-07-19 03:17:47+00:00,[],None
198,https://github.com/abraithwaite/openflow-netfpga.git,2013-02-21 06:40:46+00:00,OpenFlow on the NetFPGA.  This is the project directory which is a git submodule for the NetFPGA.  The full project is at github.com/caustic/netfpga,3,abraithwaite/openflow-netfpga,8329825,Verilog,openflow-netfpga,336,2,2016-08-27 00:32:04+00:00,[],None
199,https://github.com/silenthunter/ECE6100_Project4.git,2012-04-16 23:17:16+00:00,,0,silenthunter/ECE6100_Project4,4046910,Verilog,ECE6100_Project4,116,2,2014-02-06 07:21:52+00:00,[],None
200,https://github.com/MechAlucard/APLD_CST_351.git,2012-04-25 06:04:39+00:00,For Advanced the CST351 Advanced PLD's class,1,MechAlucard/APLD_CST_351,4133417,Verilog,APLD_CST_351,183,2,2014-01-21 06:07:42+00:00,[],None
201,https://github.com/phthinh/OFDM_TX_CR.git,2013-03-29 12:25:13+00:00,,5,phthinh/OFDM_TX_CR,9097949,Verilog,OFDM_TX_CR,388,2,2024-02-20 04:01:15+00:00,[],None
202,https://github.com/russm/mojo-base.git,2013-05-13 01:50:27+00:00,My version of the Embedded Micro base project for Mojo.,1,russm/mojo-base,10022539,Verilog,mojo-base,100,2,2014-04-17 20:26:21+00:00,[],None
203,https://github.com/mertcetin/ATME-HW-UW.git,2012-10-06 16:54:44+00:00,Verilog RTL for ATME (Adaptive True Motion Estimation) with UW (Update Window) Hardware,0,mertcetin/ATME-HW-UW,6104720,Verilog,ATME-HW-UW,3860,2,2023-03-15 12:43:59+00:00,[],None
204,https://github.com/ChristinaSmith/dg_rdma_v0.git,2013-06-27 15:56:10+00:00,Full TX/RX DG/RDMA protocol implementation,1,ChristinaSmith/dg_rdma_v0,11001282,Verilog,dg_rdma_v0,127516,2,2022-02-10 07:08:21+00:00,[],None
205,https://github.com/cpulabs/gci-bus.git,2012-11-10 15:57:10+00:00,Open Source GCI(General Device Connection Interface) Bus,1,cpulabs/gci-bus,6629238,Verilog,gci-bus,353,2,2021-05-13 23:33:46+00:00,[],None
206,https://github.com/lelialinden/csc258.git,2013-05-27 20:36:42+00:00,Computer Organization - Winter 2013,0,lelialinden/csc258,10322172,Verilog,csc258,92,2,2016-09-20 18:05:11+00:00,[],None
207,https://github.com/cpulabs/gci-std-display.git,2013-05-06 01:47:08+00:00,GCI - standard display controller,1,cpulabs/gci-std-display,9877430,Verilog,gci-std-display,13899,2,2021-05-13 23:33:52+00:00,[],https://api.github.com/licenses/bsd-2-clause
208,https://github.com/trulsmag/lpctddf.git,2013-01-07 20:57:56+00:00,Capacative Touch Digital Detection Filter - Asynchronous (Balsa) and Synchronous (Verilog) Implementation,0,trulsmag/lpctddf,7489746,Verilog,lpctddf,2320,2,2018-06-11 15:03:50+00:00,[],None
209,https://github.com/vnayar/fir_dsp.git,2012-05-07 13:04:01+00:00,Finite Impulse Response - Digital Signal Processor,0,vnayar/fir_dsp,4249603,Verilog,fir_dsp,2096,2,2024-03-21 11:38:18+00:00,[],None
210,https://github.com/stevenlockhart/ProjectSynesthesia.git,2012-05-09 05:55:14+00:00,,0,stevenlockhart/ProjectSynesthesia,4268794,Verilog,ProjectSynesthesia,8644,2,2018-08-09 21:17:34+00:00,[],None
211,https://github.com/makestuff/mem-ctrl.git,2012-12-06 19:39:23+00:00,HWL:A simple SDRAM controller,1,makestuff/mem-ctrl,7041723,Verilog,mem-ctrl,43,2,2021-11-27 14:33:29+00:00,[],https://api.github.com/licenses/lgpl-3.0
212,https://github.com/guruofquality/uhd.git,2013-07-09 20:45:55+00:00,collaboration branches for UHD,0,guruofquality/uhd,11293767,Verilog,uhd,19568,2,2022-08-13 21:35:36+00:00,[],None
213,https://github.com/utzig/pong-nexys2.git,2013-04-12 02:33:59+00:00,A pong game reimplemented in verilog for the Digilent Nexys2,1,utzig/pong-nexys2,9384949,Verilog,pong-nexys2,128,2,2023-08-27 17:15:35+00:00,[],None
214,https://github.com/henrychoi/realtime.git,2012-04-22 19:28:12+00:00,,1,henrychoi/realtime,4106461,Verilog,realtime,74045,2,2016-08-18 08:20:38+00:00,[],None
215,https://github.com/adream307/signedTest.git,2012-07-13 11:27:05+00:00,verilog signed input test,0,adream307/signedTest,5018381,Verilog,signedTest,120,2,2018-07-09 23:10:17+00:00,[],None
216,https://github.com/inneralien/VerilogTutorials.git,2012-08-12 01:04:17+00:00,A collection of RTL Verilog example code.,0,inneralien/VerilogTutorials,5384880,Verilog,VerilogTutorials,104,2,2017-11-08 21:37:00+00:00,[],None
217,https://github.com/cospan/prometheus_fpga.git,2013-08-17 22:11:17+00:00,Prometheus FPGA build with scons,0,cospan/prometheus_fpga,12186543,Verilog,prometheus_fpga,82,2,2023-01-28 16:21:57+00:00,[],https://api.github.com/licenses/gpl-3.0
218,https://github.com/MonicaTu/vlsi.git,2012-10-06 07:50:23+00:00,,2,MonicaTu/vlsi,6100878,Verilog,vlsi,40423,2,2018-04-29 03:31:30+00:00,[],None
219,https://github.com/rkrajnc/amber.git,2013-02-20 11:21:35+00:00,amber core from opencores.org,1,rkrajnc/amber,8311741,Verilog,amber,11424,2,2022-06-22 07:46:45+00:00,[],None
220,https://github.com/xfguo/wb_memory.git,2013-06-06 08:56:29+00:00,Wishbone Memory IP Library,0,xfguo/wb_memory,10522522,Verilog,wb_memory,140,2,2022-04-19 23:33:47+00:00,[],None
221,https://github.com/go2starr/552-project.git,2012-03-03 19:59:31+00:00,,0,go2starr/552-project,3613302,Verilog,552-project,3972,2,2013-10-19 07:54:37+00:00,[],None
222,https://github.com/nulpoet/verilog_diffiehellman.git,2012-03-22 04:19:44+00:00,,0,nulpoet/verilog_diffiehellman,3794430,Verilog,verilog_diffiehellman,120,2,2013-11-11 01:11:51+00:00,[],None
223,https://github.com/dirjud/Nitro-Parts-BrooksEE-UXN1330.git,2013-04-17 20:51:18+00:00,UXN1330 board with Cyrpress FX3 USB 3.0 microprocessor and Spartan 6 / DDR Memory,1,dirjud/Nitro-Parts-BrooksEE-UXN1330,9507318,Verilog,Nitro-Parts-BrooksEE-UXN1330,269,2,2023-06-02 13:45:03+00:00,[],None
224,https://github.com/narekisaghulyan/i2sBarGraph.git,2013-05-02 05:46:08+00:00,,0,narekisaghulyan/i2sBarGraph,9806614,Verilog,i2sBarGraph,436,2,2019-01-11 20:49:14+00:00,[],None
225,https://github.com/oddball707/MIPS_Proc.git,2012-04-24 20:32:54+00:00,,0,oddball707/MIPS_Proc,4129419,Verilog,MIPS_Proc,200148,2,2014-02-15 13:26:58+00:00,[],None
226,https://github.com/inouema/pc-8001onDE0.git,2012-03-18 02:53:10+00:00,,0,inouema/pc-8001onDE0,3752464,Verilog,pc-8001onDE0,4872,2,2022-06-04 01:56:11+00:00,[],None
227,https://github.com/aargueta/Research.git,2013-08-26 20:07:07+00:00,Robust Systems Resarch,0,aargueta/Research,12388534,Verilog,Research,3484,2,2017-04-19 14:56:59+00:00,[],None
228,https://github.com/dkwingsmt/DCE12MIPS.git,2012-06-24 15:53:39+00:00,"Summer design of course ""digital current"" in 2012 at Tsinghua University. Copyright (c) 2012, MU Tong, LI Ziyi, SUN Zelei.",0,dkwingsmt/DCE12MIPS,4773347,Verilog,DCE12MIPS,1212,2,2013-10-15 14:35:20+00:00,[],None
229,https://github.com/sora/ethernet-2013.git,2013-02-24 13:33:49+00:00,blog files,0,sora/ethernet-2013,8391029,Verilog,ethernet-2013,423,2,2018-03-08 06:54:41+00:00,[],None
230,https://github.com/Zubrum/SPI-verilog.git,2012-11-18 16:18:50+00:00,Verilog,0,Zubrum/SPI-verilog,6748431,Verilog,SPI-verilog,1328,2,2020-11-29 00:26:03+00:00,[],None
231,https://github.com/farhanrahman/DSDSrc.git,2012-03-08 17:03:15+00:00,,0,farhanrahman/DSDSrc,3662131,Verilog,DSDSrc,192,2,2023-03-05 03:56:35+00:00,[],None
232,https://github.com/dcblack/uvm_templates.git,2013-07-31 09:44:36+00:00,Templates for UVM that work with the newscript tools on SourceForge,2,dcblack/uvm_templates,11787684,Verilog,uvm_templates,16,2,2022-02-06 11:40:22+00:00,[],https://api.github.com/licenses/apache-2.0
233,https://github.com/ka6sox/bcc_software.git,2013-06-11 01:31:35+00:00,,3,ka6sox/bcc_software,10612898,Verilog,bcc_software,145,2,2022-08-13 15:54:46+00:00,[],None
234,https://github.com/itdaniher/ca-Lab1.git,2012-10-11 14:57:31+00:00,lab 1 for 2012's comparch class. verilog + version control >> verilog - version control,0,itdaniher/ca-Lab1,6175658,Verilog,ca-Lab1,184,2,2022-03-24 21:11:15+00:00,[],None
235,https://github.com/terpstra/gn4124-core.git,2012-08-29 09:59:53+00:00,Genum 4124 core -- converted from subversion,2,terpstra/gn4124-core,5598720,Verilog,gn4124-core,14783,2,2020-09-22 07:58:30+00:00,[],None
236,https://github.com/Vdragon/Verilog_file_templates.git,2012-04-20 10:45:23+00:00,File templates for Verilog HDL(Hardware Discription Language),0,Vdragon/Verilog_file_templates,4085523,Verilog,Verilog_file_templates,100,2,2023-12-20 01:23:02+00:00,[],None
237,https://github.com/ribab/ece324finalmaze.git,2013-03-27 03:17:57+00:00,,0,ribab/ece324finalmaze,9045738,Verilog,ece324finalmaze,74984,2,2024-02-11 15:45:59+00:00,[],None
238,https://github.com/xfguo/or1200.git,2013-06-06 07:16:02+00:00,OR1200 OpenRISC processor,0,xfguo/or1200,10520921,Verilog,or1200,6444,2,2022-04-19 23:39:42+00:00,[],None
239,https://github.com/adamjberg/EECE381Module2.git,2013-03-03 20:55:34+00:00,,1,adamjberg/EECE381Module2,8542455,Verilog,EECE381Module2,28476,2,2014-08-25 17:48:27+00:00,[],None
240,https://github.com/billryan/srio_test.git,2013-05-15 02:40:12+00:00,Serial RapidIO test with SEEDHPS6455,5,billryan/srio_test,10069627,Verilog,srio_test,11848,2,2024-01-10 01:13:20+00:00,[],None
241,https://github.com/sora/kvs_hdl.git,2013-03-10 18:27:39+00:00,A CPU-less Key-Value Store on FPGA,1,sora/kvs_hdl,8689452,Verilog,kvs_hdl,1617,2,2024-01-11 07:56:56+00:00,[],None
242,https://github.com/cziesler/Verilog-Snippets.git,2012-07-30 18:13:59+00:00,"A number of snippets of Verilog code to serve as a reminder of syntax, etc.",0,cziesler/Verilog-Snippets,5235859,Verilog,Verilog-Snippets,180,2,2017-06-27 07:09:14+00:00,[],None
243,https://github.com/pH14/Nexys-3-Starter-Files.git,2012-12-24 06:45:43+00:00,Starter file + drivers for the Digilent Nexys 3 / Xilinx Spartan-6 FPGA board,0,pH14/Nexys-3-Starter-Files,7303543,Verilog,Nexys-3-Starter-Files,108,2,2023-06-16 02:02:27+00:00,[],None
244,https://github.com/badrobit/FPGA-Treadmill-Controller.git,2012-03-19 11:32:34+00:00,A Verilog HDL Treadmill Controller,0,badrobit/FPGA-Treadmill-Controller,3763181,Verilog,FPGA-Treadmill-Controller,1324,2,2022-06-05 08:37:36+00:00,[],None
245,https://github.com/nagoya313/YutorinaCPU.git,2013-05-23 12:02:01+00:00,自作CPUらしい,1,nagoya313/YutorinaCPU,10242781,Verilog,YutorinaCPU,170,2,2014-06-14 22:43:00+00:00,[],None
246,https://github.com/jackcarrozzo/iqmod.git,2013-03-18 14:41:40+00:00,Verilog IQ modulation and local osc synthesis,0,jackcarrozzo/iqmod,8856351,Verilog,iqmod,1240,2,2019-08-24 00:16:06+00:00,[],None
247,https://github.com/srijanshetty/ALU.git,2013-03-23 04:24:17+00:00,A simple ALU created in Verilog as a part of Project work in CS220: Computer Organization,1,srijanshetty/ALU,8965775,Verilog,ALU,142,2,2018-05-09 09:59:38+00:00,[],None
248,https://github.com/seckermann/hirnrender.git,2012-02-22 15:16:31+00:00,,0,seckermann/hirnrender,3515705,Verilog,hirnrender,53600,2,2021-09-29 06:46:06+00:00,[],None
249,https://github.com/CospanDesign/olympus.git,2012-06-06 03:59:17+00:00,FPGA Software development environment,2,CospanDesign/olympus,4568590,Verilog,olympus,2870,2,2020-04-14 00:51:16+00:00,[],None
250,https://github.com/plops/led-strip.git,2013-08-06 10:24:57+00:00,verilog code to control a ws2811 led strip using the ftdi morphic-II developement board (featuring ft2232h usb interface and cyclone II fpga),2,plops/led-strip,11921359,Verilog,led-strip,92,2,2013-12-28 13:04:43+00:00,[],None
251,https://github.com/ineganov/flight_control.git,2012-09-23 13:45:24+00:00,,0,ineganov/flight_control,5922409,Verilog,flight_control,152,2,2022-03-15 23:16:55+00:00,[],https://api.github.com/licenses/gpl-2.0
252,https://github.com/fatestudio/ModExp2.1.git,2013-08-13 06:17:52+00:00,,2,fatestudio/ModExp2.1,12074737,Verilog,ModExp2.1,128748,2,2023-07-31 08:02:43+00:00,[],None
253,https://github.com/lerwys/fmc-adc-hdl.git,2013-06-05 11:50:57+00:00,FMC ADC Firmware,1,lerwys/fmc-adc-hdl,10501385,Verilog,fmc-adc-hdl,4978,2,2022-09-16 15:58:49+00:00,[],None
254,https://github.com/jeff-grindel/VLSI_Adder.git,2012-12-21 22:51:11+00:00,Verilog Code used to synthesis different implmentation of adders,3,jeff-grindel/VLSI_Adder,7280226,Verilog,VLSI_Adder,1359,2,2019-08-31 06:54:59+00:00,[],None
255,https://github.com/pkpio/SIRC_HW_Xilinx_ML605_Hardware_PUF.git,2013-06-17 16:39:17+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 6 ML605 device. This project is made to work with a actual hardware PUF. PUF - Physically Unclonable Function.",2,pkpio/SIRC_HW_Xilinx_ML605_Hardware_PUF,10741963,Verilog,SIRC_HW_Xilinx_ML605_Hardware_PUF,13036,2,2024-02-15 01:23:33+00:00,[],None
256,https://github.com/sagunms/VerilogExperiments.git,2013-07-27 11:52:10+00:00,Just trivial experiments while getting acquainted with Xilinx Spartan 3E FPGAs.,2,sagunms/VerilogExperiments,11704276,Verilog,VerilogExperiments,2244,2,2024-03-30 16:56:55+00:00,[],None
257,https://github.com/pkpio/SIRC_HW.git,2013-06-17 16:53:46+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 and virtex 6 ML605 devices inside folders. This project has separate works which are made to work with both actual hardware PUF and software PUF. PUF - Physically Unclonable Function.",4,pkpio/SIRC_HW,10742221,Verilog,SIRC_HW,26716,2,2023-04-24 00:10:43+00:00,[],None
258,https://github.com/xfguo/wb_interconnect.git,2013-06-06 08:55:42+00:00,Wishbone Interconnect Library,0,xfguo/wb_interconnect,10522507,Verilog,wb_interconnect,176,2,2022-04-19 23:32:43+00:00,[],None
259,https://github.com/aroerina/My-Verilog-small-modules.git,2012-03-12 13:41:52+00:00,Verilog small modules,0,aroerina/My-Verilog-small-modules,3695454,Verilog,My-Verilog-small-modules,11,2,2018-04-02 00:44:07+00:00,[],None
260,https://github.com/bgamari/timetag-fpga.git,2013-04-24 00:39:42+00:00,Verilog source for FPGA timetagger,3,bgamari/timetag-fpga,9636384,Verilog,timetag-fpga,320,2,2023-07-21 09:05:34+00:00,[],https://api.github.com/licenses/gpl-3.0
261,https://github.com/Arseni/Hostbus-Wishbone-Gateway.git,2012-07-18 20:25:59+00:00,This is a simple gateway between widely spread host bus und the oc wishbone bus,1,Arseni/Hostbus-Wishbone-Gateway,5101442,Verilog,Hostbus-Wishbone-Gateway,104,2,2019-04-24 08:52:04+00:00,[],None
262,https://github.com/prattmic/LC-3b.git,2013-07-30 05:08:55+00:00,LC-3b CPU in Verilog,0,prattmic/LC-3b,11757061,Verilog,LC-3b,15,2,2021-11-28 07:09:22+00:00,[],None
263,https://github.com/benderamp/verilog-basics.git,2012-04-17 13:03:25+00:00,verilog basic examples,5,benderamp/verilog-basics,4052512,Verilog,verilog-basics,94,2,2013-10-03 19:02:51+00:00,[],None
264,https://github.com/PeteHemery/Arms-Race-Code.git,2012-02-27 13:04:32+00:00,Embedded Co-Design (VHDL & C) 2011-2012,0,PeteHemery/Arms-Race-Code,3560424,Verilog,Arms-Race-Code,16204,2,2019-03-12 16:12:00+00:00,[],None
265,https://github.com/intervigilium/cs259-or32-orpsocv2.git,2012-03-15 01:12:41+00:00,UCLA Winter 2012 CS259 OpenRISC SoC v2,3,intervigilium/cs259-or32-orpsocv2,3724069,Verilog,cs259-or32-orpsocv2,2168,2,2019-12-04 03:01:04+00:00,[],None
266,https://github.com/qlonik/CS241-washing-machine.git,2013-04-03 16:04:28+00:00,Washing machine project for CS 241,0,qlonik/CS241-washing-machine,9198875,Verilog,CS241-washing-machine,9776,2,2023-01-28 14:10:24+00:00,[],None
267,https://github.com/gilani/dp_fpfma_custom.git,2013-07-22 11:14:04+00:00,Double-precision FMA with custom multiplier implementation,0,gilani/dp_fpfma_custom,11579480,Verilog,dp_fpfma_custom,7208,2,2022-02-16 10:40:40+00:00,[],None
268,https://github.com/omega-photonics/dragon-firmware.git,2012-06-25 12:34:23+00:00,KNJN Dragon firmware,0,omega-photonics/dragon-firmware,4781423,Verilog,dragon-firmware,43591,2,2013-12-17 08:38:03+00:00,[],None
269,https://github.com/mertcetin/Basic-ATME-HW.git,2012-10-06 16:48:57+00:00,Verilog RTL for Basic Implementation of ATME (Adaptive True Motion Estimation) Hardware,1,mertcetin/Basic-ATME-HW,6104667,Verilog,Basic-ATME-HW,3852,2,2022-05-31 22:17:41+00:00,[],None
270,https://github.com/kristianpaul/j1soc.git,2012-12-19 04:05:13+00:00,j1soc,0,kristianpaul/j1soc,7234782,Verilog,j1soc,128,2,2021-05-13 19:05:03+00:00,[],None
271,https://github.com/karlshi419/Overclocking.git,2012-12-03 14:24:21+00:00,,1,karlshi419/Overclocking,6983467,Verilog,Overclocking,2652,2,2022-06-05 08:53:35+00:00,[],None
272,https://github.com/Lampus/orpsoc.git,2012-02-28 13:27:44+00:00,orpsoc port to terasic DE0 board,4,Lampus/orpsoc,3571247,Verilog,orpsoc,3740,1,2013-10-09 00:59:30+00:00,[],None
273,https://github.com/mertcetin/ATME-HW-Rotating-UW.git,2012-10-06 16:59:09+00:00,Verilog RTL for ATME (Adaptive True Motion Estimation) with rotating UW (Update Window) Hardware,0,mertcetin/ATME-HW-Rotating-UW,6104765,Verilog,ATME-HW-Rotating-UW,3856,1,2022-05-31 22:15:10+00:00,[],None
274,https://github.com/sarahemm/strichlux_core.git,2012-11-17 00:52:35+00:00,StrichLux CORE FPGA Firmware,0,sarahemm/strichlux_core,6730507,Verilog,strichlux_core,124,1,2014-02-08 00:20:40+00:00,[],None
275,https://github.com/dannycyh/module2.git,2013-03-01 06:56:53+00:00,,3,dannycyh/module2,8496109,Verilog,module2,72456,1,2017-01-17 08:30:01+00:00,[],None
276,https://github.com/jwcxz/bt.git,2013-03-09 18:26:19+00:00,A hardware beatracker and tempo estimator,0,jwcxz/bt,8674130,Verilog,bt,14684,1,2014-05-22 15:29:23+00:00,[],None
277,https://github.com/pkpio/SIRC_HW_Xilinx_XUPV5_Software_PUF.git,2013-06-17 16:25:44+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 device. This project is made to work with a software PUF. i.e., A software module implementation of  PUF behaviour. PUF - Physically Unclonable Function.",1,pkpio/SIRC_HW_Xilinx_XUPV5_Software_PUF,10741699,Verilog,SIRC_HW_Xilinx_XUPV5_Software_PUF,9536,1,2023-04-24 00:09:38+00:00,[],None
278,https://github.com/h-hirai/AnExampleForQuickCheckVerilog.git,2013-05-01 05:03:40+00:00,An example of random verification for verilog RTL module with QuickCheck library of Haskell.,0,h-hirai/AnExampleForQuickCheckVerilog,9786042,Verilog,AnExampleForQuickCheckVerilog,230,1,2014-11-11 14:20:59+00:00,[],None
279,https://github.com/narekisaghulyan/localizer.git,2013-04-29 08:02:47+00:00,,0,narekisaghulyan/localizer,9743444,Verilog,localizer,1408,1,2019-01-11 20:50:04+00:00,[],None
280,https://github.com/bryanbcheng/EE108B-Kyoto.git,2012-04-08 14:03:53+00:00,,0,bryanbcheng/EE108B-Kyoto,3964636,Verilog,EE108B-Kyoto,968,1,2013-11-07 04:37:11+00:00,[],None
281,https://github.com/metanest/npc74181.git,2012-08-16 22:04:00+00:00,npc74181,1,metanest/npc74181,5445140,Verilog,npc74181,111,1,2015-08-31 13:08:26+00:00,[],None
282,https://github.com/rlopes85/Iterative_multiplicator.git,2012-10-26 18:28:41+00:00,Verilog module to do multiplications interactively  ,0,rlopes85/Iterative_multiplicator,6408494,Verilog,Iterative_multiplicator,128,1,2023-04-28 11:52:26+00:00,[],None
283,https://github.com/michalbelka/Systems-project.git,2012-10-22 09:27:51+00:00,So here are all code files that are related to working PC to MBED to (FPGA to (MOTOR and SERVO) and SENSORS),1,michalbelka/Systems-project,6332481,Verilog,Systems-project,86677,1,2020-03-21 10:26:06+00:00,[],None
284,https://github.com/riveridea/uhd.git,2012-05-31 22:08:45+00:00,my own uhd,0,riveridea/uhd,4513530,Verilog,uhd,19056,1,2013-10-19 07:53:26+00:00,[],None
285,https://github.com/zhemao/fpgasynth.git,2013-07-07 00:33:17+00:00,Experiments in hardware audio synthesis,2,zhemao/fpgasynth,11226390,Verilog,fpgasynth,276,1,2013-11-04 17:59:42+00:00,[],None
286,https://github.com/kazuochi/pipelined-CPU.git,2013-03-25 19:34:00+00:00,,0,kazuochi/pipelined-CPU,9014212,Verilog,pipelined-CPU,164,1,2014-05-05 12:11:19+00:00,[],None
287,https://github.com/avakar/omicron2.git,2013-05-17 18:10:37+00:00,,1,avakar/omicron2,10129180,Verilog,omicron2,418,1,2022-04-20 20:46:27+00:00,[],None
288,https://github.com/nramadas/Senior-Design-1-Architecture.git,2012-08-07 02:39:54+00:00,A microprocessor built in verilog code,0,nramadas/Senior-Design-1-Architecture,5322562,Verilog,Senior-Design-1-Architecture,3448,1,2023-10-18 23:06:33+00:00,[],None
289,https://github.com/mertcetin/ATME-HW-Rotating-UW-SW.git,2012-10-06 17:03:01+00:00,Verilog RTL for ATME (Adaptive True Motion Estimation) with rotating UW (Update Window) and SW (Search Window) Hardware,0,mertcetin/ATME-HW-Rotating-UW-SW,6104791,Verilog,ATME-HW-Rotating-UW-SW,3864,1,2022-05-31 22:11:59+00:00,[],None
290,https://github.com/ineganov/cpu_3.git,2012-10-07 22:48:19+00:00,a simple testbench,0,ineganov/cpu_3,6117162,Verilog,cpu_3,132,1,2022-03-15 23:17:07+00:00,[],None
291,https://github.com/wnew/xverilog.git,2013-08-06 14:07:55+00:00,"Extended Verilog, adds features to verilog and converts xverilog to synthesisable verilog",0,wnew/xverilog,11925545,Verilog,xverilog,112,1,2019-08-30 05:53:47+00:00,[],None
292,https://github.com/dennisgl/MIPS-Blueprint.git,2013-08-03 22:24:53+00:00,"A clear and beautified MIPS pipelined blueprint, with a working implementation.",0,dennisgl/MIPS-Blueprint,11870500,Verilog,MIPS-Blueprint,1600,1,2014-10-29 06:50:59+00:00,[],None
293,https://github.com/apstndb/typing.git,2012-02-28 03:13:43+00:00,FPGA Typing Game for DE0,0,apstndb/typing,3567574,Verilog,typing,144,1,2013-12-04 10:15:13+00:00,[],None
294,https://github.com/vipinkmenon/PResto.git,2013-04-29 05:00:50+00:00,,0,vipinkmenon/PResto,9741375,Verilog,PResto,145,1,2018-12-21 23:32:08+00:00,[],None
295,https://github.com/nishio/fpga.git,2013-04-21 13:43:48+00:00,fpga,0,nishio/fpga,9579955,Verilog,fpga,164,1,2021-03-09 04:29:34+00:00,[],None
296,https://github.com/dedor90/wddl_aes.git,2013-04-15 16:09:49+00:00,,0,dedor90/wddl_aes,9452700,Verilog,wddl_aes,320,1,2022-12-09 19:26:22+00:00,[],None
297,https://github.com/styxyang/bst-cpu.git,2012-03-11 14:34:34+00:00,,0,styxyang/bst-cpu,3687239,Verilog,bst-cpu,116,1,2016-05-10 05:20:05+00:00,[],None
298,https://github.com/CS3300/4211-HW-7.git,2012-04-02 00:46:47+00:00,Just for versioning in case i break something,0,CS3300/4211-HW-7,3896501,Verilog,4211-HW-7,14688,1,2014-03-03 18:14:39+00:00,[],None
299,https://github.com/gangloff/FastBalancedCorrelatorGitHub.git,2013-07-04 15:44:05+00:00,fast (up to 16 MHz) balanced 2-ch correlator,0,gangloff/FastBalancedCorrelatorGitHub,11181093,Verilog,FastBalancedCorrelatorGitHub,11288,1,2021-01-13 00:48:04+00:00,[],None
300,https://github.com/bobnewgard/fcs.git,2013-08-22 14:20:42+00:00,Verilog implementation of Ethernet Frame Check Sequence (FCS) with SystemC unit tests,3,bobnewgard/fcs,12298861,Verilog,fcs,177,1,2021-02-15 21:40:25+00:00,[],https://api.github.com/licenses/gpl-3.0
301,https://github.com/inouema/pc-8001on1chipmsx.git,2012-02-26 08:16:40+00:00,Implement pc-8001 to 1chipmsx,0,inouema/pc-8001on1chipmsx,3550695,Verilog,pc-8001on1chipmsx,10220,1,2014-03-24 04:01:16+00:00,[],None
302,https://github.com/bgamari/pandadaq-test.git,2012-02-21 01:30:23+00:00,Test firmware for PandaDAQ,0,bgamari/pandadaq-test,3499674,Verilog,pandadaq-test,96,1,2013-10-20 21:39:22+00:00,[],None
303,https://github.com/jceipek/vALU.git,2012-10-29 18:10:59+00:00,A reduced-instruction ALU for a 32-bit MIPS CPU in Verilog.,0,jceipek/vALU,6445210,Verilog,vALU,684,1,2022-04-17 19:00:44+00:00,[],None
304,https://github.com/Ironil/WM8731-codec-controller.git,2013-06-05 08:50:14+00:00,,0,Ironil/WM8731-codec-controller,10498588,Verilog,WM8731-codec-controller,252,1,2018-08-03 10:35:21+00:00,[],None
305,https://github.com/reishka/cs385-finalProject.git,2013-01-28 15:03:00+00:00,Final Group Project for CS385,2,reishka/cs385-finalProject,7871887,Verilog,cs385-finalProject,10327,1,2014-05-07 06:30:43+00:00,[],None
306,https://github.com/bencavins/traffic_light.git,2013-04-15 17:10:07+00:00,ECEN 2350 Traffic Light Assignment,0,bencavins/traffic_light,9453835,Verilog,traffic_light,108,1,2024-04-04 19:23:03+00:00,[],None
307,https://github.com/ineganov/sdram_controller.git,2013-07-26 11:08:17+00:00,A simplistic SDRAM-controller,0,ineganov/sdram_controller,11684045,Verilog,sdram_controller,116,1,2022-03-15 23:16:29+00:00,[],None
308,https://github.com/linuxlizard/verilog.git,2012-10-13 15:29:47+00:00,verilog homework,1,linuxlizard/verilog,6204355,Verilog,verilog,289,1,2015-01-09 14:21:30+00:00,[],None
309,https://github.com/kevinlinger/ECE4440.git,2013-02-08 17:47:34+00:00,TeamShi,0,kevinlinger/ECE4440,8098097,Verilog,ECE4440,51052,1,2017-05-07 04:41:02+00:00,[],None
310,https://github.com/jacobmholt/lets-build-a-gpu.git,2013-06-05 18:09:19+00:00,A Project to build a graphics card because we are so pissed off with Nvidia and AMD,0,jacobmholt/lets-build-a-gpu,10509251,Verilog,lets-build-a-gpu,156,1,2021-10-09 17:48:07+00:00,[],None
311,https://github.com/gnychis/gnuradio_tools.git,2012-03-02 00:38:26+00:00,,1,gnychis/gnuradio_tools,3597763,Verilog,gnuradio_tools,4500,1,2014-06-22 01:11:18+00:00,[],None
312,https://github.com/kuriatoru/term.git,2012-06-10 18:56:52+00:00,Hardware FPGA terminal,1,kuriatoru/term,4617448,Verilog,term,100,1,2014-04-04 09:03:06+00:00,[],None
313,https://github.com/bibo88/Diploma.git,2012-03-22 20:47:59+00:00,,0,bibo88/Diploma,3802197,Verilog,Diploma,4540,1,2014-05-22 10:10:01+00:00,[],None
314,https://github.com/sarahemm/strichlux_io-spi.git,2012-11-17 00:18:35+00:00,StrichLux IO-SPI CPLD Firmware,0,sarahemm/strichlux_io-spi,6730253,Verilog,strichlux_io-spi,124,1,2013-10-03 20:37:27+00:00,[],None
315,https://github.com/EliteSoba/EE201.git,2012-12-04 18:51:25+00:00,EE 201 Final Project,0,EliteSoba/EE201,7005071,Verilog,EE201,25144,1,2022-12-31 03:38:29+00:00,[],None
316,https://github.com/odmb/odmb_ucsb_v2.git,2013-07-21 22:29:36+00:00,Official firmware for the ODMB.V2 by UCSB,4,odmb/odmb_ucsb_v2,11568727,Verilog,odmb_ucsb_v2,3962,1,2020-04-01 03:29:15+00:00,[],None
317,https://github.com/ystm622/verilog-test.git,2012-07-17 01:34:54+00:00,,0,ystm622/verilog-test,5075884,Verilog,verilog-test,632,1,2013-10-31 20:20:03+00:00,[],None
318,https://github.com/sevikkk/robopanda.git,2012-03-02 01:25:42+00:00,Robopanda cartridge emulator and tools. FPGA based hardware emulator included.,0,sevikkk/robopanda,3598046,Verilog,robopanda,336,1,2014-05-07 01:36:15+00:00,[],None
319,https://github.com/nulpoet/verilog_neurocrypt.git,2012-03-18 08:41:55+00:00,,0,nulpoet/verilog_neurocrypt,3753749,Verilog,verilog_neurocrypt,100,1,2013-12-12 18:09:51+00:00,[],None
320,https://github.com/mercurycc/procproj.git,2012-03-20 16:05:23+00:00,,0,mercurycc/procproj,3777084,Verilog,procproj,312,1,2013-10-19 15:34:35+00:00,[],None
321,https://github.com/rkernan/FPGA-Processor-Simulator.git,2013-02-02 23:38:28+00:00,,0,rkernan/FPGA-Processor-Simulator,7983662,Verilog,FPGA-Processor-Simulator,8276,1,2018-04-13 10:07:24+00:00,[],None
322,https://github.com/rattboi/gateboy.git,2013-04-10 00:43:14+00:00,Gameboy implementation in System Verilog,1,rattboi/gateboy,9334747,Verilog,gateboy,2856,1,2016-04-09 00:04:11+00:00,[],None
323,https://github.com/pkpio/Greed4Speed.git,2012-12-08 08:20:17+00:00,Greed4Speed - A car racing game coded on a de0nano fpga using graphical lcd and gsensor,1,pkpio/Greed4Speed,7065488,Verilog,Greed4Speed,35024,1,2015-03-02 01:08:21+00:00,[],None
324,https://github.com/ptracton/fpga_dev_kit.git,2012-04-03 03:28:02+00:00,FPGA Development Kit,0,ptracton/fpga_dev_kit,3914305,Verilog,fpga_dev_kit,584,1,2016-10-28 12:41:12+00:00,[],None
325,https://github.com/allenhsin/ThermalSimulator.git,2013-02-27 22:07:57+00:00,A MIT ISG Project,0,allenhsin/ThermalSimulator,8466636,Verilog,ThermalSimulator,15532,1,2015-12-09 08:01:33+00:00,[],None
326,https://github.com/erosen/Verilog_Processor.git,2012-04-07 02:01:45+00:00,Assignment for Computer Architecture in creating a 32 Bit Verilog Processor,0,erosen/Verilog_Processor,3955100,Verilog,Verilog_Processor,148,1,2018-04-25 15:36:56+00:00,[],None
327,https://github.com/ahoodlum/sync_controller.git,2013-07-26 06:13:49+00:00,Variable time latch circuit with USB serial interface - Lattice MachXO2 Breakout Board,0,ahoodlum/sync_controller,11679008,Verilog,sync_controller,2772,1,2018-04-01 22:27:22+00:00,[],None
328,https://github.com/gtarawneh/simpnoc.git,2013-02-19 16:09:59+00:00,Simple Parameterizable Network-on-Chip,2,gtarawneh/simpnoc,8293895,Verilog,simpnoc,2567,1,2022-06-28 09:36:23+00:00,[],None
329,https://github.com/bunnie/kovan_sd.git,2012-10-26 07:55:09+00:00,Kovan FPGA design for SD tap,1,bunnie/kovan_sd,6400386,Verilog,kovan_sd,1130,1,2022-01-29 23:38:32+00:00,[],None
330,https://github.com/ams2378/ELEN6321.git,2013-01-24 23:46:52+00:00,,1,ams2378/ELEN6321,7809838,Verilog,ELEN6321,988148,1,2019-06-17 09:15:47+00:00,[],None
331,https://github.com/calissile/microprocessor-design-vdhl.git,2013-04-27 21:56:55+00:00,Verilog Microprocessor design,0,calissile/microprocessor-design-vdhl,9721640,Verilog,microprocessor-design-vdhl,112,1,2014-06-08 17:00:44+00:00,[],None
332,https://github.com/makotoshimazu/exp-sysele.git,2013-07-15 06:32:54+00:00,B3の後期実験、「システムエレクトロニクス実験プロジェクト」の課題で作ったもの。,2,makotoshimazu/exp-sysele,11416455,Verilog,exp-sysele,10016,1,2023-06-27 14:51:37+00:00,[],None
333,https://github.com/indianabutts/OpenConsole.git,2013-04-25 16:08:33+00:00,Open Source Gaming Hardware,1,indianabutts/OpenConsole,9675801,Verilog,OpenConsole,144,1,2016-05-01 12:36:39+00:00,[],None
334,https://github.com/flowermonkey/447.git,2013-02-13 01:27:25+00:00,Repository for 447 ,1,flowermonkey/447,8171160,Verilog,447,8452,1,2019-07-14 20:21:50+00:00,[],None
335,https://github.com/wuzeyou/jekyll_demo.git,2012-12-13 12:55:02+00:00,,0,wuzeyou/jekyll_demo,7148204,Verilog,jekyll_demo,79,1,2022-06-22 19:37:53+00:00,[],None
336,https://github.com/jceipek/Turboencabulator-Core.git,2012-11-12 19:42:47+00:00,A CPU in behavioral verilog,0,jceipek/Turboencabulator-Core,6659336,Verilog,Turboencabulator-Core,16720,1,2022-04-17 18:59:34+00:00,[],https://api.github.com/licenses/gpl-3.0
337,https://github.com/adox/Verilog-UART.git,2012-08-15 09:53:07+00:00,Verilog UART Module,5,adox/Verilog-UART,5424458,Verilog,Verilog-UART,283,1,2020-04-22 03:00:11+00:00,[],None
338,https://github.com/molohov/gpu2.git,2013-01-10 15:23:57+00:00,Some project.,1,molohov/gpu2,7543272,Verilog,gpu2,21324,1,2016-11-11 09:20:49+00:00,[],None
339,https://github.com/michaelrbock/verilog-minesweeper-solver.git,2013-01-08 00:04:41+00:00,:bomb: A Minesweeper AI written in Verilog HDL,0,michaelrbock/verilog-minesweeper-solver,7492331,Verilog,verilog-minesweeper-solver,120,1,2023-03-27 21:38:49+00:00,[],None
340,https://github.com/thin-layer/helix_4_verilog_resources.git,2013-02-15 09:31:58+00:00,Support material for the helix_4 FPGA Module,0,thin-layer/helix_4_verilog_resources,8215674,Verilog,helix_4_verilog_resources,408,1,2014-05-25 11:31:52+00:00,[],None
341,https://github.com/brlin-tw/NTOU_Digital_Logic_Lab_Opensource_Project.git,2012-04-25 11:41:49+00:00,NTOU_Digital_Logic_Lab_Opensource_Project,0,brlin-tw/NTOU_Digital_Logic_Lab_Opensource_Project,4135914,Verilog,NTOU_Digital_Logic_Lab_Opensource_Project,4932,1,2017-03-21 05:50:25+00:00,[],None
342,https://github.com/buggi22/simple_cpu.git,2012-04-30 03:48:51+00:00,,0,buggi22/simple_cpu,4179653,Verilog,simple_cpu,100,1,2013-10-22 21:20:14+00:00,[],None
343,https://github.com/ChristinaSmith/mm705.git,2012-10-29 16:04:30+00:00,Current working implementation of Datagram RDMA Protocol,2,ChristinaSmith/mm705,6443324,Verilog,mm705,2880,1,2020-07-05 15:55:55+00:00,[],None
344,https://github.com/Caustic/netfpga.git,2013-03-07 07:15:08+00:00,OpenFlow on the NetFPGA,4,Caustic/netfpga,8622000,Verilog,netfpga,2844,1,2016-08-27 00:26:49+00:00,[],
345,https://github.com/xfguo/ethernet_tri_mode.git,2013-03-22 06:25:06+00:00,10/100/1000 Mbps Tri-Mode Ethernet MAC clone from OpenCores.org,0,xfguo/ethernet_tri_mode,8946207,Verilog,ethernet_tri_mode,1128,1,2022-04-19 23:40:51+00:00,[],None
346,https://github.com/karlshi419/OnlineOperators.git,2013-08-05 14:25:08+00:00,HDL codes and MATLAB files for Online Operators,2,karlshi419/OnlineOperators,11900185,Verilog,OnlineOperators,2113,1,2022-06-05 08:53:10+00:00,[],None
347,https://github.com/taoyilee/DE0_SHR_CTRL.git,2013-03-12 15:25:17+00:00,,2,taoyilee/DE0_SHR_CTRL,8731027,Verilog,DE0_SHR_CTRL,8455,1,2022-01-17 15:11:14+00:00,[],None
348,https://github.com/codyhanson/binary-evolution.git,2013-04-26 01:56:05+00:00,UW Madison Senior Design Project,0,codyhanson/binary-evolution,9685437,Verilog,binary-evolution,12048,1,2013-12-11 02:11:20+00:00,[],None
349,https://github.com/darK-Zi0n-te4am-cr3vv/m0use-c0ntr0113.git,2012-03-02 20:57:42+00:00,,0,darK-Zi0n-te4am-cr3vv/m0use-c0ntr0113,3606075,Verilog,m0use-c0ntr0113,1228,1,2023-01-15 20:46:24+00:00,[],None
350,https://github.com/rick2047/OOCA.git,2012-04-12 19:49:00+00:00,Object Oriented Computer Architecture. Verilog code and test benches,0,rick2047/OOCA,4008644,Verilog,OOCA,92,1,2023-07-25 13:44:41+00:00,[],None
351,https://github.com/dlowashere/D-LO-CPU-16.git,2012-04-11 03:25:22+00:00,Verilog implementation of DCPU-16.,0,dlowashere/D-LO-CPU-16,3989756,Verilog,D-LO-CPU-16,96,1,2013-12-12 06:46:13+00:00,[],None
352,https://github.com/gam0022/lolisys.git,2012-06-09 06:51:41+00:00,Logic System,0,gam0022/lolisys,4605430,Verilog,lolisys,104,1,2014-04-06 14:24:58+00:00,[],None
353,https://github.com/sjdavies/minimoog.git,2013-01-15 08:18:38+00:00,FPGA simulation of the classic MiniMoog analog synthesiser.,1,sjdavies/minimoog,7621151,Verilog,minimoog,349,1,2015-03-31 10:24:34+00:00,[],None
354,https://github.com/KekaiHu/Kekai_git.git,2013-02-19 23:19:02+00:00,Kekai's new git for the NP project,1,KekaiHu/Kekai_git,8301742,Verilog,Kekai_git,258716,1,2015-10-13 17:03:36+00:00,[],None
355,https://github.com/wnew/fpga_bus_bridges.git,2012-12-18 14:34:47+00:00,A few Verilog implementation of bridges between the more popular bus standards,0,wnew/fpga_bus_bridges,7224725,Verilog,fpga_bus_bridges,116,1,2023-10-31 04:29:14+00:00,[],None
356,https://github.com/sfahmy/ce2003.git,2013-01-20 04:22:38+00:00,Files for CE2003,0,sfahmy/ce2003,7712576,Verilog,ce2003,288,1,2020-02-18 06:55:28+00:00,[],None
357,https://github.com/theHawke/real-dcpu.git,2013-04-21 13:26:05+00:00,My effort to create an FPGA implementation of the dcpu computer from the announced-but-probably-not-going-to-come-out game 0x10c,0,theHawke/real-dcpu,9579723,Verilog,real-dcpu,228,1,2022-09-02 14:22:59+00:00,[],https://api.github.com/licenses/gpl-2.0
358,https://github.com/sora/jenkins-hash.git,2012-03-25 07:32:43+00:00,Jenkins hash function in Verilog-HDL,0,sora/jenkins-hash,3822935,Verilog,jenkins-hash,112,1,2017-06-01 15:29:22+00:00,[],https://api.github.com/licenses/mit
359,https://github.com/umutgultepe/Lock-In-Amplifier.git,2012-10-09 12:35:37+00:00,A lock in amplifier which works on a NEXYS 2 board and controlled through a Windows XP computer. You also require the enclosed circuits to use this. This amplifier software can sense the signals between 10 microvolts upto 10 volts. ,0,umutgultepe/Lock-In-Amplifier,6140398,Verilog,Lock-In-Amplifier,1072,1,2021-12-01 13:07:51+00:00,[],None
360,https://github.com/Mehanik/ledCubePlane.git,2012-12-18 20:10:28+00:00,LED cube plane driver on FPGA,1,Mehanik/ledCubePlane,7229598,Verilog,ledCubePlane,5496,1,2019-12-04 11:21:36+00:00,[],None
361,https://github.com/ysaibhargav/breakout.git,2013-06-16 16:37:15+00:00,"A verilog based implementation of the popular arcade game Breakout (FPGA, CPLD compatible)",0,ysaibhargav/breakout,10722602,Verilog,breakout,104,1,2023-11-24 19:16:49+00:00,[],None
362,https://github.com/pkpio/SIRC_HW_Xilinx_XUPV5_Hardware_PUF.git,2013-06-17 16:33:18+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 5 XUPV5 device. This project is made to work with a actual hardware PUF. PUF - Physically Unclonable Function.",2,pkpio/SIRC_HW_Xilinx_XUPV5_Hardware_PUF,10741833,Verilog,SIRC_HW_Xilinx_XUPV5_Hardware_PUF,14560,1,2023-04-24 00:09:56+00:00,[],None
363,https://github.com/narekisaghulyan/backup_project.git,2013-05-03 14:50:18+00:00,,1,narekisaghulyan/backup_project,9838047,Verilog,backup_project,5308,1,2019-01-11 20:48:59+00:00,[],None
364,https://github.com/iseroid/sopc_iic.git,2012-04-22 16:40:02+00:00,I2C Master for Altera SOPC Custom Component,2,iseroid/sopc_iic,4105323,Verilog,sopc_iic,124,1,2013-10-06 20:12:34+00:00,[],None
365,https://github.com/Beirdo/spdif-convert.git,2012-08-19 06:41:16+00:00,Hardware device to convert AES3/SPDIF to SPDIF,2,Beirdo/spdif-convert,5468988,Verilog,spdif-convert,3348,1,2019-11-13 23:30:48+00:00,[],None
366,https://github.com/ragnarok1106/AES_rtl_sim.git,2012-06-01 17:42:19+00:00,AES RTL simulation,0,ragnarok1106/AES_rtl_sim,4522389,Verilog,AES_rtl_sim,597,1,2014-08-05 09:53:52+00:00,[],None
367,https://github.com/sunila/airblue_7dec12.git,2012-12-07 05:10:45+00:00,"airblue: trying to simulate the noisy channel and am getting ""undefined symbol: gsl_rng_default"" error ",2,sunila/airblue_7dec12,7048114,Verilog,airblue_7dec12,17281,1,2014-12-08 00:47:54+00:00,[],None
368,https://github.com/allisonmorris/mips-processor.git,2013-04-16 21:33:46+00:00,UCSD CSE 141L Spring 2013 MIPS processor assignment.,1,allisonmorris/mips-processor,9483119,Verilog,mips-processor,352,1,2014-02-22 01:10:46+00:00,[],None
369,https://github.com/rainerlego/legocar.git,2013-04-17 13:30:34+00:00,,0,rainerlego/legocar,9498185,Verilog,legocar,78668,1,2013-12-03 18:02:29+00:00,[],None
370,https://github.com/lz1/Lz1_32bits_RISC_CPU.git,2013-07-28 03:26:05+00:00,Basic RISC 32 bits CPU,1,lz1/Lz1_32bits_RISC_CPU,11714530,Verilog,Lz1_32bits_RISC_CPU,188,1,2020-07-03 02:21:56+00:00,[],None
371,https://github.com/csc-fw/otmb_fw_code.git,2013-08-27 00:00:08+00:00,Source code for the OTMB firmware,6,csc-fw/otmb_fw_code,12392479,Verilog,otmb_fw_code,8107,1,2022-04-06 04:09:38+00:00,[],None
372,https://github.com/skmp/hsgr-simple_soc.git,2013-07-05 13:15:36+00:00,,1,skmp/hsgr-simple_soc,11199941,Verilog,hsgr-simple_soc,760,1,2021-12-22 16:01:06+00:00,[],
373,https://github.com/vineeth001/CZ3001.git,2013-07-17 14:44:09+00:00,,0,vineeth001/CZ3001,11478516,Verilog,CZ3001,675,1,2014-08-18 05:40:24+00:00,[],None
374,https://github.com/narekisaghulyan/cross_correlation.git,2013-04-25 08:13:17+00:00,cross_correlation and testbench,1,narekisaghulyan/cross_correlation,9666870,Verilog,cross_correlation,3028,1,2019-01-11 20:50:19+00:00,[],None
375,https://github.com/thc1988/test.git,2012-02-26 04:07:39+00:00,,0,thc1988/test,3549761,Verilog,test,128,1,2014-03-02 15:57:50+00:00,[],None
376,https://github.com/jwjimmy/ca-Lab2.git,2012-10-29 00:37:59+00:00,Computer Architecture homework assignment - simple ALU for the MIPS architecture,1,jwjimmy/ca-Lab2,6433849,Verilog,ca-Lab2,317,1,2021-05-15 23:23:15+00:00,[],None
377,https://github.com/sevikkk/fpgamotion2.git,2013-07-18 20:50:01+00:00,,0,sevikkk/fpgamotion2,11513464,Verilog,fpgamotion2,783,1,2021-07-08 04:46:49+00:00,[],
378,https://github.com/Arseni/nexys3.git,2012-05-29 10:28:04+00:00,,0,Arseni/nexys3,4480704,Verilog,nexys3,136,1,2013-10-09 17:56:09+00:00,[],None
379,https://github.com/godspeed1989/verilog_homework.git,2012-10-04 09:52:35+00:00,graduate 1 verilog homework,0,godspeed1989/verilog_homework,6073468,Verilog,verilog_homework,652,1,2022-06-07 07:36:03+00:00,[],None
380,https://github.com/cambridgehackers/zynq-axi-blue.git,2012-11-27 21:43:29+00:00,HW/SW bridge test project,3,cambridgehackers/zynq-axi-blue,6891504,Verilog,zynq-axi-blue,1190,1,2018-05-21 17:24:23+00:00,[],None
381,https://github.com/ChristinaSmith/dp705v2.git,2012-10-10 20:07:22+00:00,Double buffer + MH logic,0,ChristinaSmith/dp705v2,6163618,Verilog,dp705v2,9588,0,2013-12-12 10:52:15+00:00,[],None
382,https://github.com/smuryginim/PLD.git,2012-12-07 08:00:55+00:00,some basic programs for PLD,0,smuryginim/PLD,7049752,Verilog,PLD,6,0,2022-05-22 18:00:46+00:00,[],None
383,https://github.com/duttro/dev_beinmotion.git,2013-01-23 04:27:14+00:00,,1,duttro/dev_beinmotion,7767683,Verilog,dev_beinmotion,134716,0,2014-06-23 19:26:26+00:00,[],None
384,https://github.com/mrgrass/dcf77Clock.git,2012-12-21 13:23:35+00:00,Dcf77 verilog Clock,0,mrgrass/dcf77Clock,7273764,Verilog,dcf77Clock,112,0,2013-10-05 09:19:51+00:00,[],None
385,https://github.com/dedor90/AES_decryption.git,2013-03-01 06:52:20+00:00,,0,dedor90/AES_decryption,8496058,Verilog,AES_decryption,6948,0,2013-11-29 21:27:39+00:00,[],None
386,https://github.com/PrashantJalan/fpga-gpc.git,2013-05-31 17:20:25+00:00,This contains the code of a 8-bit general purpose computer impleted on a fpga board. This code won the best course project.,1,PrashantJalan/fpga-gpc,10409560,Verilog,fpga-gpc,268,0,2013-10-22 08:54:24+00:00,[],None
387,https://github.com/alexdantas/verilog-examples.git,2013-05-20 14:31:59+00:00,"Examples on Verilog, starting from the basics",0,alexdantas/verilog-examples,10174525,Verilog,verilog-examples,108,0,2013-10-02 06:51:54+00:00,[],None
388,https://github.com/Algy/LogicDesignHWUsingMyHDL.git,2013-06-17 12:35:18+00:00,논설실 기말 프로젝트,0,Algy/LogicDesignHWUsingMyHDL,10736945,Verilog,LogicDesignHWUsingMyHDL,156,0,2014-01-04 00:19:02+00:00,[],None
389,https://github.com/irania/CA2CA.git,2013-03-30 16:04:31+00:00,ARM microcontroller,0,irania/CA2CA,9118247,Verilog,CA2CA,408,0,2014-03-16 23:08:53+00:00,[],None
390,https://github.com/veeraya/csce350proj3.git,2013-04-25 06:33:55+00:00,,0,veeraya/csce350proj3,9665277,Verilog,csce350proj3,132,0,2014-10-23 06:09:11+00:00,[],None
391,https://github.com/calissile/state-machine-design-check-bits.git,2013-04-27 22:09:28+00:00,a state machine that checks a string input,0,calissile/state-machine-design-check-bits,9721795,Verilog,state-machine-design-check-bits,104,0,2014-06-08 17:00:44+00:00,[],None
392,https://github.com/bgamari/timetag2.git,2013-04-27 12:46:44+00:00,Timetag,1,bgamari/timetag2,9714582,Verilog,timetag2,192,0,2014-11-08 20:57:43+00:00,[],None
393,https://github.com/hailinzeng/verilog-CEC-data.git,2013-04-07 07:35:51+00:00,experiments data on verilog Combinational Equivalence Checking.,0,hailinzeng/verilog-CEC-data,9273170,Verilog,verilog-CEC-data,296,0,2014-03-03 12:41:12+00:00,[],None
394,https://github.com/avmwww/sdio-audio.git,2013-05-17 07:52:35+00:00,SDIO Audio device. Verilog.,1,avmwww/sdio-audio,10118652,Verilog,sdio-audio,148,0,2013-10-18 21:50:22+00:00,[],None
395,https://github.com/shyul/grid.git,2012-07-17 03:30:55+00:00,Grid the FPGA project for Lophilo platform,3,shyul/grid,5076860,Verilog,grid,1137,0,2020-05-20 21:02:12+00:00,[],https://api.github.com/licenses/agpl-3.0
396,https://github.com/howell/460m-lab7b.git,2013-04-29 03:35:20+00:00,,0,howell/460m-lab7b,9740475,Verilog,460m-lab7b,144,0,2013-05-03 04:09:28+00:00,[],None
397,https://github.com/kalpataru/HackShop.git,2013-05-01 06:00:08+00:00,This hack enables the user to get prices and reviews of a product inline( then and there ) with the help of just a RIGHT CLICK which gives a rich visual comparison experience.,0,kalpataru/HackShop,9786628,Verilog,HackShop,128,0,2013-10-03 01:26:02+00:00,[],None
398,https://github.com/howell/460m-lab6a.git,2013-04-01 18:19:14+00:00,,0,howell/460m-lab6a,9152925,Verilog,460m-lab6a,160,0,2013-11-27 04:34:52+00:00,[],None
399,https://github.com/SegFaultx64/SingleCycleCPU.git,2013-04-10 19:23:19+00:00,,0,SegFaultx64/SingleCycleCPU,9354002,Verilog,SingleCycleCPU,268,0,2014-06-23 19:58:37+00:00,[],None
400,https://github.com/howell/460m-lab7a.git,2013-04-09 17:11:40+00:00,,0,howell/460m-lab7a,9326778,Verilog,460m-lab7a,112,0,2013-10-02 05:41:32+00:00,[],None
401,https://github.com/veeraya/csce350proj2.git,2013-04-11 08:19:41+00:00,,0,veeraya/csce350proj2,9365448,Verilog,csce350proj2,123,0,2013-12-13 01:25:09+00:00,[],None
402,https://github.com/itiut/VLSIArchitecture.git,2013-05-25 15:12:07+00:00,,0,itiut/VLSIArchitecture,10285712,Verilog,VLSIArchitecture,756,0,2014-02-23 07:43:29+00:00,[],None
403,https://github.com/aemreunal/SimpleCPU.git,2013-06-18 11:13:05+00:00,"My SimpleCPU Verilog project, as part of CS240 Computer Architecture course in Özyeğin University.",1,aemreunal/SimpleCPU,10761533,Verilog,SimpleCPU,4,0,2016-04-02 18:53:57+00:00,[],None
404,https://github.com/nasamuffin/eece4532-hw5.git,2013-08-01 17:33:51+00:00,design a processor,1,nasamuffin/eece4532-hw5,11823297,Verilog,eece4532-hw5,124,0,2013-12-21 11:54:44+00:00,[],None
405,https://github.com/robinankele/ToyCPU.git,2013-08-17 15:24:33+00:00,,0,robinankele/ToyCPU,12180919,Verilog,ToyCPU,2620,0,2013-10-13 18:44:33+00:00,[],None
406,https://github.com/ChristinaSmith/mm705_v4.git,2012-11-15 20:34:19+00:00,"FDU + FAU + basic Ack, no retransmission",0,ChristinaSmith/mm705_v4,6711241,Verilog,mm705_v4,10316,0,2013-11-20 01:12:36+00:00,[],None
407,https://github.com/hellamps/3dparty-opencores-sdr-ctrl.git,2012-10-21 14:05:16+00:00,8/16/32 bit SDRAM Controller,1,hellamps/3dparty-opencores-sdr-ctrl,6321005,Verilog,3dparty-opencores-sdr-ctrl,6132,0,2013-12-06 18:20:42+00:00,[],None
408,https://github.com/kevincshih/MIPS150CPU.git,2013-01-04 00:47:55+00:00,,0,kevincshih/MIPS150CPU,7433016,Verilog,MIPS150CPU,331220,0,2014-01-31 03:15:00+00:00,[],None
409,https://github.com/joeshang/fpga_digital_watch.git,2012-11-20 07:01:36+00:00,My first FPGA project in The Design of FPGA 2012 in ss of pku,0,joeshang/fpga_digital_watch,6773614,Verilog,fpga_digital_watch,144,0,2013-10-17 23:45:05+00:00,[],None
410,https://github.com/bnahill/body-effect.git,2012-11-13 15:08:33+00:00,,0,bnahill/body-effect,6672454,Verilog,body-effect,1824,0,2015-01-02 23:25:22+00:00,[],None
411,https://github.com/wehu/ShenSytemVerilog.git,2013-05-28 10:06:29+00:00,A SystemVerilog port of Shen,0,wehu/ShenSytemVerilog,10332884,Verilog,ShenSytemVerilog,208,0,2013-10-22 02:49:33+00:00,[],None
412,https://github.com/calissile/pinball-statemachine.git,2013-04-27 22:11:57+00:00,a state machine that emulates a pinball machine,0,calissile/pinball-statemachine,9721821,Verilog,pinball-statemachine,104,0,2014-06-08 17:00:44+00:00,[],None
413,https://github.com/revatidamle/coproject.git,2013-04-27 14:58:46+00:00,computer organization project for multicycle design.,0,revatidamle/coproject,9716198,Verilog,coproject,280,0,2014-01-11 14:40:42+00:00,[],None
414,https://github.com/ashwinikumar170/Scuba_Mario.git,2013-05-10 11:35:53+00:00,,0,ashwinikumar170/Scuba_Mario,9980239,Verilog,Scuba_Mario,82120,0,2013-10-30 07:40:16+00:00,[],None
415,https://github.com/pemaxwell/MARC3_Simple_pipeline.git,2013-05-22 17:22:56+00:00,USMA created MARC architecture with simple 5 stage pipeline with no hazard detection,0,pemaxwell/MARC3_Simple_pipeline,10225573,Verilog,MARC3_Simple_pipeline,28764,0,2013-11-08 23:20:27+00:00,[],None
416,https://github.com/callalilychen/legocar.git,2013-04-17 21:02:28+00:00,,0,callalilychen/legocar,9507516,Verilog,legocar,78264,0,2013-10-31 12:08:53+00:00,[],None
417,https://github.com/nmalpicf/LCD_Modules.git,2013-06-18 15:18:12+00:00,Code for LCD visualization module (Verilog),0,nmalpicf/LCD_Modules,10766455,Verilog,LCD_Modules,132,0,2019-02-13 23:59:28+00:00,"['verilog', 'nexys2', 'lcd-modules']",None
418,https://github.com/shehzadi/rldram_ref_nic.git,2012-08-20 22:06:37+00:00,,0,shehzadi/rldram_ref_nic,5487393,Verilog,rldram_ref_nic,1452,0,2014-02-11 00:21:39+00:00,[],None
419,https://github.com/sora/fpga-workshop-2012f.git,2012-08-16 15:10:06+00:00,,2,sora/fpga-workshop-2012f,5440493,Verilog,fpga-workshop-2012f,3333,0,2013-09-30 12:09:43+00:00,[],None
420,https://github.com/snsl/NF2_Switch_Aurora.git,2012-09-25 18:00:27+00:00,,0,snsl/NF2_Switch_Aurora,5954115,Verilog,NF2_Switch_Aurora,14564,0,2013-10-06 08:33:19+00:00,[],None
421,https://github.com/Ferix9288/digitaldesign.git,2013-01-06 05:43:06+00:00,Moving my CS150 MIPS processor project to my own Git Repository,0,Ferix9288/digitaldesign,7464432,Verilog,digitaldesign,840,0,2014-03-10 09:59:53+00:00,[],None
422,https://github.com/sanpii/xilinx-waf-example.git,2013-07-16 00:19:34+00:00,Example project for xilinx-waf,0,sanpii/xilinx-waf-example,11436803,Verilog,xilinx-waf-example,7736,0,2013-11-22 20:14:19+00:00,['fpga'],None
423,https://github.com/jaalduna/Digitales.git,2013-07-03 12:14:02+00:00,Verilog de la tarea de digitales,0,jaalduna/Digitales,11150115,Verilog,Digitales,120,0,2014-01-31 01:40:08+00:00,[],None
424,https://github.com/greedgenius/FPGA_Projects.git,2013-08-17 12:46:26+00:00,contains some hobby modules I build,0,greedgenius/FPGA_Projects,12178747,Verilog,FPGA_Projects,29904,0,2014-02-09 07:50:09+00:00,[],None
425,https://github.com/nedos/sdram_cnt.git,2013-07-30 17:53:50+00:00,,0,nedos/sdram_cnt,11771510,Verilog,sdram_cnt,116,0,2013-10-28 23:05:38+00:00,[],None
426,https://github.com/ANG3L0/mipsr10k.git,2012-12-11 05:01:48+00:00,some code for a microprocessor and some lolcode,0,ANG3L0/mipsr10k,7106163,Verilog,mipsr10k,6128,0,2020-10-29 19:01:25+00:00,[],None
427,https://github.com/ggimas/Demo.git,2012-11-14 17:59:59+00:00,,0,ggimas/Demo,6692167,Verilog,Demo,536,0,2014-04-14 04:04:00+00:00,[],None
428,https://github.com/mzavatta/intdiv.git,2013-05-22 12:18:17+00:00,Hardware integer division according to Takagi et. al. ARITH-17 2005,0,mzavatta/intdiv,10219150,Verilog,intdiv,260,0,2013-09-15 18:00:01+00:00,[],None
429,https://github.com/dtbulmerJRs/RISC16.git,2013-05-23 03:45:10+00:00,16 bit simple RISC,0,dtbulmerJRs/RISC16,10235326,Verilog,RISC16,200,0,2013-12-13 02:30:15+00:00,[],None
430,https://github.com/player999/fpga_igmv.git,2013-01-23 18:18:09+00:00,,0,player999/fpga_igmv,7780670,Verilog,fpga_igmv,200,0,2014-01-18 04:36:03+00:00,[],None
431,https://github.com/sfahmy/ce1005.git,2013-03-23 02:01:23+00:00,CE1005 Lab Files,0,sfahmy/ce1005,8964446,Verilog,ce1005,112,0,2014-01-05 18:19:51+00:00,[],None
432,https://github.com/bombsite/Processor.git,2013-06-14 18:25:37+00:00,basic 4-bit RISC Processor,0,bombsite/Processor,10695105,Verilog,Processor,2886,0,2014-09-18 06:46:32+00:00,[],None
433,https://github.com/ChristinaSmith/mm705_v8.git,2013-04-08 18:18:10+00:00,sender + receiver + multiple FDU/FAU,0,ChristinaSmith/mm705_v8,9303431,Verilog,mm705_v8,14772,0,2014-05-09 06:08:10+00:00,[],None
434,https://github.com/manish8886/lock_new.git,2013-04-03 01:45:15+00:00,,0,manish8886/lock_new,9184487,Verilog,lock_new,104,0,2014-02-13 23:22:29+00:00,[],None
435,https://github.com/chaimleib/UARTecho.git,2013-04-30 05:03:59+00:00,basic UART that retransmits its input,0,chaimleib/UARTecho,9764380,Verilog,UARTecho,1496,0,2015-12-27 05:14:00+00:00,[],None
436,https://github.com/sahil-iete/mux_design.git,2013-06-23 07:10:46+00:00,2:1 multiplexer design example,0,sahil-iete/mux_design,10879763,Verilog,mux_design,240,0,2013-11-26 16:54:28+00:00,[],None
437,https://github.com/uberj/ECE-472.git,2012-09-28 23:46:33+00:00,Computer Architecure,0,uberj/ECE-472,6004440,Verilog,ECE-472,1840,0,2014-05-03 23:41:22+00:00,[],None
438,https://github.com/cstratton/fpgaverilog.git,2013-08-24 03:34:36+00:00,test project for handmade xc3s100/xc3s250e proof-of-concept board,0,cstratton/fpgaverilog,12337580,Verilog,fpgaverilog,132,0,2014-02-05 05:32:47+00:00,[],None
439,https://github.com/HackerFoo/blinky.git,2013-06-19 02:48:46+00:00,A simple Verilog project for the the Altera BeMicro SDK,0,HackerFoo/blinky,10778432,Verilog,blinky,132,0,2013-11-05 13:41:32+00:00,[],None
440,https://github.com/auzyze/fifo_verification.git,2013-07-17 01:45:10+00:00,,0,auzyze/fifo_verification,11464562,Verilog,fifo_verification,144,0,2014-04-18 19:19:13+00:00,[],None
441,https://github.com/sunila/empty_this.git,2012-11-21 04:35:06+00:00,empty,0,sunila/empty_this,6789963,Verilog,empty_this,3128,0,2014-01-07 21:28:37+00:00,[],None
442,https://github.com/caryhlw/std_logic_vector.git,2012-10-20 07:08:07+00:00,,0,caryhlw/std_logic_vector,6306269,Verilog,std_logic_vector,236,0,2013-10-09 07:55:42+00:00,[],None
443,https://github.com/ChristinaSmith/mm705_v9.git,2013-05-24 17:35:18+00:00,Full Duplex DataMover,0,ChristinaSmith/mm705_v9,10271609,Verilog,mm705_v9,14808,0,2013-10-05 00:40:17+00:00,[],None
444,https://github.com/jeras/waveform_examples.git,2013-07-23 14:13:32+00:00,A set of examples to be used by GTKWave for experimenting with SystemVerilog data types,0,jeras/waveform_examples,11610000,Verilog,waveform_examples,136,0,2013-12-18 06:28:36+00:00,[],None
445,https://github.com/ddle/verification-sn76489.git,2013-05-30 23:30:57+00:00,,1,ddle/verification-sn76489,10394204,Verilog,verification-sn76489,224,0,2014-04-22 15:37:48+00:00,[],None
446,https://github.com/brennans182/valar-morghulis.git,2013-04-12 22:11:08+00:00,All men must die.,0,brennans182/valar-morghulis,9404803,Verilog,valar-morghulis,128,0,2013-12-05 09:24:42+00:00,[],None
447,https://github.com/dalamgir/HomeAutomationSystem.git,2013-01-08 02:44:19+00:00,"A microcontroller for an electronic home automation system, to allow the user to control multiple peripherals from one place.",0,dalamgir/HomeAutomationSystem,7494339,Verilog,HomeAutomationSystem,160,0,2014-07-08 02:39:41+00:00,[],None
448,https://github.com/oscarhou/eece496LegUp.git,2013-02-02 00:34:46+00:00,Repository for EECE496 2013 ,0,oscarhou/eece496LegUp,7969399,Verilog,eece496LegUp,1947,0,2014-01-14 02:20:10+00:00,[],None
449,https://github.com/Team-PAIN/Team-Pain.git,2013-02-07 18:07:02+00:00,Main Branch of Project,4,Team-PAIN/Team-Pain,8078411,Verilog,Team-Pain,34268,0,2014-01-20 22:46:04+00:00,[],None
450,https://github.com/zhaojinghua/cp1.git,2013-04-24 00:57:53+00:00,,0,zhaojinghua/cp1,9636609,Verilog,cp1,236,0,2013-05-21 22:27:48+00:00,[],None
451,https://github.com/caramelgate/DE0_ExpansionCard.git,2013-01-14 11:17:06+00:00,Trial8,2,caramelgate/DE0_ExpansionCard,7602998,Verilog,DE0_ExpansionCard,10156,0,2014-02-06 00:05:14+00:00,[],
452,https://github.com/abocskocsky/alu-verilog.git,2012-09-28 15:42:20+00:00,alu implementation,0,abocskocsky/alu-verilog,5999353,Verilog,alu-verilog,2140,0,2013-10-25 06:28:08+00:00,[],None
453,https://github.com/ChristinaSmith/dg_rdma_tming.git,2013-08-21 15:37:58+00:00,dg_rdma used to measure latency,0,ChristinaSmith/dg_rdma_tming,12273955,Verilog,dg_rdma_tming,127516,0,2013-08-21 15:43:58+00:00,[],None
454,https://github.com/shreyas19881988/verilog.git,2013-01-14 17:14:46+00:00,sdaasd,1,shreyas19881988/verilog,7608793,Verilog,verilog,101,0,2013-01-29 06:05:08+00:00,[],None
455,https://github.com/rsavitski/local-DSD.git,2013-03-11 15:05:35+00:00,WIP remainders; not for public consumption.,0,rsavitski/local-DSD,8706010,Verilog,local-DSD,124728,0,2014-12-01 00:13:34+00:00,[],None
456,https://github.com/chadmart/looping-piano-machine-verilog.git,2013-06-19 18:55:25+00:00,EE 201 final project,0,chadmart/looping-piano-machine-verilog,10803672,Verilog,looping-piano-machine-verilog,2088,0,2013-10-11 14:49:53+00:00,[],None
457,https://github.com/krystian-wojtas/Spartan3Sim-adc.git,2013-06-09 21:07:10+00:00,Analog-Digital Converter,0,krystian-wojtas/Spartan3Sim-adc,10589210,Verilog,Spartan3Sim-adc,120,0,2013-10-06 20:04:33+00:00,[],None
458,https://github.com/ghandel/CS_552_HW5.git,2013-04-18 06:42:12+00:00,,0,ghandel/CS_552_HW5,9515266,Verilog,CS_552_HW5,10628,0,2014-01-19 00:14:41+00:00,[],None
459,https://github.com/sakirtemel/cse338pr2.git,2013-05-19 09:41:55+00:00,comporg project 2,0,sakirtemel/cse338pr2,10153549,Verilog,cse338pr2,168,0,2014-04-09 13:46:01+00:00,[],None
460,https://github.com/jcowgill/BfProcessor.git,2013-05-11 18:53:40+00:00,The Brainfuck Processor,0,jcowgill/BfProcessor,10003806,Verilog,BfProcessor,176,0,2014-10-29 19:49:36+00:00,[],https://api.github.com/licenses/gpl-3.0
461,https://github.com/gushuli/MIPS_CPU.git,2013-06-29 17:33:55+00:00,,1,gushuli/MIPS_CPU,11056621,Verilog,MIPS_CPU,2421,0,2014-01-18 04:46:10+00:00,[],None
462,https://github.com/ethanmys/alarmclock.git,2013-03-08 19:40:09+00:00,"Creating alarm clock that will lit up the led when the time is up, and setting up the alarm time ",0,ethanmys/alarmclock,8658427,Verilog,alarmclock,104,0,2013-09-20 23:49:52+00:00,[],None
463,https://github.com/cglong/CS-3220-HW5.git,2013-03-23 22:35:29+00:00,,0,cglong/CS-3220-HW5,8978078,Verilog,CS-3220-HW5,7108,0,2022-12-12 06:02:00+00:00,[],None
464,https://github.com/bear24rw/smsoc.git,2012-09-13 18:52:03+00:00,,0,bear24rw/smsoc,5799353,Verilog,smsoc,1600,0,2014-05-22 12:52:12+00:00,[],None
465,https://github.com/ChristinaSmith/blue7.git,2012-09-13 14:38:42+00:00,,0,ChristinaSmith/blue7,5796030,Verilog,blue7,14944,0,2014-03-12 21:17:10+00:00,[],None
466,https://github.com/Zubrum/Verilog-main-lib.git,2012-10-25 06:03:55+00:00,Verilog modules for fast integration,0,Zubrum/Verilog-main-lib,6382760,Verilog,Verilog-main-lib,156,0,2013-12-03 12:20:50+00:00,[],None
467,https://github.com/npbool/MIPS.git,2012-11-07 06:39:08+00:00,,0,npbool/MIPS,6575043,Verilog,MIPS,50323,0,2014-01-23 13:29:10+00:00,[],None
468,https://github.com/devarshi150790/Project-CA1.git,2013-07-20 04:10:51+00:00,,0,devarshi150790/Project-CA1,11541838,Verilog,Project-CA1,108,0,2014-04-25 13:36:14+00:00,[],None
469,https://github.com/rngadam/grid.git,2013-07-22 07:13:23+00:00,LOPHILO grid,0,rngadam/grid,11575011,Verilog,grid,996,0,2013-11-30 13:01:08+00:00,[],https://api.github.com/licenses/agpl-3.0
470,https://github.com/monajalal/fpga_mc.git,2013-08-07 09:13:38+00:00,Simple Monte Carlo on FPGA (Verilog),0,monajalal/fpga_mc,11945969,Verilog,fpga_mc,64,0,2016-09-15 16:45:19+00:00,[],None
471,https://github.com/sahil-iete/Internship.git,2013-07-17 15:55:54+00:00,work done during internship,0,sahil-iete/Internship,11480339,Verilog,Internship,112,0,2013-12-06 07:27:22+00:00,[],None
472,https://github.com/keritaf/coursework-microcontroller.git,2013-03-14 06:38:38+00:00,My coursework microcontroller project.,0,keritaf/coursework-microcontroller,8769699,Verilog,coursework-microcontroller,11744,0,2014-01-27 18:36:57+00:00,[],None
473,https://github.com/jointjo/DDP.git,2013-03-05 14:58:27+00:00,Diseño de Procesadores,1,jointjo/DDP,8582046,Verilog,DDP,136,0,2014-02-17 12:50:00+00:00,[],None
474,https://github.com/abraithwaite/STM32.git,2013-03-01 03:02:53+00:00,Arm Development on the STM32L (STM32L1) and STM32VL (STM32F1),0,abraithwaite/STM32,8493244,Verilog,STM32,12568,0,2021-05-06 09:11:14+00:00,[],None
475,https://github.com/dgrnbrg/nexys6-sample.git,2013-03-02 20:48:42+00:00,,0,dgrnbrg/nexys6-sample,8526809,Verilog,nexys6-sample,120,0,2014-03-14 10:24:00+00:00,[],None
476,https://github.com/brridder/ECE429-MIPS-Processor.git,2013-03-03 18:35:20+00:00,Class project for ECE429 Computer Architecture,0,brridder/ECE429-MIPS-Processor,8540481,Verilog,ECE429-MIPS-Processor,1120,0,2014-02-22 15:04:22+00:00,[],None
477,https://github.com/pkpio/Stopwatch.git,2012-12-12 14:57:25+00:00,A stop watch program on CPLD board. Just to know basics.,1,pkpio/Stopwatch,7131856,Verilog,Stopwatch,393,0,2013-10-16 17:23:18+00:00,[],None
478,https://github.com/player999/blur3x3verilog.git,2013-01-18 12:53:13+00:00,Verilog implementation of blur filter with 3x3 kernel,0,player999/blur3x3verilog,7686580,Verilog,blur3x3verilog,188,0,2013-10-16 15:09:17+00:00,[],None
479,https://github.com/grindars/rtl-emulator.git,2013-02-13 19:08:18+00:00,,0,grindars/rtl-emulator,8185620,Verilog,rtl-emulator,140,0,2021-12-31 13:38:13+00:00,[],None
480,https://github.com/cbl709/Dual-Core-System.git,2013-06-05 05:54:52+00:00,Power-PC  & FPGA dual-core system,3,cbl709/Dual-Core-System,10495947,Verilog,Dual-Core-System,256,0,2013-12-26 06:13:12+00:00,[],None
481,https://github.com/shtaxxx/jitter-clock.git,2012-11-01 09:15:15+00:00,Jitter clock signal generator for Verilog HDL simulations,0,shtaxxx/jitter-clock,6487104,Verilog,jitter-clock,108,0,2013-10-02 06:56:35+00:00,[],None
482,https://github.com/luis9151/Hi.git,2012-10-07 03:32:23+00:00,,0,luis9151/Hi,6109056,Verilog,Hi,92,0,2013-11-28 14:50:48+00:00,[],None
483,https://github.com/rushimg/EC551.git,2012-10-05 17:35:31+00:00,"Labs, HWs, projects for EC551",0,rushimg/EC551,6093982,Verilog,EC551,5620,0,2013-10-22 02:03:35+00:00,[],None
484,https://github.com/azyzio/RiskCalculationFPGA.git,2013-04-19 07:58:00+00:00,FPGA design for very fast Value at Risk calculation for Asian Options,0,azyzio/RiskCalculationFPGA,9540595,Verilog,RiskCalculationFPGA,7276,0,2013-04-25 12:43:26+00:00,[],None
485,https://github.com/alu0100454383/DP1213.git,2013-02-06 15:07:49+00:00,Repositorio para prácticas de Diseño de Procesadores,0,alu0100454383/DP1213,8053451,Verilog,DP1213,160,0,2014-02-06 10:00:05+00:00,[],None
486,https://github.com/ledyba/CheckPassword80.git,2012-08-11 01:03:43+00:00,VerilogHDLで全力でIBMホームページビルダーのパスワードを解析します。,0,ledyba/CheckPassword80,5376220,Verilog,CheckPassword80,98,0,2023-01-28 04:06:14+00:00,[],https://api.github.com/licenses/agpl-3.0
487,https://github.com/jheckey/AudioNet.git,2012-08-14 02:55:10+00:00,A low-level FPGA/FW based ethernet datagram system,0,jheckey/AudioNet,5407647,Verilog,AudioNet,19576,0,2013-09-29 12:24:39+00:00,[],None
488,https://github.com/niedzielski/dreamtangle_hdl.git,2012-12-09 01:29:30+00:00,USB driver hardware implementation.,0,niedzielski/dreamtangle_hdl,7074312,Verilog,dreamtangle_hdl,21480,0,2013-10-05 02:50:00+00:00,[],None
489,https://github.com/scutwengxinqian/orpsoc.git,2012-12-19 15:05:43+00:00,An OpenRISC based SoC platform. This work is based on git://openrisc.net/stefan/orpsoc,1,scutwengxinqian/orpsoc,7242328,Verilog,orpsoc,4145,0,2013-10-02 16:07:46+00:00,[],None
490,https://github.com/wontonst/astar-search-algorithm.git,2012-11-27 02:58:52+00:00,verilog implementation of the a* search algorithm,2,wontonst/astar-search-algorithm,6876561,Verilog,astar-search-algorithm,1905,0,2013-09-30 16:51:11+00:00,[],None
491,https://github.com/gregnazario/1942_arcade.git,2012-11-29 22:11:19+00:00,FPGA 1942 arcade game for 18-545 capstone project,0,gregnazario/1942_arcade,6929423,Verilog,1942_arcade,160,0,2020-05-27 01:59:43+00:00,[],None
492,https://github.com/stefanrauch/kvi_signalgen.git,2013-01-09 10:50:25+00:00,,0,stefanrauch/kvi_signalgen,7519429,Verilog,kvi_signalgen,4876,0,2013-12-03 09:35:59+00:00,[],None
493,https://github.com/redfern314/RFIDuino.git,2013-07-22 02:55:57+00:00,,0,redfern314/RFIDuino,11571685,Verilog,RFIDuino,132,0,2013-10-28 16:19:34+00:00,[],https://api.github.com/licenses/gpl-3.0
494,https://github.com/calissile/3bit-decoder.git,2013-04-27 21:52:40+00:00,a DECODER in Verilog with a 3-bit input dec[0 : 2] and 8 outputs,0,calissile/3bit-decoder,9721593,Verilog,3bit-decoder,132,0,2014-06-08 17:00:44+00:00,[],None
495,https://github.com/anayjoshi/enkel.git,2013-05-26 05:04:45+00:00,A simple toy processor written in verilog,0,anayjoshi/enkel,10293775,Verilog,enkel,3095,0,2014-01-11 20:25:17+00:00,[],None
496,https://github.com/khesui/CA_HW.git,2012-11-09 07:50:18+00:00,Computer Architecture HW#4,0,khesui/CA_HW,6610218,Verilog,CA_HW,260,0,2014-05-02 14:05:25+00:00,[],None
497,https://github.com/curtismulady/Spartan6_EthModule.git,2012-11-18 00:18:34+00:00,Ethernet Module for the Spartan6 FPGA on SP605 Dev Board,3,curtismulady/Spartan6_EthModule,6741769,Verilog,Spartan6_EthModule,128,0,2019-01-25 01:09:09+00:00,[],None
498,https://github.com/ChristinaSmith/mm705_v5.git,2012-11-26 21:30:18+00:00,retransmission implemented,1,ChristinaSmith/mm705_v5,6872843,Verilog,mm705_v5,14732,0,2013-09-30 16:40:38+00:00,[],None
499,https://github.com/h0nzZik/PV170-Audio.git,2013-01-04 07:47:30+00:00,My semestral project,0,h0nzZik/PV170-Audio,7436932,Verilog,PV170-Audio,348,0,2013-10-14 16:25:56+00:00,[],None
500,https://github.com/iloverei/embedded.git,2013-01-23 12:42:59+00:00,Embedded System Design,0,iloverei/embedded,7774415,Verilog,embedded,1336,0,2014-09-23 04:06:58+00:00,[],None
501,https://github.com/sora/ethout_tmp.git,2013-01-16 18:31:36+00:00,,0,sora/ethout_tmp,7651339,Verilog,ethout_tmp,9224,0,2014-04-21 18:24:03+00:00,[],None
502,https://github.com/jainil/uart.git,2013-04-07 09:26:08+00:00,Verilog UART,1,jainil/uart,9274368,Verilog,uart,108,0,2013-12-21 15:36:00+00:00,[],None
503,https://github.com/ChristinaSmith/mm705_v7.git,2013-04-07 21:01:08+00:00,"sender + receiver, no wire, all length messages supported + zero",0,ChristinaSmith/mm705_v7,9283163,Verilog,mm705_v7,14760,0,2013-12-21 15:05:54+00:00,[],None
504,https://github.com/nambur/cs552project.git,2013-04-02 21:04:12+00:00,cs 552 processor project,1,nambur/cs552project,9180223,Verilog,cs552project,30096,0,2014-04-17 01:27:53+00:00,[],None
505,https://github.com/jonnyy/mimari.git,2013-03-27 00:46:15+00:00,TURKEY,0,jonnyy/mimari,9043664,Verilog,mimari,648,0,2013-04-23 10:11:13+00:00,[],None
506,https://github.com/cglong/CS-3220-HW1.git,2013-01-26 05:55:53+00:00,,0,cglong/CS-3220-HW1,7834136,Verilog,CS-3220-HW1,216,0,2022-12-12 06:02:39+00:00,[],None
507,https://github.com/dannycyh/Danny381Module2.git,2013-03-06 19:31:46+00:00,,0,dannycyh/Danny381Module2,8611267,Verilog,Danny381Module2,30724,0,2013-10-11 06:04:52+00:00,[],None
508,https://github.com/chaimleib/MicIn.git,2013-03-10 19:33:44+00:00,Verilog code to interface via AC97 on the ML505 FPGA board from Xilinx,0,chaimleib/MicIn,8690273,Verilog,MicIn,2084,0,2014-08-14 15:09:19+00:00,[],None
509,https://github.com/msherman13/e4840_lab2.git,2013-02-28 05:16:13+00:00,Embedded Systems Lab 2,0,msherman13/e4840_lab2,8472376,Verilog,e4840_lab2,6900,0,2014-02-06 18:45:50+00:00,[],None
510,https://github.com/arikj/Project-CS220.git,2013-07-28 17:28:09+00:00,,0,arikj/Project-CS220,11723121,Verilog,Project-CS220,140,0,2014-01-23 06:49:53+00:00,[],None
511,https://github.com/devarshi150790/Project-CA2.git,2013-07-20 04:17:37+00:00,,0,devarshi150790/Project-CA2,11541895,Verilog,Project-CA2,144,0,2014-02-10 11:41:28+00:00,[],None
512,https://github.com/vrytikov/SystemVerilog_sandbox.git,2013-06-19 20:46:55+00:00,different SystemVerilog code snippets which might be interesting,0,vrytikov/SystemVerilog_sandbox,10805860,Verilog,SystemVerilog_sandbox,140,0,2014-04-18 08:20:07+00:00,[],None
513,https://github.com/lizhizhou/pannel.git,2013-08-11 13:01:54+00:00,pannel,0,lizhizhou/pannel,12035975,Verilog,pannel,252,0,2013-12-29 13:26:17+00:00,[],None
514,https://github.com/bencavins/24hr_clock.git,2013-05-01 19:21:52+00:00,,0,bencavins/24hr_clock,9798307,Verilog,24hr_clock,108,0,2013-10-19 15:00:13+00:00,[],None
515,https://github.com/sbeidas/vlsi_final_project.git,2013-04-24 04:35:21+00:00,,0,sbeidas/vlsi_final_project,9639473,Verilog,vlsi_final_project,296,0,2013-11-12 18:27:39+00:00,[],None
516,https://github.com/praveen-m/Project.git,2013-04-29 12:22:48+00:00,test ,0,praveen-m/Project,9747513,Verilog,Project,264,0,2014-03-24 10:53:21+00:00,[],None
517,https://github.com/auzyze/UVM-Learning-v1.0.git,2013-05-31 08:39:23+00:00,,1,auzyze/UVM-Learning-v1.0,10401057,Verilog,UVM-Learning-v1.0,136,0,2014-01-20 18:13:37+00:00,[],None
518,https://github.com/agyaglikci/Verilog.git,2013-06-08 06:15:33+00:00,Verilog code written for the Spartan3E FPGA board,0,agyaglikci/Verilog,10564641,Verilog,Verilog,188,0,2014-01-31 01:24:11+00:00,[],None
519,https://github.com/benzap/8bit-processor.git,2012-09-22 00:52:33+00:00,8bit processor written in verilog,0,benzap/8bit-processor,5909101,Verilog,8bit-processor,105,0,2014-04-22 17:05:49+00:00,[],None
520,https://github.com/kiarashplusplus/digital_death.git,2012-10-17 04:48:32+00:00,6.111 labs,0,kiarashplusplus/digital_death,6256227,Verilog,digital_death,78352,0,2014-01-10 12:48:46+00:00,[],None
521,https://github.com/DanielJWood/highcharts_tests.git,2013-07-22 21:32:32+00:00,Testing of my highcharts viz,0,DanielJWood/highcharts_tests,11593027,Verilog,highcharts_tests,148,0,2013-12-10 00:33:29+00:00,[],None
522,https://github.com/swarren/nclug-fpgas.git,2013-08-15 05:07:32+00:00,Files used during my Aug 2013 FPGA talk at http://nclug.org/,0,swarren/nclug-fpgas,12126867,Verilog,nclug-fpgas,120,0,2014-07-17 04:44:18+00:00,[],None
523,https://github.com/flexSD/flexSD.git,2013-01-22 03:11:19+00:00,A flexible control system experimentation platform.,0,flexSD/flexSD,7745183,Verilog,flexSD,81672,0,2013-11-20 23:29:09+00:00,[],None
524,https://github.com/cglong/CS-3220-HW2.git,2013-03-03 01:07:38+00:00,,0,cglong/CS-3220-HW2,8529849,Verilog,CS-3220-HW2,112,0,2022-12-12 06:02:57+00:00,[],None
525,https://github.com/chrismin1202/CS3220_GPU.git,2013-04-15 21:01:08+00:00,,1,chrismin1202/CS3220_GPU,9458132,Verilog,CS3220_GPU,27800,0,2014-02-08 01:35:12+00:00,[],None
526,https://github.com/simonque/duinocube-core.git,2013-04-26 21:54:20+00:00,An FPGA-based design for generating 2D video game graphics.,0,simonque/duinocube-core,9705033,Verilog,duinocube-core,1166,0,2014-06-12 03:49:18+00:00,[],https://api.github.com/licenses/lgpl-3.0
527,https://github.com/hellamps/bt656vga-de0.git,2012-10-22 08:49:41+00:00,Display ITU.BT656 stream on Terasic DE0 devboard,0,hellamps/bt656vga-de0,6331982,Verilog,bt656vga-de0,112,0,2019-01-27 07:27:50+00:00,[],None
528,https://github.com/fanchylee/2011-China-Electronics-Design-Contest-Code-for-the-E-problem.git,2012-04-07 17:21:04+00:00,,0,fanchylee/2011-China-Electronics-Design-Contest-Code-for-the-E-problem,3959275,Verilog,2011-China-Electronics-Design-Contest-Code-for-the-E-problem,4068,0,2013-09-19 20:53:09+00:00,[],None
529,https://github.com/rick2047/3-Bit-Serial-Sequence-detector.git,2012-04-09 10:37:04+00:00,Verilog Code and test bench of the module,1,rick2047/3-Bit-Serial-Sequence-detector,3970893,Verilog,3-Bit-Serial-Sequence-detector,108,0,2023-07-25 13:44:39+00:00,[],None
530,https://github.com/alexbudy/mips_processor.git,2013-01-05 23:16:25+00:00,semester project for cs 150 - components and design techniques for digital systems,0,alexbudy/mips_processor,7461253,Verilog,mips_processor,594,0,2023-07-25 13:47:02+00:00,[],None
531,https://github.com/jwbowman/ece520-project.git,2013-01-20 07:51:41+00:00,ECE 520 Final Project,1,jwbowman/ece520-project,7714017,Verilog,ece520-project,136,0,2013-09-30 09:32:24+00:00,[],None
532,https://github.com/asksharan/git_training.git,2013-08-23 05:20:17+00:00,,0,asksharan/git_training,12315207,Verilog,git_training,112,0,2013-08-23 06:13:42+00:00,[],None
533,https://github.com/IdleLogic/SparkFun_LCD16x2_Demo.git,2013-08-26 03:32:29+00:00,Hello World for DE0-Nano to SparkFun 16x2 LCD,0,IdleLogic/SparkFun_LCD16x2_Demo,12370583,Verilog,SparkFun_LCD16x2_Demo,128,0,2018-07-15 03:14:27+00:00,[],None
534,https://github.com/ptracton/sandbox.git,2012-02-21 05:01:50+00:00,Using this as a location to learn to use git ,0,ptracton/sandbox,3500935,Verilog,sandbox,100,0,2015-05-30 06:22:37+00:00,[],None
535,https://github.com/nekromant/rsensor.git,2012-11-27 17:15:43+00:00,Usonic range sensor model for Leonid.,1,nekromant/rsensor,6887565,Verilog,rsensor,112,0,2013-12-13 12:05:00+00:00,[],None
536,https://github.com/cglong/CS-3220-HW4.git,2013-02-20 18:46:40+00:00,,0,cglong/CS-3220-HW4,8319608,Verilog,CS-3220-HW4,12428,0,2022-12-12 06:02:19+00:00,[],None
537,https://github.com/silbak04/EECE6017C.git,2012-09-15 23:41:00+00:00,Embedded Systems,0,silbak04/EECE6017C,5825226,Verilog,EECE6017C,1740,0,2013-12-22 04:17:18+00:00,[],None
538,https://github.com/redfern314/MIPS-ALU.git,2012-10-29 23:52:08+00:00,Verilog code representing a MIPS-like ALU implementation,2,redfern314/MIPS-ALU,6449563,Verilog,MIPS-ALU,340,0,2013-10-06 22:20:22+00:00,[],None
539,https://github.com/RMKD/processor_sharing.git,2012-11-03 02:44:28+00:00,"an experiment in Verilog with the 16-bit LC3 architecture. I was thinking about multi-core processing and wanted to build something that would automatically balance the processing load from four input streams. I was inspired by a paper on “Neuro” Network-On-a-Chip by Thomas Ebi, Mohammad Al Faruque and Jörg Henkel.",2,RMKD/processor_sharing,6515712,Verilog,processor_sharing,2696,0,2013-12-04 07:28:31+00:00,[],None
540,https://github.com/cmurphy23/project.git,2013-02-27 19:27:59+00:00,Colin Murphy and Brian Freese's project,0,cmurphy23/project,8463513,Verilog,project,24636,0,2014-04-03 02:14:10+00:00,[],None
541,https://github.com/tweakoz/tozPU.git,2013-03-03 00:05:33+00:00,tweakpu : nano processor experiment in verilog ,0,tweakoz/tozPU,8529241,Verilog,tozPU,188,0,2014-04-09 01:00:11+00:00,[],None
542,https://github.com/kitlaan/mojo-ledsweep.git,2013-05-03 16:46:09+00:00,LED sweeper code for Mojo (from supplied example),0,kitlaan/mojo-ledsweep,9840258,Verilog,mojo-ledsweep,112,0,2013-10-28 19:57:31+00:00,[],None
543,https://github.com/lizhizhou/mse.git,2013-06-12 03:41:11+00:00,,0,lizhizhou/mse,10635755,Verilog,mse,1116,0,2014-03-20 07:29:41+00:00,[],None
544,https://github.com/lrank/verilog_examples.git,2013-06-05 07:35:27+00:00,This is a file for the very beginning of the verilog study.,0,lrank/verilog_examples,10497402,Verilog,verilog_examples,112,0,2014-09-09 11:10:35+00:00,[],None
545,https://github.com/bobchennan/OOXX_CPU.git,2013-06-05 12:41:35+00:00,mips32位CPU，不包扩浮点指令，五级流水结构（mips r2000/r3000），包括TLB，数据/指令 L1 cache,0,bobchennan/OOXX_CPU,10502208,Verilog,OOXX_CPU,78,0,2018-10-27 05:00:05+00:00,[],None
546,https://github.com/JPTrey/Pieces-for-10-bit-Processor.git,2013-04-10 18:42:03+00:00,,0,JPTrey/Pieces-for-10-bit-Processor,9353254,Verilog,Pieces-for-10-bit-Processor,132,0,2014-03-13 21:47:11+00:00,[],None
547,https://github.com/tommywagner/CPU.git,2013-04-11 23:08:04+00:00,Binaries,0,tommywagner/CPU,9382189,Verilog,CPU,132,0,2013-04-15 19:19:04+00:00,[],None
548,https://github.com/dmonopoly/morse-code-fpga.git,2013-04-12 23:14:11+00:00,,0,dmonopoly/morse-code-fpga,9405581,Verilog,morse-code-fpga,2056,0,2013-10-04 13:42:35+00:00,[],None
549,https://github.com/christianlego/legocar.git,2013-04-17 13:37:10+00:00,legocar,0,christianlego/legocar,9498324,Verilog,legocar,76256,0,2014-01-13 11:40:01+00:00,[],None
550,https://github.com/realn0whereman/TermProject7290.git,2013-03-04 23:37:56+00:00,,1,realn0whereman/TermProject7290,8567654,Verilog,TermProject7290,392,0,2014-05-17 13:37:08+00:00,[],None
551,https://github.com/peschuster/hdl-lab.git,2013-08-08 19:46:53+00:00,HDL Lab Repo,0,peschuster/hdl-lab,11985045,Verilog,hdl-lab,34687,0,2015-07-25 10:03:30+00:00,[],None
552,https://github.com/machinaut/lc3b.git,2013-07-30 06:17:14+00:00,verilog model of the LC-3b toy CPU,0,machinaut/lc3b,11758001,Verilog,lc3b,124,0,2013-10-29 16:52:35+00:00,[],None
553,https://github.com/rsavitski/local-DSD-2.git,2013-03-16 18:16:58+00:00,WIP remainders (simulation tb); not for public consumption.,0,rsavitski/local-DSD-2,8823267,Verilog,local-DSD-2,136,0,2014-12-01 00:12:36+00:00,[],None
554,https://github.com/lucaslt89/pipeline_vFiles.git,2013-03-29 22:31:06+00:00,Todos los archivos .v del pipeline,0,lucaslt89/pipeline_vFiles,9107849,Verilog,pipeline_vFiles,9792,0,2014-05-30 04:47:18+00:00,[],None
555,https://github.com/MartinRuan/fpga.git,2013-05-05 01:27:22+00:00,fpga study,0,MartinRuan/fpga,9862658,Verilog,fpga,128,0,2013-12-15 00:47:58+00:00,[],None
556,https://github.com/nyaxt/serialtest.git,2013-05-06 12:10:44+00:00,serial tx verilog test,0,nyaxt/serialtest,9885999,Verilog,serialtest,152,0,2013-10-29 00:23:21+00:00,[],None
557,https://github.com/kitlaan/mojo-empty.git,2013-05-03 14:53:06+00:00,Empty makefile project for Mojo development,0,kitlaan/mojo-empty,9838090,Verilog,mojo-empty,112,0,2013-10-10 23:47:06+00:00,[],None
558,https://github.com/gerow/multicycle-cpu.git,2013-03-13 03:31:00+00:00,A MIPS CPU for a school project.,0,gerow/multicycle-cpu,8744230,Verilog,multicycle-cpu,260,0,2014-09-09 09:12:09+00:00,[],None
559,https://github.com/hchunhui/mips-cpu.git,2013-07-08 03:30:20+00:00,MIPS Like CPU (Five Stage Pipeline),0,hchunhui/mips-cpu,11245072,Verilog,mips-cpu,1149,0,2013-10-29 13:11:42+00:00,[],None
560,https://github.com/gonzoua/verilog-experiments.git,2013-01-28 11:13:32+00:00,Experiments with FPGAs,0,gonzoua/verilog-experiments,7868324,Verilog,verilog-experiments,308,0,2013-10-20 10:11:18+00:00,[],None
561,https://github.com/maxmiaggi/city-traffic-control.git,2013-02-17 13:59:36+00:00,"This is the repository for my B.Tech final year project on ""Regulation and Control of City Traffic System using FPGA""",0,maxmiaggi/city-traffic-control,8251221,Verilog,city-traffic-control,94744,0,2017-08-09 18:15:50+00:00,[],None
562,https://github.com/Zubrum/JY-MCU-Verilog-Controller.git,2012-11-10 15:41:25+00:00,,0,Zubrum/JY-MCU-Verilog-Controller,6629062,Verilog,JY-MCU-Verilog-Controller,124,0,2013-12-10 10:44:52+00:00,[],None
563,https://github.com/ks07/Courseworks.git,2012-10-23 14:09:06+00:00,All The Courseworks,0,ks07/Courseworks,6353346,Verilog,Courseworks,56897,0,2018-10-18 23:02:34+00:00,[],None
564,https://github.com/matthewcarr/systems-project-verilog.git,2012-09-25 15:36:49+00:00,,0,matthewcarr/systems-project-verilog,5952222,Verilog,systems-project-verilog,44924,0,2023-01-28 17:53:46+00:00,[],None
565,https://github.com/fortylines/eseg.git,2012-09-03 21:25:34+00:00,Sample verilog project,0,fortylines/eseg,5664271,Verilog,eseg,104,0,2013-10-04 10:52:09+00:00,[],None
566,https://github.com/wonjsohn/autoscript.git,2013-03-09 00:08:11+00:00,,0,wonjsohn/autoscript,8662489,Verilog,autoscript,1116,0,2013-11-01 11:27:21+00:00,[],None
567,https://github.com/aurabindo/aura-soc.git,2013-01-22 06:34:53+00:00,My academic main project,0,aurabindo/aura-soc,7747354,Verilog,aura-soc,8464,0,2013-10-16 09:22:27+00:00,[],None
568,https://github.com/jnwng/141L.git,2013-02-03 03:22:35+00:00,141L Winter 2013 quarter code work.,0,jnwng/141L,7985816,Verilog,141L,18974,0,2014-04-14 00:19:56+00:00,[],None
569,https://github.com/ethanmys/ponggame.git,2013-03-24 17:58:39+00:00,pong game using verilog language and vga connection ,0,ethanmys/ponggame,8990397,Verilog,ponggame,43948,0,2013-03-31 21:05:24+00:00,[],None
570,https://github.com/rAm1n/verilog-hw.git,2013-07-16 17:21:32+00:00,,0,rAm1n/verilog-hw,11455462,Verilog,verilog-hw,112,0,2014-01-20 14:34:06+00:00,[],https://api.github.com/licenses/mit
571,https://github.com/anirudhSK/hardware-aqm.git,2013-07-16 23:06:36+00:00,Verilog implementation of AQM schemes,0,anirudhSK/hardware-aqm,11462379,Verilog,hardware-aqm,144,0,2014-05-05 01:43:23+00:00,[],None
572,https://github.com/byingyang/mojo-base.git,2013-04-25 17:45:12+00:00,boilerplate project for the mojo fpga dev board,0,byingyang/mojo-base,9677668,Verilog,mojo-base,328,0,2014-02-26 03:04:42+00:00,[],None
573,https://github.com/chaimleib/UARTnumEcho.git,2013-05-02 01:08:54+00:00,Send ascending binary numbers over UART,0,chaimleib/UARTnumEcho,9803323,Verilog,UARTnumEcho,2876,0,2015-12-27 05:09:54+00:00,[],None
574,https://github.com/chaimleib/dviDemo.git,2013-04-17 12:12:37+00:00,Display colored rects on DVI output,0,chaimleib/dviDemo,9496665,Verilog,dviDemo,1304,0,2015-12-27 05:16:36+00:00,[],None
575,https://github.com/k-mats/Mojo-Test-Project.git,2013-05-19 17:17:11+00:00,,0,k-mats/Mojo-Test-Project,10158680,Verilog,Mojo-Test-Project,208,0,2013-12-22 13:26:16+00:00,[],None
576,https://github.com/kazuochi/Single-Cycle-CPU.git,2013-02-20 07:06:37+00:00,,0,kazuochi/Single-Cycle-CPU,8308043,Verilog,Single-Cycle-CPU,272,0,2013-09-29 08:26:47+00:00,[],None
577,https://github.com/itiut/FPGA-cpu.git,2013-01-14 21:55:53+00:00,A microprocessor for IA-32z running on FPGA,0,itiut/FPGA-cpu,7613491,Verilog,FPGA-cpu,2188,0,2013-01-15 06:44:45+00:00,[],None
578,https://github.com/franklin373/hello_mini_soc.git,2013-06-09 03:43:00+00:00,,0,franklin373/hello_mini_soc,10577957,Verilog,hello_mini_soc,1336,0,2013-10-31 09:37:55+00:00,[],None
579,https://github.com/pkpio/SIRC_HW_Xilinx_ML605_Software_PUF.git,2013-06-17 16:36:45+00:00,"Implementation of SIRC, hardware end code for a Xilinx virtex 6 ML605 device. This project is made to work with a software PUF. i.e., A software module implementation of PUF behaviour. PUF - Physically Unclonable Function.",1,pkpio/SIRC_HW_Xilinx_ML605_Software_PUF,10741912,Verilog,SIRC_HW_Xilinx_ML605_Software_PUF,9644,0,2014-02-16 23:59:59+00:00,[],None
580,https://github.com/Zubrum/UART-Verilog.git,2012-11-17 17:44:02+00:00,,0,Zubrum/UART-Verilog,6737924,Verilog,UART-Verilog,112,0,2013-10-03 00:12:07+00:00,[],None
581,https://github.com/lmqlrj/su51e8gf.git,2012-11-04 09:51:07+00:00,verilog project,0,lmqlrj/su51e8gf,6529379,Verilog,su51e8gf,232,0,2013-11-04 06:01:04+00:00,[],None
582,https://github.com/hastech78/mygit.git,2012-08-29 12:36:19+00:00,,0,hastech78/mygit,5600274,Verilog,mygit,104,0,2013-10-21 17:13:22+00:00,[],None
583,https://github.com/ChristinaSmith/mm705_v6.git,2012-12-07 15:07:51+00:00,"Sender + GMAC, no receiver",0,ChristinaSmith/mm705_v6,7054981,Verilog,mm705_v6,14772,0,2014-06-21 20:26:10+00:00,[],None
584,https://github.com/Spkordell/FPGAANN.git,2012-10-20 18:33:43+00:00,,0,Spkordell/FPGAANN,6312323,Verilog,FPGAANN,2136,0,2013-01-12 18:32:09+00:00,[],None
585,https://github.com/Daryl-Gan/WB_Project.git,2012-10-28 22:51:02+00:00,Final Project for Processor,1,Daryl-Gan/WB_Project,6433047,Verilog,WB_Project,3074,0,2014-01-23 10:40:09+00:00,[],None
586,https://github.com/UltraCoderRU/Arkanoid2PDE1.git,2012-05-21 16:47:12+00:00,Arkanoid-like multiplayer video game written in Verilog for Altera DE1 board.,0,UltraCoderRU/Arkanoid2PDE1,4395844,Verilog,Arkanoid2PDE1,15720,0,2023-01-28 07:16:18+00:00,[],https://api.github.com/licenses/unlicense
587,https://github.com/ledyba/TD4_for_VerilogHDL.git,2012-07-01 04:53:50+00:00,Toriaezu Dousa surudakeno 4bit CPU implemented in VerilogHDL,0,ledyba/TD4_for_VerilogHDL,4847981,Verilog,TD4_for_VerilogHDL,119,0,2023-01-28 04:06:05+00:00,[],https://api.github.com/licenses/agpl-3.0
588,https://github.com/rattboi/0xBEEFA55.git,2013-06-10 04:11:18+00:00,,5,rattboi/0xBEEFA55,10593461,Verilog,0xBEEFA55,6220,0,2013-06-14 18:34:38+00:00,[],None
589,https://github.com/chenyushe/FYP2013.git,2013-06-18 12:51:49+00:00,Final Year Project 2013 - SDRAM Memory Refresh Control,0,chenyushe/FYP2013,10763219,Verilog,FYP2013,1532,0,2013-10-18 08:49:13+00:00,[],None
590,https://github.com/ottocode/archives.git,2013-07-12 03:17:20+00:00,"A place to put old repositories that I don't want to delete, but will rarely reference.",0,ottocode/archives,11359332,Verilog,archives,79276,0,2015-05-13 03:55:32+00:00,[],None
591,https://github.com/ddle/ECE540EmbeddedSystem.git,2012-10-10 22:02:08+00:00,projects repository,1,ddle/ECE540EmbeddedSystem,6165155,Verilog,ECE540EmbeddedSystem,19712,0,2014-05-07 13:53:47+00:00,[],None
592,https://github.com/samxue/test.git,2013-03-16 23:01:21+00:00,try git command,0,samxue/test,8826807,Verilog,test,108,0,2013-10-10 19:27:23+00:00,[],None
593,https://github.com/Proto-Nova/eece444-video-card.git,2013-03-25 03:35:03+00:00,This repo is for a class project in which a partner and I creating a video card from a Lattic CPLD,1,Proto-Nova/eece444-video-card,8998144,Verilog,eece444-video-card,32476,0,2013-09-06 19:20:51+00:00,[],None
594,https://github.com/DayUpWoniu/UHD_FPGA_ML605.git,2013-01-28 01:54:42+00:00,,0,DayUpWoniu/UHD_FPGA_ML605,7861300,Verilog,UHD_FPGA_ML605,3782,0,2014-02-10 00:19:10+00:00,[],None
595,https://github.com/DayUpWoniu/uhd_examples.git,2013-01-28 01:56:41+00:00,Out of tree examples to help people with USRP Verilog Development,0,DayUpWoniu/uhd_examples,7861326,Verilog,uhd_examples,4529,0,2014-03-31 02:44:04+00:00,[],None
596,https://github.com/boncul/Say_Lab.git,2013-01-01 18:18:31+00:00,Sayısal Tasarım Laboratuvarı,0,boncul/Say_Lab,7397678,Verilog,Say_Lab,108,0,2014-06-04 11:39:21+00:00,[],None
597,https://github.com/DayUpWoniu/orpsoc_xupv5.git,2013-01-27 14:14:15+00:00,XUPv5 port of the ORPSoC,0,DayUpWoniu/orpsoc_xupv5,7852956,Verilog,orpsoc_xupv5,3303,0,2014-05-31 18:20:19+00:00,[],None
598,https://github.com/justocb/Source.git,2013-04-26 08:05:57+00:00,Source code,0,justocb/Source,9690407,Verilog,Source,128,0,2014-12-21 21:11:40+00:00,[],None
599,https://github.com/calissile/statemachine-reducestate.git,2013-04-27 22:10:57+00:00,reduce state optimization,0,calissile/statemachine-reducestate,9721813,Verilog,statemachine-reducestate,104,0,2014-06-08 17:00:44+00:00,[],None
600,https://github.com/zhaojinghua/checkpoint1_sent.git,2013-05-20 21:26:45+00:00,,0,zhaojinghua/checkpoint1_sent,10182309,Verilog,checkpoint1_sent,240,0,2014-03-23 23:35:18+00:00,[],None
601,https://github.com/dggetsii/Verilog.git,2012-11-06 20:20:30+00:00,,0,dggetsii/Verilog,6568770,Verilog,Verilog,916,0,2013-10-17 22:39:12+00:00,[],None
602,https://github.com/ethanmys/FIFO-Verilog.git,2012-12-19 18:43:25+00:00,"First In, First Out written in Verilog",1,ethanmys/FIFO-Verilog,7245475,Verilog,FIFO-Verilog,92,0,2019-01-03 22:22:31+00:00,[],None
603,https://github.com/ghandel/CS_552_Project.git,2013-03-10 01:35:52+00:00,Project repo for CS 552 Project,1,ghandel/CS_552_Project,8679028,Verilog,CS_552_Project,280,0,2014-06-23 02:09:50+00:00,[],None
604,https://github.com/cbl709/cores-switch.git,2013-03-07 07:28:39+00:00,,0,cbl709/cores-switch,8622191,Verilog,cores-switch,1064,0,2014-04-15 13:41:59+00:00,[],None
605,https://github.com/chaimleib/dviText.git,2013-04-23 22:25:10+00:00,gpu with hw-accelerated text,0,chaimleib/dviText,9634641,Verilog,dviText,1308,0,2014-08-14 15:09:09+00:00,[],None
606,https://github.com/chessami92/ceen3100-microprocessor.git,2012-09-05 02:56:19+00:00,,0,chessami92/ceen3100-microprocessor,5681726,Verilog,ceen3100-microprocessor,252,0,2013-09-21 00:56:46+00:00,[],None
607,https://github.com/normansaez/SD-stopwatch.git,2012-09-11 01:36:28+00:00,stopwatch verilog,1,normansaez/SD-stopwatch,5758397,Verilog,SD-stopwatch,366,0,2013-12-07 13:28:12+00:00,[],None
608,https://github.com/mcooganj/vimHelpers.git,2012-10-03 07:36:41+00:00,,0,mcooganj/vimHelpers,6056795,Verilog,vimHelpers,108,0,2013-10-15 10:10:55+00:00,[],None
609,https://github.com/rcastle/verilog_lfsr.git,2012-09-28 09:05:59+00:00,"LFSR, Verilog implementation.",0,rcastle/verilog_lfsr,5994971,Verilog,verilog_lfsr,96,0,2014-01-16 03:34:13+00:00,[],https://api.github.com/licenses/bsd-3-clause
610,https://github.com/ChristinaSmith/mm705_v3.git,2012-11-08 19:01:22+00:00,mm705 + Sender + Receiver (16B aligned data lengths),1,ChristinaSmith/mm705_v3,6601499,Verilog,mm705_v3,2843,0,2013-10-19 17:52:11+00:00,[],None
611,https://github.com/anurag6892/MIPS_GF2.git,2013-01-02 04:03:46+00:00,32-bit MIPS processor with GF2 modules added as custom inctructions,0,anurag6892/MIPS_GF2,7402127,Verilog,MIPS_GF2,388,0,2014-01-09 23:31:32+00:00,[],None
612,https://github.com/strokyl/insasheep.git,2012-12-13 18:04:26+00:00,,1,strokyl/insasheep,7152766,Verilog,insasheep,73033,0,2013-10-31 03:34:29+00:00,[],None
613,https://github.com/Spectatr/Verilog_Microprocessor_Design.git,2012-12-15 03:05:58+00:00,VonNeumann three-address stored program computer architecture,1,Spectatr/Verilog_Microprocessor_Design,7175243,Verilog,Verilog_Microprocessor_Design,104,0,2017-06-01 15:24:59+00:00,[],None
614,https://github.com/pg1770/verilog-pong-game.git,2013-02-26 16:25:53+00:00,Pong game on an FPGA in Verilog.,4,pg1770/verilog-pong-game,8436621,Verilog,verilog-pong-game,1869,0,2021-02-27 20:33:13+00:00,[],None
615,https://github.com/TechplexEngineer/ECE275.git,2012-11-30 05:26:02+00:00,ECE 275 Labs,0,TechplexEngineer/ECE275,6933907,Verilog,ECE275,148,0,2015-12-09 13:25:35+00:00,[],None
616,https://github.com/starbops/fpga_final_project.git,2012-06-13 16:20:56+00:00,Hit Flying Disc,0,starbops/fpga_final_project,4653210,Verilog,fpga_final_project,108,0,2013-08-24 04:46:54+00:00,[],None
617,https://github.com/skmp/hsgr-vga_out.git,2013-06-11 20:25:13+00:00,,0,skmp/hsgr-vga_out,10630161,Verilog,hsgr-vga_out,116,0,2021-12-22 16:02:45+00:00,[],
618,https://github.com/cslotterback/MIPS_Single_Cycle_architecture.git,2013-07-22 03:05:42+00:00,A sample architecture of a MIPS single cycle processor,0,cslotterback/MIPS_Single_Cycle_architecture,11571827,Verilog,MIPS_Single_Cycle_architecture,128,0,2021-03-26 14:09:25+00:00,[],None
619,https://github.com/aurabindo/aura-vespa.git,2013-06-09 09:27:28+00:00,"Implementation of Vespa processor, with some extra features",0,aurabindo/aura-vespa,10581130,Verilog,aura-vespa,104,0,2013-10-29 13:39:40+00:00,[],None
620,https://github.com/ledyba/ProjectEular_in_Verilog.git,2013-07-25 02:06:44+00:00,VerilogでProjectEularするよ！http://projecteuler.net/,0,ledyba/ProjectEular_in_Verilog,11649754,Verilog,ProjectEular_in_Verilog,30,0,2023-01-28 04:06:15+00:00,[],https://api.github.com/licenses/agpl-3.0
621,https://github.com/dnadlinger/spartan-breakout.git,2013-05-17 13:02:01+00:00,,0,dnadlinger/spartan-breakout,10123407,Verilog,spartan-breakout,248,0,2013-10-13 12:47:05+00:00,[],None
622,https://github.com/calissile/electronic-toll-design.git,2013-04-27 22:03:33+00:00,State Machine,0,calissile/electronic-toll-design,9721721,Verilog,electronic-toll-design,116,0,2014-06-08 17:00:44+00:00,[],None
623,https://github.com/dwatow/NCKU_VLSI.git,2013-05-21 05:24:40+00:00,,0,dwatow/NCKU_VLSI,10188507,Verilog,NCKU_VLSI,164,0,2022-09-15 05:38:20+00:00,[],None
624,https://github.com/wakahiu/MIPS_Processor.git,2013-01-22 07:33:40+00:00,MIPS CPU and GPU,3,wakahiu/MIPS_Processor,7748054,Verilog,MIPS_Processor,249,0,2014-05-03 23:58:09+00:00,[],None
625,https://github.com/natsutan/lifegame.git,2013-04-25 14:57:00+00:00,,0,natsutan/lifegame,9674280,Verilog,lifegame,112,0,2014-01-10 23:00:44+00:00,[],None
626,https://github.com/kalpataru/Rijndael_S-box_by_logic.git,2013-05-02 19:09:27+00:00,,1,kalpataru/Rijndael_S-box_by_logic,9820625,Verilog,Rijndael_S-box_by_logic,112,0,2014-02-03 12:29:26+00:00,[],None
627,https://github.com/makotoshimazu/exp-processor.git,2013-07-15 06:13:09+00:00,B3の後期実験、「マイクロプロセッサの設計と実装」の課題で作ったもの。,3,makotoshimazu/exp-processor,11416146,Verilog,exp-processor,204912,0,2014-04-22 01:34:51+00:00,[],None
628,https://github.com/udif/life.git,2013-07-21 00:15:15+00:00,My submission to the 2012 Open 7400 Competition,0,udif/life,11554917,Verilog,life,168,0,2013-11-05 10:57:01+00:00,[],None
629,https://github.com/dcblack/sv_clippings.git,2013-07-29 11:23:08+00:00,,0,dcblack/sv_clippings,11737936,Verilog,sv_clippings,4,0,2013-10-27 01:42:09+00:00,[],None
630,https://github.com/sirchuckalot/orpsoc.git,2013-08-14 17:29:05+00:00,ORPSoC fork (from git://openrisc.net/stefan/orpsoc),0,sirchuckalot/orpsoc,12114983,Verilog,orpsoc,4068,0,2013-12-10 08:02:55+00:00,[],None
631,https://github.com/yuhao/hw-webkit.git,2013-08-08 19:30:43+00:00,Hardware design of key webkit functionalities,0,yuhao/hw-webkit,11984681,Verilog,hw-webkit,172,0,2013-12-07 12:17:42+00:00,[],None
632,https://github.com/eel/cse-hardware-lab3.git,2012-05-04 21:23:53+00:00,Lab 3 for Advanced Hardware Systems Design,0,eel/cse-hardware-lab3,4229294,Verilog,cse-hardware-lab3,128,0,2014-11-19 05:15:31+00:00,[],None
633,https://github.com/jeras/zbus.git,2012-09-12 19:15:58+00:00,symmetric low resource bus,0,jeras/zbus,5784617,Verilog,zbus,108,0,2014-03-23 23:14:16+00:00,[],None
634,https://github.com/tdickman/uc-embedded-systems.git,2012-09-26 13:19:38+00:00,,0,tdickman/uc-embedded-systems,5966057,Verilog,uc-embedded-systems,1340,0,2013-10-20 10:23:43+00:00,[],None
635,https://github.com/mizutomo/Verilog-Study.git,2013-08-21 21:00:24+00:00,,0,mizutomo/Verilog-Study,12281392,Verilog,Verilog-Study,116,0,2013-12-03 23:29:18+00:00,[],None
636,https://github.com/Ductapemaster/flexSD.git,2013-01-15 03:00:50+00:00,"Open source, flexible signal processing platform based on sigma delta processing techniques",0,Ductapemaster/flexSD,7617526,Verilog,flexSD,1474,0,2014-01-23 12:39:46+00:00,[],None
637,https://github.com/s-gv/openmsp430-hello-world.git,2012-11-07 07:57:22+00:00,openMSP430 Hello world (verilog+code),0,s-gv/openmsp430-hello-world,6575744,Verilog,openmsp430-hello-world,204,0,2016-01-20 14:12:01+00:00,[],None
638,https://github.com/dmanatunga/cs7290-core.git,2013-02-21 20:40:58+00:00,,0,dmanatunga/cs7290-core,8343559,Verilog,cs7290-core,584,0,2013-11-04 02:19:53+00:00,[],None
639,https://github.com/ams2378/fix_parser.git,2013-02-10 03:00:01+00:00,,0,ams2378/fix_parser,8118375,Verilog,fix_parser,32612,0,2014-05-13 03:00:09+00:00,[],None
640,https://github.com/xhacker/computer-organization-labs.git,2013-04-08 02:41:37+00:00,Labs for Computer Organization course,0,xhacker/computer-organization-labs,9287231,Verilog,computer-organization-labs,458,0,2013-11-28 07:06:46+00:00,[],None
641,https://github.com/jmtatsch/legocar.git,2013-04-20 11:28:07+00:00,,0,jmtatsch/legocar,9563108,Verilog,legocar,66692,0,2014-09-29 12:27:31+00:00,[],None
