// Seed: 3334148098
module module_0 (
    input  supply1 id_0,
    output supply0 id_1,
    input  supply0 id_2
);
  wire id_4 = id_0;
  tri0 id_5 = -1'b0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output logic id_5,
    input wire id_6,
    input uwire id_7,
    output supply0 id_8,
    output wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wor id_13,
    output wire id_14,
    input tri id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri1 id_19,
    output supply1 id_20,
    output wor id_21,
    output uwire id_22,
    input tri1 id_23
);
  assign id_20 = -1'b0;
  wire id_25;
  wire id_26;
  assign id_10 = id_2 == -1;
  parameter id_27 = "";
  module_0 modCall_1 (
      id_0,
      id_11,
      id_6
  );
  assign modCall_1.id_2 = 0;
  always @(negedge 1 or 'b0) id_5 <= id_1;
  assign id_8 = -1;
endmodule
