Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 24 12:06:36 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Try_timing_summary_routed.rpt -rpx Try_timing_summary_routed.rpx -warn_on_violation
| Design       : Try
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.025        0.000                      0                   43        0.264        0.000                      0                   43        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                6.025        0.000                      0                   43        0.264        0.000                      0                   43        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        6.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.217%)  route 2.778ns (79.783%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.930     8.641    count[20]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.858    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.217%)  route 2.778ns (79.783%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.930     8.641    count[20]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.858    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.217%)  route 2.778ns (79.783%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.930     8.641    count[20]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.858    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.704ns (20.217%)  route 2.778ns (79.783%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.930     8.641    count[20]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.858    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.704ns (21.054%)  route 2.640ns (78.946%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.792     8.502    count[20]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.859    mclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.667    count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.704ns (21.054%)  route 2.640ns (78.946%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.792     8.502    count[20]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.859    mclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.667    count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.704ns (21.054%)  route 2.640ns (78.946%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.792     8.502    count[20]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.859    mclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.667    count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.704ns (21.054%)  route 2.640ns (78.946%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.792     8.502    count[20]_i_1_n_0
    SLICE_X65Y18         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.512    14.859    mclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.272    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y18         FDRE (Setup_fdre_C_R)       -0.429    14.667    count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.969%)  route 2.500ns (78.031%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.653     8.363    count[20]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.863    mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.272    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.671    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.704ns (21.969%)  route 2.500ns (78.031%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.158    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     5.614 f  count_reg[8]/Q
                         net (fo=6, routed)           0.971     6.586    count_reg_n_0_[8]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.710 f  count[20]_i_4/O
                         net (fo=1, routed)           0.877     7.586    count[20]_i_4_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124     7.710 r  count[20]_i_1/O
                         net (fo=21, routed)          0.653     8.363    count[20]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.863    mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.272    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.671    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.479    mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  count_reg[4]/Q
                         net (fo=4, routed)           0.120     1.741    count_reg_n_0_[4]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    data0[4]
    SLICE_X65Y15         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.993    mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.584    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.478    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count_reg[8]/Q
                         net (fo=6, routed)           0.120     1.740    count_reg_n_0_[8]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    data0[8]
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.992    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.583    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.659%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.476    mclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[16]/Q
                         net (fo=4, routed)           0.130     1.747    count_reg_n_0_[16]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    data0[16]
    SLICE_X65Y18         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.990    mclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.581    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.477    mclk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[12]/Q
                         net (fo=5, routed)           0.132     1.751    count_reg_n_0_[12]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    data0[12]
    SLICE_X65Y17         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.991    mclk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.475    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[20]/Q
                         net (fo=4, routed)           0.132     1.749    count_reg_n_0_[20]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  count_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.857    data0[20]
    SLICE_X65Y19         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.989    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.478    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count_reg[5]/Q
                         net (fo=3, routed)           0.126     1.745    count_reg_n_0_[5]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    data0[5]
    SLICE_X65Y16         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.992    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.583    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.478    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count_reg[7]/Q
                         net (fo=4, routed)           0.133     1.752    count_reg_n_0_[7]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    data0[7]
    SLICE_X65Y16         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.992    mclk_IBUF_BUFG
    SLICE_X65Y16         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.583    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.479    mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  count_reg[3]/Q
                         net (fo=4, routed)           0.133     1.753    count_reg_n_0_[3]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    data0[3]
    SLICE_X65Y15         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.993    mclk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.584    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.066%)  route 0.137ns (34.934%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.475    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[17]/Q
                         net (fo=5, routed)           0.137     1.754    count_reg_n_0_[17]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.869    data0[17]
    SLICE_X65Y19         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.989    mclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.256ns (64.726%)  route 0.140ns (35.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.477    mclk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[9]/Q
                         net (fo=5, routed)           0.140     1.758    count_reg_n_0_[9]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    data0[9]
    SLICE_X65Y17         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.991    mclk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18    control_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18    control_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18    control_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18    control_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18    control_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19    count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19    count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19    count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19    count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20    servo0_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18    count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18    count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18    count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18    control_reg[10]/C



