<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Export">
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
        <Message>
            <ID>52281053</ID>
            <Severity>256</Severity>
            <Dynamic>CLKOP</Dynamic>
            <Dynamic>pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
        </Message>
        <Message>
            <ID>52281053</ID>
            <Severity>256</Severity>
            <Dynamic>CLKOS</Dynamic>
            <Dynamic>pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_103</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_104</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_105</Dynamic>
        </Message>
        <Message>
            <ID>51011063</ID>
            <Severity>16</Severity>
            <Dynamic>cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_106</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>TDO</Dynamic>
        </Message>
    </Task>
    <Task name="Synthesis">
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/pll0/1.7.0/rtl/pll0.v(11): </Dynamic>
            <Dynamic>pll0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/pll0/1.7.0/rtl/pll0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/pll0/1.7.0/rtl/pll0.v(161): </Dynamic>
            <Dynamic>pll0_ipgen_lscc_pll(FVCO=1512.0,CLKI_FREQ=18.0,CLKOP_FREQ_ACTUAL=108.0,CLKOS_FREQ_ACTUAL=18.0,CLKOS_EN=1,PLL_RST=1,LOCK_EN=1,FBCLK_DIVIDER_ACTUAL_STR=&quot;6&quot;,DIVOP_ACTUAL_STR=&quot;13&quot;,DIVOS_ACTUAL_STR=&quot;83&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_ACTUAL_STR=&quot;7&quot;,SSC_N_CODE_STR=&quot;0b000000110&quot;,DELA=&quot;13&quot;,DELB=&quot;83&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/pll0/1.7.0/rtl/pll0.v</Navigation>
            <Navigation>161</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(4201): </Dynamic>
            <Dynamic>PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;13&quot;,DELB=&quot;83&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;13&quot;,DIVB=&quot;83&quot;,DIVC=&quot;7&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_INTEGER_MODE=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00000000&quot;,FBK_MMD_DIG=&quot;6&quot;,FBK_MMD_PULS_CTL=&quot;0b0001&quot;,IPI_CMP=&quot;0   ....   I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,SEL_FBK=&quot;FBKCLK0&quot;,DIV_DEL=72'b01100000110001000110000001100000011000000110001001100010011000000110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>4201</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11): </Dynamic>
            <Dynamic>ahbl0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(6094): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=2,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S0_M_PRIO_IDX=1'b1,S0_MAX_BURST_SIZE=0,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S1_M_PRIO_IDX=1'b1,S1_MAX_BURST_SIZE=0,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010   ....   0000000000,S30_M_PRIO_IDX=1'b1,S30_MAX_BURST_SIZE=0,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000,S31_M_PRIO_IDX=1'b1,S31_MAX_BURST_SIZE=0)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>6094</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(2113): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_bus(TOTAL_SLAVE_CNT=2,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b0110000000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>2113</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(3541): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder(TOTAL_SLAVE_CNT=2,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b010000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b010000000000000,S1_ADDR_RANGE=256'b010000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b011000   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>3541</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4249): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b0,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>4249</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4319): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>4319</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4249): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b010000000000000,ADDR_RANGE=256'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>4249</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4319): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_decoder_comp(BASE_ADDR=32'b010000000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>4319</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5222): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_multiplexor(TOTAL_SLAVE_CNT=2)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>5222</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4422): </Dynamic>
            <Dynamic>ahbl0_ipgen_lscc_ahbl_default_slv</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v</Navigation>
            <Navigation>4422</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(11): </Dynamic>
            <Dynamic>cpu0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(10039): </Dynamic>
            <Dynamic>JTAGH19(IP_ENABLE_VAL=&quot;0x04000&quot;,HUB_14=&quot;0b1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>10039</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9914): </Dynamic>
            <Dynamic>DCC(DCCEN=&quot;1&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>9914</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(0): </Dynamic>
            <Dynamic>'**'</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TMS</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TCK</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>TDI</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v(11): </Dynamic>
            <Dynamic>sysmem0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v(7608): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_sys_mem(ADDR_DEPTH=8192,REGMODE_S0=&quot;reg&quot;,REGMODE_S1=&quot;reg&quot;,RESET_MODE_S0=&quot;sync&quot;,RESET_MODE_S1=&quot;sync&quot;,BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,S0_END_ADDR=32767,S1_END_ADDR=32767,INIT_FILE_FORMAT=&quot;none&quot;,FAMILY=&quot;LIFCL&quot;,MEM_SIZE=&quot;32,8192&quot;,MEM_ID=&quot;sysmem0&quot;,INIT_VALUE_00=&quot;0&quot;,INIT_VALUE_01=&quot;0&quot;,INIT_VALUE_02=&quot;0&quot;,INIT_VA   ....   0&quot;,INIT_VALUE_77=&quot;0&quot;,INIT_VALUE_78=&quot;0&quot;,INIT_VALUE_79=&quot;0&quot;,INIT_VALUE_7A=&quot;0&quot;,INIT_VALUE_7B=&quot;0&quot;,INIT_VALUE_7C=&quot;0&quot;,INIT_VALUE_7D=&quot;0&quot;,INIT_VALUE_7E=&quot;0&quot;,INIT_VALUE_7F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v</Navigation>
            <Navigation>7608</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v(502): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_ahblmem_slave(ADDR_DEPTH=8192,REG_MODE=&quot;reg&quot;,END_ADDR=32767)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v</Navigation>
            <Navigation>502</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v(3351): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_mem(ADDR_DEPTH=8192,MEM_REGMODE_A=&quot;reg&quot;,MEM_REGMODE_B=&quot;reg&quot;,RESET_MODE_S0=&quot;sync&quot;,RESET_MODE_S1=&quot;sync&quot;,BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,UNALIGNED_ACCESS_ENABLE=1'b0,INIT_FILE_FORMAT=&quot;none&quot;,FAMILY=&quot;LIFCL&quot;,MEM_SIZE=&quot;32,8192&quot;,MEM_ID=&quot;sysmem0&quot;,INIT_VALUE_00=&quot;0&quot;,INIT_VALUE_01=&quot;0&quot;,INIT_VALUE_02=&quot;0&quot;,INIT_VALUE_0   ....   0&quot;,INIT_VALUE_77=&quot;0&quot;,INIT_VALUE_78=&quot;0&quot;,INIT_VALUE_79=&quot;0&quot;,INIT_VALUE_7A=&quot;0&quot;,INIT_VALUE_7B=&quot;0&quot;,INIT_VALUE_7C=&quot;0&quot;,INIT_VALUE_7D=&quot;0&quot;,INIT_VALUE_7E=&quot;0&quot;,INIT_VALUE_7F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v</Navigation>
            <Navigation>3351</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(57): </Dynamic>
            <Dynamic>lscc_ram_dp_true(FAMILY=&quot;LIFCL&quot;,ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,GSR=&quot;&quot;,INIT_FILE_FORMAT=&quot;none&quot;,BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_ENABLE_B=1,BYTE_SIZE_B=8,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,INIT_VALUE_00=&quot;0&quot;,INIT_VALUE_01=&quot;0&quot;,INIT_VALUE_02=&quot;0   ....   0&quot;,INIT_VALUE_37=&quot;0&quot;,INIT_VALUE_38=&quot;0&quot;,INIT_VALUE_39=&quot;0&quot;,INIT_VALUE_3A=&quot;0&quot;,INIT_VALUE_3B=&quot;0&quot;,INIT_VALUE_3C=&quot;0&quot;,INIT_VALUE_3D=&quot;0&quot;,INIT_VALUE_3E=&quot;0&quot;,INIT_VALUE_3F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(548): </Dynamic>
            <Dynamic>lscc_ram_dp_true_main(FAMILY=&quot;LIFCL&quot;,ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,GSR=&quot;&quot;,INIT_FILE_FORMAT=&quot;none&quot;,BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_WIDTH_A=32'b0100,BYTE_ENABLE_B=1,BYTE_SIZE_B=8,BYTE_WIDTH_B=32'b0100,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,INI   ....   0&quot;,INIT_VALUE_37=&quot;0&quot;,INIT_VALUE_38=&quot;0&quot;,INIT_VALUE_39=&quot;0&quot;,INIT_VALUE_3A=&quot;0&quot;,INIT_VALUE_3B=&quot;0&quot;,INIT_VALUE_3C=&quot;0&quot;,INIT_VALUE_3D=&quot;0&quot;,INIT_VALUE_3E=&quot;0&quot;,INIT_VALUE_3F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>548</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(1019): </Dynamic>
            <Dynamic>lscc_write_through(FAMILY=&quot;LIFCL&quot;,DATA_WIDTH=32,REGMODE=&quot;reg&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>1019</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(1128): </Dynamic>
            <Dynamic>lscc_ram_dp_true_inst(FAMILY=&quot;LIFCL&quot;,ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,GSR=&quot;&quot;,INIT_FILE_FORMAT=&quot;none&quot;,BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_WIDTH_A=32'b0100,BYTE_ENABLE_B=1,BYTE_SIZE_B=8,BYTE_WIDTH_B=32'b0100,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,INI   ....   0&quot;,INIT_VALUE_37=&quot;0&quot;,INIT_VALUE_38=&quot;0&quot;,INIT_VALUE_39=&quot;0&quot;,INIT_VALUE_3A=&quot;0&quot;,INIT_VALUE_3B=&quot;0&quot;,INIT_VALUE_3C=&quot;0&quot;,INIT_VALUE_3D=&quot;0&quot;,INIT_VALUE_3E=&quot;0&quot;,INIT_VALUE_3F=&quot;0&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>1128</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): </Dynamic>
            <Dynamic>DP16K(DATA_WIDTH_A=&quot;X2&quot;,DATA_WIDTH_B=&quot;X2&quot;,OUTREG_A=&quot;USED&quot;,OUTREG_B=&quot;USED&quot;,INIT_DATA=&quot;DYNAMIC&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>528</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01000,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010000,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011000,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011010,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011100,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v(3799): </Dynamic>
            <Dynamic>lscc_ram_dp_true_core(FAMILY=&quot;LIFCL&quot;,MEM_ID=&quot;sysmem0&quot;,MEM_SIZE=&quot;32,8192&quot;,DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011110,POSy=32'b0)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v</Navigation>
            <Navigation>3799</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v(392): </Dynamic>
            <Dynamic>sysmem0_ipgen_lscc_ahblmem_arbiter(ADDR_WIDTH=32'b01101,RESET_MODE=&quot;sync&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/sysmem0/2.0.0/rtl/sysmem0.v</Navigation>
            <Navigation>392</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(11): </Dynamic>
            <Dynamic>ahbl2apb0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(128): </Dynamic>
            <Dynamic>ahbl2apb0_ipgen_lscc_ahbl2apb(APB_CLK_EN=1,FAMILY=&quot;LFCPNX&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v</Navigation>
            <Navigation>128</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(11): </Dynamic>
            <Dynamic>gpio0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(508): </Dynamic>
            <Dynamic>gpio0_ipgen_lscc_gpio(DIRECTION_DEF_VAL=&quot;32'h000000FF&quot;,IO_LINES_COUNT=8,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v</Navigation>
            <Navigation>508</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(745): </Dynamic>
            <Dynamic>gpio0_ipgen_lscc_gpio_lmmi(DIRECTION_DEF_VAL=&quot;32'h000000FF&quot;,IO_LINES_COUNT=8,OUT_RESET_VAL=&quot;32'h00000000&quot;,IF_USER_INTF=&quot;APB&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v</Navigation>
            <Navigation>745</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9970): </Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>9970</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(121): </Dynamic>
            <Dynamic>gpio0_ipgen_lscc_apb2lmmi(DATA_WIDTH=8,ADDR_WIDTH=6)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v</Navigation>
            <Navigation>121</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(11): </Dynamic>
            <Dynamic>uart0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2572): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart(SYS_CLOCK_FREQ=18.0,CLK_DIVISOR=156)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>2572</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(478): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_intface(CLK_IN_MHZ=18.0,CLK_DIVISOR=156)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>478</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1354): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_rxcver</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>1354</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1998): </Dynamic>
            <Dynamic>uart0_ipgen_lscc_uart_txmitt</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v</Navigation>
            <Navigation>1998</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v(11): </Dynamic>
            <Dynamic>osc0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v(96): </Dynamic>
            <Dynamic>osc0_ipgen_lscc_osc(LF_OUTPUT_EN=&quot;ENABLED&quot;,HF_CLK_DIV_DEC=25,HF_CLK_DIV=&quot;24&quot;)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v</Navigation>
            <Navigation>96</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(5240): </Dynamic>
            <Dynamic>OSCA(HF_CLK_DIV=&quot;24&quot;,LF_OUTPUT_EN=&quot;ENABLED&quot;)</Dynamic>
            <Navigation>C:/lscc/radiant/2024.1/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v</Navigation>
            <Navigation>5240</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(11): </Dynamic>
            <Dynamic>apb0</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2987): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=3,FAMILY=&quot;LFD2NX&quot;,S_M_PRIO_IDX=1'b1,S1_BASE_ADDR=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S3_BASE_ADDR=32'b0110000000000,S4_BASE_ADDR=32'b01000000000000,S5_BASE_ADDR=32'b01010000000000,S6_BASE_ADDR=32'b01100000000000,S7_BASE_ADDR=32'b01110000000000,S   ....   DDR=32'b0110110000000000,S28_BASE_ADDR=32'b0111000000000000,S29_BASE_ADDR=32'b0111010000000000,S30_BASE_ADDR=32'b0111100000000000,S31_BASE_ADDR=32'b0111110000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2987</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(1029): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_bus(F=1,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=32'b0,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b010000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000000000000,S4_ADDR_RANG   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>1029</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(1644): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder(F=1,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=32'b0,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b010000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b0100000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01000000000000,S4_ADDR_   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>1644</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2342): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2342</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2412): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2412</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2342): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b010000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2342</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2412): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2412</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2342): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b0100000000000,ADDR_RANGE=32'b010000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2342</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2412): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b0100000000000)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2412</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v(2618): </Dynamic>
            <Dynamic>apb0_ipgen_lscc_apb_multiplexor(TOTAL_SLAVE_CNT=3)</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/lib/latticesemi.com/module/apb0/1.2.1/rtl/apb0.v</Navigation>
            <Navigation>2618</Navigation>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>my_soc</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/my_soc/my_soc.v(54): </Dynamic>
            <Dynamic>my_soc</Dynamic>
            <Navigation>C:/fpga/my_soc/my_soc/my_soc.v</Navigation>
            <Navigation>54</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0.v(138): </Dynamic>
            <Dynamic>ahbl0(FULL_DECODE_EN=1,S0_ADDR_RANGE=32'b01000000000000000,S0_BASE_ADDR=32'b0,S1_ADDR_RANGE=32'b0100000000000,S1_BASE_ADDR=32'b01000000000000000)</Dynamic>
            <Navigation>ahbl0.v</Navigation>
            <Navigation>138</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0.v(139): </Dynamic>
            <Dynamic>ahbl2apb0(ADDR_WIDTH=32)</Dynamic>
            <Navigation>ahbl2apb0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>apb0.v(139): </Dynamic>
            <Dynamic>apb0(FULL_DECODE_EN=1,S0_ADDR_RANGE=32'b010000000000,S0_BASE_ADDR=32'b01000000000000000,S1_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b01000010000000000,S2_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b01000100000000000)</Dynamic>
            <Navigation>apb0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>cpu0.v(139): </Dynamic>
            <Dynamic>cpu0(DCACHE_ENABLE=0,DCACHE_RANGE_HIGH=32'b0,DCACHE_RANGE_LOW=32'b11111111111111111111111111111111,ICACHE_ENABLE=0,ICACHE_RANGE_HIGH=32'b0,ICACHE_RANGE_LOW=32'b11111111111111111111111111111111)</Dynamic>
            <Navigation>cpu0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0.v(139): </Dynamic>
            <Dynamic>gpio0</Dynamic>
            <Navigation>gpio0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>osc0.v(139): </Dynamic>
            <Dynamic>osc0</Dynamic>
            <Navigation>osc0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>pll0.v(138): </Dynamic>
            <Dynamic>pll0</Dynamic>
            <Navigation>pll0.v</Navigation>
            <Navigation>138</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>sysmem0.v(139): </Dynamic>
            <Dynamic>sysmem0(MEM_ID=&quot;sysmem0&quot;)</Dynamic>
            <Navigation>sysmem0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>uart0.v(139): </Dynamic>
            <Dynamic>uart0</Dynamic>
            <Navigation>uart0.v</Navigation>
            <Navigation>139</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>C:/fpga/my_soc/source/impl_1/apb_pwm.v(6): </Dynamic>
            <Dynamic>APB_PWM</Dynamic>
            <Navigation>C:/fpga/my_soc/source/impl_1/apb_pwm.v</Navigation>
            <Navigation>6</Navigation>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clki_i} -period 55.556 [get_ports clki_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG921 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89078:8:89078:29|resetCtrl_mainClkReset is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89078</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89078</Navigation>
            <Navigation>29</Navigation>
            <Navigation>resetCtrl_mainClkReset is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG921 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89079:8:89079:28|resetCtrl_systemReset is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89079</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89079</Navigation>
            <Navigation>28</Navigation>
            <Navigation>resetCtrl_systemReset is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG921 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89080:8:89080:29|resetCtrl_systemResetN is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89080</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89080</Navigation>
            <Navigation>29</Navigation>
            <Navigation>resetCtrl_systemResetN is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:331:16:331:51|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PADDR</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>331</Navigation>
            <Navigation>16</Navigation>
            <Navigation>331</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PADDR</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:332:16:332:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PRDATA</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>16</Navigation>
            <Navigation>332</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PRDATA</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:333:16:333:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWDATA</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>333</Navigation>
            <Navigation>16</Navigation>
            <Navigation>333</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWDATA</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:334:16:334:53|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PENABLE</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>334</Navigation>
            <Navigation>16</Navigation>
            <Navigation>334</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PENABLE</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:335:16:335:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PREADY</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>335</Navigation>
            <Navigation>16</Navigation>
            <Navigation>335</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PREADY</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:336:16:336:51|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSELx</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>336</Navigation>
            <Navigation>16</Navigation>
            <Navigation>336</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSELx</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:337:16:337:53|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSLVERR</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>337</Navigation>
            <Navigation>16</Navigation>
            <Navigation>337</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSLVERR</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:338:16:338:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWRITE</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>338</Navigation>
            <Navigation>16</Navigation>
            <Navigation>338</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWRITE</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG921 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89078:8:89078:29|resetCtrl_mainClkReset is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89078</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89078</Navigation>
            <Navigation>29</Navigation>
            <Navigation>resetCtrl_mainClkReset is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG921 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89079:8:89079:28|resetCtrl_systemReset is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89079</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89079</Navigation>
            <Navigation>28</Navigation>
            <Navigation>resetCtrl_systemReset is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG921 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89080:8:89080:29|resetCtrl_systemResetN is already declared in this scope.</Dynamic>
            <Navigation>CG921</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89080</Navigation>
            <Navigation>8</Navigation>
            <Navigation>89080</Navigation>
            <Navigation>29</Navigation>
            <Navigation>resetCtrl_systemResetN is already declared in this scope.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:331:16:331:51|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PADDR</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>331</Navigation>
            <Navigation>16</Navigation>
            <Navigation>331</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PADDR</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:332:16:332:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PRDATA</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>332</Navigation>
            <Navigation>16</Navigation>
            <Navigation>332</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PRDATA</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:333:16:333:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWDATA</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>333</Navigation>
            <Navigation>16</Navigation>
            <Navigation>333</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWDATA</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:334:16:334:53|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PENABLE</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>334</Navigation>
            <Navigation>16</Navigation>
            <Navigation>334</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PENABLE</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:335:16:335:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PREADY</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>335</Navigation>
            <Navigation>16</Navigation>
            <Navigation>335</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PREADY</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:336:16:336:51|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSELx</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>336</Navigation>
            <Navigation>16</Navigation>
            <Navigation>336</Navigation>
            <Navigation>51</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSELx</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:337:16:337:53|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSLVERR</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>337</Navigation>
            <Navigation>16</Navigation>
            <Navigation>337</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PSLVERR</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1249 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:338:16:338:52|Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWRITE</Dynamic>
            <Navigation>CG1249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>338</Navigation>
            <Navigation>16</Navigation>
            <Navigation>338</Navigation>
            <Navigation>52</Navigation>
            <Navigation>Redeclaration of implicit signal apb0_inst_APB_M02_interconnect_PWRITE</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v&quot;:5285:34:5285:43|Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v</Navigation>
            <Navigation>5285</Navigation>
            <Navigation>34</Navigation>
            <Navigation>5285</Navigation>
            <Navigation>43</Navigation>
            <Navigation>Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v&quot;:5298:9:5298:17|Removing wire hreadyout, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v</Navigation>
            <Navigation>5298</Navigation>
            <Navigation>9</Navigation>
            <Navigation>5298</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire hreadyout, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Pruning unused register apb_psel_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register apb_psel_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v&quot;:1170:30:1170:50|Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\apb0\1.2.1\rtl\apb0.v</Navigation>
            <Navigation>1170</Navigation>
            <Navigation>30</Navigation>
            <Navigation>1170</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:122:20:122:20|Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>122</Navigation>
            <Navigation>20</Navigation>
            <Navigation>122</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TDI on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:124:20:124:20|Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TCK on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012744</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:125:20:125:20|Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>20</Navigation>
            <Navigation>125</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Input TMS on instance riscvsmall_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:777:36:777:41|Removing wire gpio_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>777</Navigation>
            <Navigation>36</Navigation>
            <Navigation>777</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing wire gpio_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:778:36:778:44|Removing wire gpio_en_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>778</Navigation>
            <Navigation>36</Navigation>
            <Navigation>778</Navigation>
            <Navigation>44</Navigation>
            <Navigation>Removing wire gpio_en_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:777:36:777:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>777</Navigation>
            <Navigation>36</Navigation>
            <Navigation>777</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:778:36:778:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>778</Navigation>
            <Navigation>36</Navigation>
            <Navigation>778</Navigation>
            <Navigation>44</Navigation>
            <Navigation>*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:530:36:530:47|Removing wire lmmi_rdata_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>530</Navigation>
            <Navigation>36</Navigation>
            <Navigation>530</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Removing wire lmmi_rdata_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:531:11:531:28|Removing wire lmmi_rdata_valid_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>531</Navigation>
            <Navigation>11</Navigation>
            <Navigation>531</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire lmmi_rdata_valid_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:532:11:532:22|Removing wire lmmi_ready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>532</Navigation>
            <Navigation>11</Navigation>
            <Navigation>532</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire lmmi_ready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:530:36:530:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>530</Navigation>
            <Navigation>36</Navigation>
            <Navigation>530</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:531:11:531:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>531</Navigation>
            <Navigation>11</Navigation>
            <Navigation>531</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:532:11:532:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>532</Navigation>
            <Navigation>11</Navigation>
            <Navigation>532</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:122:11:122:19|Removing wire cfg_clk_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>122</Navigation>
            <Navigation>11</Navigation>
            <Navigation>122</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire cfg_clk_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:123:11:123:20|Removing wire sedc_rst_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>123</Navigation>
            <Navigation>11</Navigation>
            <Navigation>123</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire sedc_rst_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:124:11:124:20|Removing wire lmmi_clk_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>11</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing wire lmmi_clk_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:125:11:125:23|Removing wire lmmi_resetn_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>11</Navigation>
            <Navigation>125</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire lmmi_resetn_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:122:11:122:19|*Output cfg_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>122</Navigation>
            <Navigation>11</Navigation>
            <Navigation>122</Navigation>
            <Navigation>19</Navigation>
            <Navigation>*Output cfg_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:123:11:123:20|*Output sedc_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>123</Navigation>
            <Navigation>11</Navigation>
            <Navigation>123</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output sedc_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:124:11:124:20|*Output lmmi_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>11</Navigation>
            <Navigation>124</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output lmmi_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:125:11:125:23|*Output lmmi_resetn_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>125</Navigation>
            <Navigation>11</Navigation>
            <Navigation>125</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output lmmi_resetn_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_CUR_BLE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_CUR_BLE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_PI_RC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_PI_RC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_PR_CC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_PR_CC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FBK_PR_IC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FBK_PR_IC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:287:16:287:24|Removing wire refdetlos, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>287</Navigation>
            <Navigation>16</Navigation>
            <Navigation>287</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire refdetlos, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:306:16:306:27|Removing wire apb_pready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>16</Navigation>
            <Navigation>306</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire apb_pready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:307:16:307:28|Removing wire apb_pslverr_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>16</Navigation>
            <Navigation>307</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing wire apb_pslverr_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:308:22:308:33|Removing wire apb_prdata_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>308</Navigation>
            <Navigation>22</Navigation>
            <Navigation>308</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Removing wire apb_prdata_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:623:9:623:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>623</Navigation>
            <Navigation>9</Navigation>
            <Navigation>623</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire apb_lmmi_request_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:624:15:624:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>624</Navigation>
            <Navigation>15</Navigation>
            <Navigation>624</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Removing wire apb_lmmi_offset_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:625:15:625:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>625</Navigation>
            <Navigation>15</Navigation>
            <Navigation>625</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire apb_lmmi_wdata_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:626:15:626:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>626</Navigation>
            <Navigation>15</Navigation>
            <Navigation>626</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire apb_lmmi_rdata_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:627:9:627:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>627</Navigation>
            <Navigation>9</Navigation>
            <Navigation>627</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:287:16:287:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>287</Navigation>
            <Navigation>16</Navigation>
            <Navigation>287</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:306:16:306:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>16</Navigation>
            <Navigation>306</Navigation>
            <Navigation>27</Navigation>
            <Navigation>*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:307:16:307:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>307</Navigation>
            <Navigation>16</Navigation>
            <Navigation>307</Navigation>
            <Navigation>28</Navigation>
            <Navigation>*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:308:22:308:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>308</Navigation>
            <Navigation>22</Navigation>
            <Navigation>308</Navigation>
            <Navigation>33</Navigation>
            <Navigation>*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1060:20:1060:25|Pruning unused register genblk3.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1060</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1060</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register genblk3.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1060:20:1060:25|Pruning unused register genblk3.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1060</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1060</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Pruning unused register genblk3.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Pruning unused register genblk3.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk3.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Pruning unused register genblk3.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk3.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Pruning unused register genblk3.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused register genblk3.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012917</ID>
            <Severity>16</Severity>
            <Dynamic>CL271 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1103:12:1103:17|Pruning unused bits 31 to 15 of genblk3.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1103</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1103</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Pruning unused bits 31 to 15 of genblk3.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1320:33:1320:47|Removing wire ecc_one_err_a_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1320</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1320</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Removing wire ecc_one_err_a_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1321:33:1321:47|Removing wire ecc_two_err_a_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1321</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1321</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Removing wire ecc_two_err_a_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1322:33:1322:47|Removing wire ecc_one_err_b_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1322</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1322</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Removing wire ecc_one_err_b_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1323:33:1323:47|Removing wire ecc_two_err_b_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1323</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1323</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Removing wire ecc_two_err_b_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1320:33:1320:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1320</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1320</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1321:33:1321:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1321</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1321</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1322:33:1322:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1322</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1322</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1323:33:1323:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v</Navigation>
            <Navigation>1323</Navigation>
            <Navigation>33</Navigation>
            <Navigation>1323</Navigation>
            <Navigation>47</Navigation>
            <Navigation>*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3517:22:3517:34|Removing wire mem_error_a_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Removing wire mem_error_a_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3529:22:3529:34|Removing wire mem_error_b_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3529</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3529</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Removing wire mem_error_b_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3542:9:3542:16|Removing wire sp_clock, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3542</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3542</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire sp_clock, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3543:9:3543:16|Removing wire sp_reset, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3543</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3543</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire sp_reset, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3544:9:3544:13|Removing wire sp_we, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3544</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3544</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing wire sp_we, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3545:9:3545:18|Removing wire sp_clocken, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3545</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3545</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire sp_clocken, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3546:30:3546:36|Removing wire sp_data, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3546</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3546</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Removing wire sp_data, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3547:30:3547:39|Removing wire sp_address, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3547</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3547</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire sp_address, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3548:30:3548:33|Removing wire sp_q, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3548</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3548</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Removing wire sp_q, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3549:30:3549:38|Removing wire sp_byteen, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3549</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3549</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Removing wire sp_byteen, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3550:9:3550:17|Removing wire pdp_wr_en, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3550</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3550</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire pdp_wr_en, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3551:9:3551:17|Removing wire pdp_reset, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3551</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3551</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire pdp_reset, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3552:9:3552:14|Removing wire pdp_we, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3552</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3552</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire pdp_we, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3553:9:3553:19|Removing wire pdp_wrclock, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3553</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3553</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire pdp_wrclock, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3554:9:3554:21|Removing wire pdp_wrclocken, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3554</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3554</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire pdp_wrclocken, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3555:9:3555:19|Removing wire pdp_rdclock, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3555</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3555</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire pdp_rdclock, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3556:9:3556:21|Removing wire pdp_rdclocken, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3556</Navigation>
            <Navigation>9</Navigation>
            <Navigation>3556</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire pdp_rdclocken, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3557:30:3557:37|Removing wire pdp_data, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3557</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3557</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Removing wire pdp_data, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3558:30:3558:42|Removing wire pdp_wraddress, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3558</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3558</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Removing wire pdp_wraddress, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3559:30:3559:42|Removing wire pdp_rdaddress, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3559</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3559</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Removing wire pdp_rdaddress, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3560:30:3560:34|Removing wire pdp_q, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3560</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3560</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Removing wire pdp_q, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3561:30:3561:39|Removing wire pdp_byteen, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3561</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3561</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire pdp_byteen, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3562:15:3562:25|Removing wire pdp_err_det, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3562</Navigation>
            <Navigation>15</Navigation>
            <Navigation>3562</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire pdp_err_det, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3517:22:3517:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3517</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:3529:22:3529:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>3529</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3529</Navigation>
            <Navigation>34</Navigation>
            <Navigation>*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7829:11:7829:26|Removing wire axi_s0_awready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7829</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7829</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire axi_s0_awready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7834:11:7834:25|Removing wire axi_s0_wready_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7834</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7834</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing wire axi_s0_wready_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2012636</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7835:30:7835:41|Removing wire axi_s0_bid_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7835</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7835</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Removing wire axi_s0_bid_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7829:11:7829:26|*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7829</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7829</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s0_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7834:11:7834:25|*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7834</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7834</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7835:30:7835:41|*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7835</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7835</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s0_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7836:17:7836:30|*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7836</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7836</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s0_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7837:11:7837:25|*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7837</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7837</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7850:11:7850:26|*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7850</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7850</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s0_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7851:30:7851:41|*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7851</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7851</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s0_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7852:32:7852:45|*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7852</Navigation>
            <Navigation>32</Navigation>
            <Navigation>7852</Navigation>
            <Navigation>45</Navigation>
            <Navigation>*Output axi_s0_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7853:17:7853:30|*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7853</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7853</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s0_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7854:11:7854:24|*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7854</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7854</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output axi_s0_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7855:11:7855:25|*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7855</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7855</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s0_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7871:11:7871:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7871</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7871</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7876:11:7876:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7876</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7876</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7877:30:7877:41|*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7877</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7877</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7878:17:7878:30|*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7878</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7878</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7879:11:7879:25|*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7879</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7879</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7892:11:7892:26|*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7892</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7892</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7893:30:7893:41|*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7893</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7893</Navigation>
            <Navigation>41</Navigation>
            <Navigation>*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7894:32:7894:45|*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7894</Navigation>
            <Navigation>32</Navigation>
            <Navigation>7894</Navigation>
            <Navigation>45</Navigation>
            <Navigation>*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7895:17:7895:30|*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7895</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7895</Navigation>
            <Navigation>30</Navigation>
            <Navigation>*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7896:11:7896:24|*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7896</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7896</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7897:11:7897:25|*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7897</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7897</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7907:11:7907:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7907</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7907</Navigation>
            <Navigation>21</Navigation>
            <Navigation>*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7915:11:7915:25|*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7915</Navigation>
            <Navigation>11</Navigation>
            <Navigation>7915</Navigation>
            <Navigation>25</Navigation>
            <Navigation>*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:47:27:47:40|Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>27</Navigation>
            <Navigation>47</Navigation>
            <Navigation>40</Navigation>
            <Navigation>Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2677:45:2677:53|Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2677</Navigation>
            <Navigation>45</Navigation>
            <Navigation>2677</Navigation>
            <Navigation>53</Navigation>
            <Navigation>Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:548:8:548:13|Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>548</Navigation>
            <Navigation>8</Navigation>
            <Navigation>548</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:626:8:626:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>626</Navigation>
            <Navigation>8</Navigation>
            <Navigation>626</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:629:8:629:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>629</Navigation>
            <Navigation>8</Navigation>
            <Navigation>629</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:630:8:630:13|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>630</Navigation>
            <Navigation>8</Navigation>
            <Navigation>630</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:631:8:631:13|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>631</Navigation>
            <Navigation>8</Navigation>
            <Navigation>631</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:648:8:648:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>648</Navigation>
            <Navigation>8</Navigation>
            <Navigation>648</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:649:8:649:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>649</Navigation>
            <Navigation>8</Navigation>
            <Navigation>649</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:542:11:542:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>542</Navigation>
            <Navigation>11</Navigation>
            <Navigation>542</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:543:11:543:23|*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>543</Navigation>
            <Navigation>11</Navigation>
            <Navigation>543</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1405:14:1405:18|Object count is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1405</Navigation>
            <Navigation>14</Navigation>
            <Navigation>1405</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Object count is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1418:8:1418:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1418</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1418</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1436:15:1436:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1436</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1436</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1437:8:1437:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1437</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1437</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1438:8:1438:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1438</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1438</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1389:17:1389:24|*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1389</Navigation>
            <Navigation>17</Navigation>
            <Navigation>1389</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1396:11:1396:20|*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1396</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1396</Navigation>
            <Navigation>20</Navigation>
            <Navigation>*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1397:11:1397:26|*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1397</Navigation>
            <Navigation>11</Navigation>
            <Navigation>1397</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2040:8:2040:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2040</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2040</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2045:8:2045:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2045</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2045</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2046:8:2046:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2046</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2046</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2048:14:2048:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2048</Navigation>
            <Navigation>14</Navigation>
            <Navigation>2048</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Object count_v is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2049:8:2049:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2049</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2049</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2050:8:2050:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2050</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2050</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012503</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2051:8:2051:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2051</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2051</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Object last_word is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2012900</ID>
            <Severity>16</Severity>
            <Dynamic>CL207 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|All reachable assignments to pready assign 1, register removed by optimization.</Dynamic>
            <Navigation>CL207</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>All reachable assignments to pready assign 1, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Optimizing register bit prdata[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit prdata[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Optimizing register bit prdata[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit prdata[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Optimizing register bit prdata[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit prdata[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Optimizing register bit prdata[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit prdata[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012897</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Optimizing register bit prdata[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Optimizing register bit prdata[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 29 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 29 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 24 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 24 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 22 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 22 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 20 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 20 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 17 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 17 of prdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012882</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:114:50:114:91|*Input ahbl2apb0_inst_APB_M0_interconnect_PSLVERR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>114</Navigation>
            <Navigation>50</Navigation>
            <Navigation>114</Navigation>
            <Navigation>91</Navigation>
            <Navigation>*Input ahbl2apb0_inst_APB_M0_interconnect_PSLVERR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2012882</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:136:57:136:102|*Input cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>136</Navigation>
            <Navigation>57</Navigation>
            <Navigation>136</Navigation>
            <Navigation>102</Navigation>
            <Navigation>*Input cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2012882</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:137:8:137:49|*Input cpu0_inst_AHBL_M0_INSTR_interconnect_HRESP to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>137</Navigation>
            <Navigation>8</Navigation>
            <Navigation>137</Navigation>
            <Navigation>49</Navigation>
            <Navigation>*Input cpu0_inst_AHBL_M0_INSTR_interconnect_HRESP to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2012882</ID>
            <Severity>16</Severity>
            <Dynamic>CL156 :&quot;C:\fpga\my_soc\my_soc\my_soc.v&quot;:136:57:136:102|*Input cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>136</Navigation>
            <Navigation>57</Navigation>
            <Navigation>136</Navigation>
            <Navigation>102</Navigation>
            <Navigation>*Input cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 31 of prdata[31:30]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 31 of prdata[31:30]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012918</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bits 28 to 26 of prdata[28:25]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bits 28 to 26 of prdata[28:25]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012913</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning register bit 19 of prdata[19:18]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 19 of prdata[19:18]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning unused register prdata[18]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register prdata[18]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning unused register prdata[21]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register prdata[21]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning unused register prdata[23]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register prdata[23]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning unused register prdata[25]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register prdata[25]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012889</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:44:4:44:9|Pruning unused register prdata[30]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>4</Navigation>
            <Navigation>44</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register prdata[30]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:10:23:10:27|Input port bits 31 to 4 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>23</Navigation>
            <Navigation>10</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Input port bits 31 to 4 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\source\impl_1\apb_pwm.v&quot;:14:23:14:28|Input port bits 31 to 16 of pwdata[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\source\impl_1\apb_pwm.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>23</Navigation>
            <Navigation>14</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 16 of pwdata[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2598:16:2598:26|Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2598</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2598</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2599:17:2599:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2599</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2599</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1103:12:1103:17|Sharing sequential element genblk3.wr_addr_r and merging genblk3.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1103</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1103</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sharing sequential element genblk3.wr_addr_r and merging genblk3.rd_prev_r. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL177 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1141:12:1141:17|Sharing sequential element genblk3.ahbl_hreadyout_r and merging genblk3.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1141</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1141</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sharing sequential element genblk3.ahbl_hreadyout_r and merging genblk3.ahbl_hreadyout_ext_r. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2012911</ID>
            <Severity>16</Severity>
            <Dynamic>CL249 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Initial value is not supported on state machine genblk3.bridge_sm_r</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Initial value is not supported on state machine genblk3.bridge_sm_r</Navigation>
        </Message>
        <Message>
            <ID>2012911</ID>
            <Severity>16</Severity>
            <Dynamic>CL249 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1128:12:1128:17|Initial value is not supported on state machine genblk3.err_sm_r</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1128</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1128</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Initial value is not supported on state machine genblk3.err_sm_r</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7784:17:7784:31|Input port bits 31 to 15 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7784</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7784</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 31 to 15 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:7802:17:7802:31|Input port bits 31 to 15 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>7802</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7802</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 31 to 15 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012909</ID>
            <Severity>16</Severity>
            <Dynamic>CL246 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:542:17:542:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>542</Navigation>
            <Navigation>17</Navigation>
            <Navigation>542</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:154:16:154:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>154</Navigation>
            <Navigation>16</Navigation>
            <Navigation>154</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2012910</ID>
            <Severity>16</Severity>
            <Dynamic>CL247 :&quot;C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v&quot;:4432:16:4432:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v</Navigation>
            <Navigation>4432</Navigation>
            <Navigation>16</Navigation>
            <Navigation>4432</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 0 of ahbl_htrans_i[1:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT453 :&quot;c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc&quot;:5:0:5:0|clock period is too long for clock osc0_inst_lf_clk_out_o, changing period from 31250.0 to 15625.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 15625.0 ns to 7812.5 ns.</Dynamic>
            <Navigation>MT453</Navigation>
            <Navigation>c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>clock period is too long for clock osc0_inst_lf_clk_out_o, changing period from 31250.0 to 15625.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 15625.0 ns to 7812.5 ns. </Navigation>
        </Message>
        <Message>
            <ID>2013035</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2491:16:2491:21|Removing sequential instance uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2491</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2491</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing sequential instance uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk3.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk3.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk3.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk3.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk3.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk3.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2013170</ID>
            <Severity>16</Severity>
            <Dynamic>MO129 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1040:12:1040:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1040</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing FSM register genblk3\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing FSM register genblk3\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing FSM register genblk3\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing FSM register genblk3\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing FSM register genblk3\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1128:12:1128:17|Removing FSM register genblk3\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1128</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1128</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing FSM register genblk3\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1128:12:1128:17|Removing FSM register genblk3\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1128</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1128</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing FSM register genblk3\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z17_layer0_1(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MO197 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing FSM register cs_ahbl_sm[8] (in view view:work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z6_layer0(verilog)) because its output is a constant.</Dynamic>
            <Navigation>MO197</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing FSM register cs_ahbl_sm[8] (in view view:work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z6_layer0(verilog)) because its output is a constant.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>Z241 :&quot;c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc&quot;:3:0:3:0|Source for clock osc0_inst_hf_clk_out_o should be moved to net osc0_inst.lscc_osc_inst.hf_clk_out_o connected to driving cell pin osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT</Dynamic>
            <Navigation>Z241</Navigation>
            <Navigation>c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc</Navigation>
            <Navigation>3</Navigation>
            <Navigation>0</Navigation>
            <Navigation>3</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock osc0_inst_hf_clk_out_o should be moved to net osc0_inst.lscc_osc_inst.hf_clk_out_o connected to driving cell pin osc0_inst.lscc_osc_inst.OSCA\.u_OSC.HFCLKOUT </Navigation>
        </Message>
        <Message>
            <ID>2013206</ID>
            <Severity>16</Severity>
            <Dynamic>MT548 :&quot;c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc&quot;:5:0:5:0|Source for clock osc0_inst_lf_clk_out_o not found in netlist.</Dynamic>
            <Navigation>MT548</Navigation>
            <Navigation>c:/fpga/my_soc/impl_1/my_soc_impl_1_cpe.ldc</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock osc0_inst_lf_clk_out_o not found in netlist.</Navigation>
        </Message>
        <Message>
            <ID>2013202</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock which controls 439 sequential elements including ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk\.cs_apb_sm[1]. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock which controls 439 sequential elements including ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk\.cs_apb_sm[1]. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2013202</ID>
            <Severity>16</Severity>
            <Dynamic>MT530 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v&quot;:5413:4:5413:9|Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock which controls 2001 sequential elements including ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.active_tx_r. This clock has no specified timing constraint which may adversely impact design performance.</Dynamic>
            <Navigation>MT530</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v</Navigation>
            <Navigation>5413</Navigation>
            <Navigation>4</Navigation>
            <Navigation>5413</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock which controls 2001 sequential elements including ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.active_tx_r. This clock has no specified timing constraint which may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\fpga\my_soc\impl_1\my_soc_impl_1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\fpga\my_soc\impl_1\my_soc_impl_1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v&quot;:745:7:745:32|Net gpio_en_o_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\gpio0\1.6.1\rtl\gpio0.v</Navigation>
            <Navigation>745</Navigation>
            <Navigation>7</Navigation>
            <Navigation>745</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Net gpio_en_o_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:478:7:478:35|Net fifo_empty_thr has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>478</Navigation>
            <Navigation>7</Navigation>
            <Navigation>478</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net fifo_empty_thr has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:478:7:478:35|Net fifo_full_thr has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>478</Navigation>
            <Navigation>7</Navigation>
            <Navigation>478</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Net fifo_full_thr has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net rbr_fifo_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net rbr_fifo_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net fifo_empty has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net fifo_empty has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:1354:7:1354:34|Net fifo_almost_full has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>7</Navigation>
            <Navigation>1354</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Net fifo_almost_full has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_9 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_9 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_10 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_10 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_11 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_11 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v&quot;:2572:7:2572:27|Net N_12 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>7</Navigation>
            <Navigation>2572</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Net N_12 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net pll0_inst_clkop_o_net has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net pll0_inst_clkop_o_net has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net pll0_inst_clkos_o_net has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net pll0_inst_clkos_o_net has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net osc0_inst_hf_clk_out_o_net has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net osc0_inst_hf_clk_out_o_net has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net cpu0_inst.N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net cpu0_inst.N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.genblk1\.bridge_s1.N_9 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.genblk1\.bridge_s1.N_9 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_1 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_1 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_2 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_2 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_3 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_3 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_4 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_4 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_6 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_6 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_7 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_7 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_8 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_8 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_9 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_9 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_10 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_10 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_11 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_11 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_12 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_12 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_13 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_13 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_14 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_14 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_15 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_15 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net gpio0_inst.lscc_gpio_inst.N_16 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net gpio0_inst.lscc_gpio_inst.N_16 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2013035</ID>
            <Severity>16</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.genblk1\.bridge_s1.genblk3\.err_sm_r_ns[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.genblk1\.bridge_s1.genblk3\.err_sm_r_ns[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_294 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_294 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net sysmem0_inst.lscc_sys_mem_inst.mem1_ahbl_byte_en_w[0] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net sysmem0_inst.lscc_sys_mem_inst.mem1_ahbl_byte_en_w[0] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net sysmem0_inst.lscc_sys_mem_inst.mem1_ahbl_byte_en_w[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net sysmem0_inst.lscc_sys_mem_inst.mem1_ahbl_byte_en_w[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net sysmem0_inst.lscc_sys_mem_inst.mem1_ahbl_byte_en_w[2] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net sysmem0_inst.lscc_sys_mem_inst.mem1_ahbl_byte_en_w[2] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_306 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_306 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_309 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_309 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_default_slv.cs_sm_ns[1] has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_default_slv.cs_sm_ns[1] has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1\[1\]\.genblk1\.u_lscc_ahbl_decoder_sel.genblk1\[0\]\.u_lscc_ahbl_decoder_comp.full_dec\.un13_match_up_bitslto5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1\[1\]\.genblk1\.u_lscc_ahbl_decoder_sel.genblk1\[0\]\.u_lscc_ahbl_decoder_comp.full_dec\.un13_match_up_bitslto5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1\[1\]\.genblk1\.u_lscc_ahbl_decoder_sel.genblk1\[0\]\.u_lscc_ahbl_decoder_comp.full_dec\.un17_match_up_bitslto5 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1\[1\]\.genblk1\.u_lscc_ahbl_decoder_sel.genblk1\[0\]\.u_lscc_ahbl_decoder_comp.full_dec\.un17_match_up_bitslto5 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1\[1\]\.genblk1\.u_lscc_ahbl_decoder_sel.genblk1\[0\]\.u_lscc_ahbl_decoder_comp.full_dec\.un17_match_up_bitslto0 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1\[1\]\.genblk1\.u_lscc_ahbl_decoder_sel.genblk1\[0\]\.u_lscc_ahbl_decoder_comp.full_dec\.un17_match_up_bitslto0 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_361 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_361 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_362 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_362 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_363 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_363 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_364 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_364 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_365 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_365 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_366 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_366 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_367 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_367 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_368 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_368 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_369 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_369 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_370 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_370 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_371 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_371 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_372 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_372 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_373 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_373 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_374 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_374 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_375 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_375 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_376 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_376 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_377 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_377 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_378 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_378 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_379 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_379 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_380 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_380 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_381 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_381 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_382 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_382 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_383 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_383 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_384 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_384 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_385 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_385 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_386 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_386 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_387 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_387 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN161 :&quot;c:\fpga\my_soc\my_soc\my_soc.v&quot;:54:7:54:12|Net N_388 has multiple drivers .</Dynamic>
            <Navigation>BN161</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\my_soc.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>7</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Net N_388 has multiple drivers .</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[29] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[29] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[24] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[24] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[22] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[22] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[20] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[20] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[8] because it is equivalent to instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[8] because it is equivalent to instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[6] because it is equivalent to instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[6] because it is equivalent to instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v&quot;:1116:12:1116:17|Removing instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[5] because it is equivalent to instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\sysmem0\2.0.0\rtl\sysmem0.v</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1116</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[5] because it is equivalent to instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk3.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[20] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[20] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[24] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[24] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[22] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[22] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[29] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[29] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[19] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[19] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[18] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[18] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[21] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[21] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[23] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[23] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[25] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[25] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[26] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[26] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[27] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[27] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[28] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[28] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[30] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[30] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:537:16:537:21|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[31] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>537</Navigation>
            <Navigation>16</Navigation>
            <Navigation>537</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[31] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.dual_clk.p_prdata_r[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[19] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[19] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[18] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[18] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[21] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[21] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[23] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[23] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[25] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[25] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[26] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[26] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[27] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[27] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[28] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[28] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[30] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[30] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2012025</ID>
            <Severity>16</Severity>
            <Dynamic>BN132 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v&quot;:302:4:302:9|Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[31] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\ahbl2apb0\1.1.0\rtl\ahbl2apb0.v</Navigation>
            <Navigation>302</Navigation>
            <Navigation>4</Navigation>
            <Navigation>302</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[31] because it is equivalent to instance ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hrdata_o[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v&quot;:1289:67:1289:71|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>67</Navigation>
            <Navigation>1289</Navigation>
            <Navigation>71</Navigation>
            <Navigation>Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v&quot;:159:53:159:57|Blackbox OSCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v</Navigation>
            <Navigation>159</Navigation>
            <Navigation>53</Navigation>
            <Navigation>159</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Blackbox OSCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89318:35:89318:42|Blackbox DCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89318</Navigation>
            <Navigation>35</Navigation>
            <Navigation>89318</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Blackbox DCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013182</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v&quot;:89302:44:89302:47|Blackbox JTAGH19 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\fpga\my_soc\my_soc\lib\latticesemi.com\ip\cpu0\2.4.0\rtl\cpu0.v</Navigation>
            <Navigation>89302</Navigation>
            <Navigation>44</Navigation>
            <Navigation>89302</Navigation>
            <Navigation>47</Navigation>
            <Navigation>Blackbox JTAGH19 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll0_inst.lscc_pll_inst.pll0_inst_clkos_o_net.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkos_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll0_inst.lscc_pll_inst.pll0_inst_clkos_o_net.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll0_inst.lscc_pll_inst.pll0_inst_clkop_o_net.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock pll0_ipgen_lscc_pll_Z15_layer0|clkop_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net pll0_inst.lscc_pll_inst.pll0_inst_clkop_o_net.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock with period 5.00ns. Please declare a user-defined clock on net cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.TCK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock with period 5.00ns. Please declare a user-defined clock on net cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.TCK.</Navigation>
        </Message>
        <Message>
            <ID>2013187</ID>
            <Severity>16</Severity>
            <Dynamic>MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock with period 5.00ns. Please declare a user-defined clock on net cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock cpu0_ipgen_vex_jtag_bridge_0s_LIFCL_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock with period 5.00ns. Please declare a user-defined clock on net cpu0_inst.riscvsmall_inst.genblk3\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.</Navigation>
        </Message>
        <Message>
            <ID>35811116</ID>
            <Severity>16</Severity>
            <Dynamic>LATTICE_IP_GENERATED</Dynamic>
            <Dynamic>Module</Dynamic>
            <Dynamic>apb0_32s_1s_32768_1024_33792_1024_34816_1024</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_271</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_272</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_273</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_274</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_275</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_276</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_277</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_278</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_279</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_280</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_281</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_282</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_283</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_284</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_285</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_286</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_287</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_342</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_343</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_344</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_345</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_346</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_347</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_348</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_349</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_350</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_351</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_352</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_353</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_354</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_355</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_356</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_357</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_358</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2940</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2943</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2945</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2947</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2949</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2951</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2953</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2955</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2957</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2959</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2961</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2963</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2965</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2967</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2969</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2971</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2992</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2993</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2994</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2995</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2996</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2997</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2998</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_2999</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3000</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3001</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3002</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3003</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3004</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3005</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3006</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811117</ID>
            <Severity>16</Severity>
            <Dynamic>keep</Dynamic>
            <Dynamic>Wire</Dynamic>
            <Dynamic>secured_signal_57_3467</Dynamic>
            <Dynamic>secured_object_57</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_hsel_dec_r_reg[0].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_hsel_dec_r_reg[1].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/active_tx_r_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_default_slv/cs_sm[0].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_default_slv/cs_sm_reg[1].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0_inst/lscc_ahbl2apb_inst/hwrite_r_reg.intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0_inst/lscc_ahbl2apb_inst/haddr_r_reg[0].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0_inst/lscc_ahbl2apb_inst/haddr_r_reg[1].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ahbl2apb0_inst/lscc_ahbl2apb_inst/haddr_r_reg[2].intGnd</Dynamic>
        </Message>
        <Message>
            <ID>35811149</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_out</Dynamic>
        </Message>
        <Message>
            <ID>35811145</ID>
            <Severity>1</Severity>
            <Dynamic>gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_tristate</Dynamic>
        </Message>
        <Message>
            <ID>35811148</ID>
            <Severity>1</Severity>
        </Message>
    </Task>
</BaliMessageLog>