$date
	Fri Jan 31 23:25:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ProcMem $end
$var wire 1 ! clk $end
$var wire 32 " dmemreq_addr [31:0] $end
$var wire 32 # dmemreq_addr_unused [31:0] $end
$var wire 1 $ dmemreq_type $end
$var wire 1 % dmemreq_val $end
$var wire 32 & dmemreq_wdata [31:0] $end
$var wire 32 ' imemreq_addr [31:0] $end
$var wire 32 ( imemreq_addr_unused [31:0] $end
$var wire 1 ) imemreq_val $end
$var wire 1 * rst $end
$var reg 32 + dmemresp_rdata [31:0] $end
$var reg 32 , imemresp_data [31:0] $end
$upscope $end
$scope module Top $end
$var wire 1 - rst $end
$var wire 32 . proc_trace_data [31:0] $end
$var wire 32 / proc_out2 [31:0] $end
$var wire 32 0 proc_out1 [31:0] $end
$var wire 32 1 proc_out0 [31:0] $end
$var wire 32 2 imemresp_data [31:0] $end
$var wire 1 3 imemreq_val $end
$var wire 32 4 imemreq_addr [31:0] $end
$var wire 32 5 dmemresp_rdata [31:0] $end
$var wire 32 6 dmemreq_wdata [31:0] $end
$var wire 1 7 dmemreq_val $end
$var wire 1 8 dmemreq_type $end
$var wire 32 9 dmemreq_addr [31:0] $end
$var wire 1 : clk $end
$var reg 32 ; data_addr_unused [31:0] $end
$var reg 32 < proc_in0 [31:0] $end
$var reg 32 = proc_in1 [31:0] $end
$var reg 32 > proc_in2 [31:0] $end
$scope module mem $end
$var wire 32 ? dmemreq_addr_unused [31:0] $end
$var wire 32 @ imemreq_addr_unused [31:0] $end
$var wire 1 A rst_unused $end
$var wire 1 - rst $end
$var wire 1 3 imemreq_val $end
$var wire 32 B imemreq_addr [31:0] $end
$var wire 32 C dmemreq_wdata [31:0] $end
$var wire 1 7 dmemreq_val $end
$var wire 1 8 dmemreq_type $end
$var wire 32 D dmemreq_addr [31:0] $end
$var wire 1 : clk $end
$var reg 32 E addr_unused [31:0] $end
$var reg 32 F dmemresp_rdata [31:0] $end
$var reg 32 G imemresp_data [31:0] $end
$scope function read $end
$var reg 32 H addr [31:0] $end
$upscope $end
$scope module tinyrv1 $end
$var reg 160 I addr_s [159:0] $end
$var reg 12 J asm_addi_imm [11:0] $end
$var reg 13 K asm_bne_imm [12:0] $end
$var reg 1 L asm_bne_imm_unused $end
$var reg 12 M asm_csrr_csr [11:0] $end
$var reg 12 N asm_csrw_csr [11:0] $end
$var reg 21 O asm_jal_imm [20:0] $end
$var reg 1 P asm_jal_imm_unused $end
$var reg 12 Q asm_lw_imm [11:0] $end
$var reg 5 R asm_lw_rs1 [4:0] $end
$var reg 12 S asm_sw_imm [11:0] $end
$var reg 5 T asm_sw_rs1 [4:0] $end
$var reg 160 U btarg_s [159:0] $end
$var reg 12 V csr [11:0] $end
$var reg 160 W csr_s [159:0] $end
$var reg 176 X disasm_ [175:0] $end
$var reg 160 Y imm_s [159:0] $end
$var reg 80 Z inst_s [79:0] $end
$var reg 32 [ inst_unused [31:0] $end
$var reg 160 \ jtarg_s [159:0] $end
$var reg 5 ] rd [4:0] $end
$var reg 5 ^ rs1 [4:0] $end
$var reg 5 _ rs2 [4:0] $end
$var integer 32 ` asm_addi_e [31:0] $end
$var integer 32 a asm_addi_imm_i [31:0] $end
$var integer 32 b asm_addi_imm_is_dec [31:0] $end
$var integer 32 c asm_bne_btarg_i [31:0] $end
$var integer 32 d asm_bne_e [31:0] $end
$var integer 32 e asm_bne_imm_i [31:0] $end
$var integer 32 f asm_jal_e [31:0] $end
$var integer 32 g asm_jal_imm_i [31:0] $end
$var integer 32 h asm_jal_jtarg_i [31:0] $end
$var integer 32 i asm_lw_e [31:0] $end
$var integer 32 j asm_lw_imm_i [31:0] $end
$var integer 32 k asm_lw_imm_is_dec [31:0] $end
$var integer 32 l asm_sw_e [31:0] $end
$var integer 32 m asm_sw_imm_i [31:0] $end
$var integer 32 n asm_sw_imm_is_dec [31:0] $end
$var integer 32 o e [31:0] $end
$scope function asm $end
$var reg 32 p addr [31:0] $end
$upscope $end
$scope function asm_add $end
$var reg 5 q rd [4:0] $end
$var reg 5 r rs1 [4:0] $end
$var reg 5 s rs2 [4:0] $end
$upscope $end
$scope function asm_addi $end
$var reg 160 t imm_s [159:0] $end
$var reg 5 u rd [4:0] $end
$var reg 5 v rs1 [4:0] $end
$upscope $end
$scope function asm_bne $end
$var reg 32 w addr [31:0] $end
$var reg 160 x btarg_s [159:0] $end
$var reg 5 y rs1 [4:0] $end
$var reg 5 z rs2 [4:0] $end
$upscope $end
$scope function asm_csrr $end
$var reg 160 { csr_s [159:0] $end
$var reg 5 | rd [4:0] $end
$upscope $end
$scope function asm_csrw $end
$var reg 160 } csr_s [159:0] $end
$var reg 5 ~ rs1 [4:0] $end
$upscope $end
$scope function asm_jal $end
$var reg 32 !" addr [31:0] $end
$var reg 160 "" jtarg_s [159:0] $end
$var reg 5 #" rd [4:0] $end
$upscope $end
$scope function asm_jr $end
$var reg 5 $" rs1 [4:0] $end
$upscope $end
$scope function asm_lw $end
$var reg 160 %" addr_s [159:0] $end
$var reg 5 &" rd [4:0] $end
$upscope $end
$scope function asm_mul $end
$var reg 5 '" rd [4:0] $end
$var reg 5 (" rs1 [4:0] $end
$var reg 5 )" rs2 [4:0] $end
$upscope $end
$scope function asm_sw $end
$var reg 160 *" addr_s [159:0] $end
$var reg 5 +" rs2 [4:0] $end
$upscope $end
$scope function check_imm $end
$var integer 32 ," is_dec [31:0] $end
$var integer 32 -" nbits [31:0] $end
$var integer 32 ." value [31:0] $end
$upscope $end
$scope function disasm $end
$var reg 32 /" addr [31:0] $end
$var reg 32 0" inst [31:0] $end
$upscope $end
$scope function disasm_imm_b $end
$var reg 32 1" addr [31:0] $end
$var reg 32 2" inst [31:0] $end
$upscope $end
$scope function disasm_imm_i $end
$var reg 32 3" inst [31:0] $end
$upscope $end
$scope function disasm_imm_j $end
$var reg 32 4" addr [31:0] $end
$var reg 32 5" inst [31:0] $end
$upscope $end
$scope function disasm_imm_s $end
$var reg 32 6" inst [31:0] $end
$upscope $end
$scope function disasm_tiny $end
$var reg 32 7" inst [31:0] $end
$upscope $end
$upscope $end
$scope task asm $end
$var reg 32 8" addr [31:0] $end
$upscope $end
$scope task write $end
$var reg 32 9" addr [31:0] $end
$var reg 32 :" wdata [31:0] $end
$upscope $end
$upscope $end
$scope module proc $end
$var wire 1 ;" c2d_imemreq_val_F $end
$var wire 32 <" dmemresp_rdata [31:0] $end
$var wire 32 =" imemresp_data [31:0] $end
$var wire 32 >" in0 [31:0] $end
$var wire 32 ?" in1 [31:0] $end
$var wire 32 @" in2 [31:0] $end
$var wire 32 A" trace_data [31:0] $end
$var wire 1 - rst $end
$var wire 32 B" out2 [31:0] $end
$var wire 32 C" out1 [31:0] $end
$var wire 32 D" out0 [31:0] $end
$var wire 1 3 imemreq_val $end
$var wire 32 E" imemreq_addr [31:0] $end
$var wire 32 F" dmemreq_wdata [31:0] $end
$var wire 1 7 dmemreq_val $end
$var wire 1 8 dmemreq_type $end
$var wire 32 G" dmemreq_addr [31:0] $end
$var wire 32 H" d2c_inst [31:0] $end
$var wire 1 I" d2c_eq_X $end
$var wire 1 : clk $end
$var wire 1 J" c2d_wb_sel_M $end
$var wire 1 K" c2d_rf_wen_W $end
$var wire 5 L" c2d_rf_waddr_W [4:0] $end
$var wire 2 M" c2d_result_sel_X [1:0] $end
$var wire 1 N" c2d_reg_en_F $end
$var wire 1 O" c2d_reg_en_D $end
$var wire 2 P" c2d_pc_sel_F [1:0] $end
$var wire 2 Q" c2d_op2_sel_D [1:0] $end
$var wire 2 R" c2d_op2_byp_sel_D [1:0] $end
$var wire 1 S" c2d_op1_sel_D $end
$var wire 2 T" c2d_op1_byp_sel_D [1:0] $end
$var wire 2 U" c2d_imm_type_D [1:0] $end
$var wire 1 V" c2d_dmemreq_val_M $end
$var wire 1 W" c2d_dmemreq_type_M $end
$var wire 1 X" c2d_csrw_out2_en_W $end
$var wire 1 Y" c2d_csrw_out1_en_W $end
$var wire 1 Z" c2d_csrw_out0_en_W $end
$var wire 2 [" c2d_csrr_sel_D [1:0] $end
$var wire 1 \" c2d_alu_fn_X $end
$scope module ctrl $end
$var wire 1 ;" c2d_imemreq_val_F $end
$var wire 1 O" c2d_reg_en_D $end
$var wire 1 N" c2d_reg_en_F $end
$var wire 32 ]" inst_D [31:0] $end
$var wire 1 ^" val_X $end
$var wire 1 _" val_W $end
$var wire 1 `" val_M $end
$var wire 1 a" val_D $end
$var wire 1 - rst $end
$var wire 32 b" inst_X [31:0] $end
$var wire 32 c" inst_W [31:0] $end
$var wire 32 d" inst_M [31:0] $end
$var wire 32 e" d2c_inst [31:0] $end
$var wire 1 I" d2c_eq_X $end
$var wire 1 : clk $end
$var reg 1 f" bypass_waddr_M_rs1_D $end
$var reg 1 g" bypass_waddr_M_rs2_D $end
$var reg 1 h" bypass_waddr_W_rs1_D $end
$var reg 1 i" bypass_waddr_W_rs2_D $end
$var reg 1 j" bypass_waddr_X_rs1_D $end
$var reg 1 k" bypass_waddr_X_rs2_D $end
$var reg 1 \" c2d_alu_fn_X $end
$var reg 2 l" c2d_csrr_sel_D [1:0] $end
$var reg 1 Z" c2d_csrw_out0_en_W $end
$var reg 1 Y" c2d_csrw_out1_en_W $end
$var reg 1 X" c2d_csrw_out2_en_W $end
$var reg 1 W" c2d_dmemreq_type_M $end
$var reg 1 V" c2d_dmemreq_val_M $end
$var reg 2 m" c2d_imm_type_D [1:0] $end
$var reg 2 n" c2d_op1_byp_sel_D [1:0] $end
$var reg 1 S" c2d_op1_sel_D $end
$var reg 2 o" c2d_op2_byp_sel_D [1:0] $end
$var reg 2 p" c2d_op2_sel_D [1:0] $end
$var reg 2 q" c2d_pc_sel_F [1:0] $end
$var reg 2 r" c2d_result_sel_X [1:0] $end
$var reg 5 s" c2d_rf_waddr_W [4:0] $end
$var reg 1 K" c2d_rf_wen_W $end
$var reg 1 J" c2d_wb_sel_M $end
$var reg 12 t" csr_num [11:0] $end
$var reg 2 u" csrr_sel [1:0] $end
$var reg 5 v" rf_waddr_W [4:0] $end
$var reg 1 w" rf_wen_M $end
$var reg 1 x" rf_wen_W $end
$var reg 1 y" rf_wen_X $end
$var reg 1 z" rs1_en_D $end
$var reg 1 {" rs2_en_D $end
$var reg 1 |" squash_D $end
$var reg 1 }" squash_F $end
$var reg 1 ~" stall_D $end
$var reg 1 !# stall_F $end
$var reg 1 "# stall_lw_X_rs1_D $end
$var reg 1 ## stall_lw_X_rs2_D $end
$scope module ir_DX $end
$var wire 32 $# d [31:0] $end
$var wire 1 %# en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 &# q [31:0] $end
$upscope $end
$scope module ir_MW $end
$var wire 1 '# en $end
$var wire 1 - rst $end
$var wire 32 (# d [31:0] $end
$var wire 1 : clk $end
$var reg 32 )# q [31:0] $end
$upscope $end
$scope module ir_XM $end
$var wire 32 *# d [31:0] $end
$var wire 1 +# en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 ,# q [31:0] $end
$upscope $end
$scope module val_DX $end
$var wire 1 -# d $end
$var wire 1 .# en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 1 ^" q $end
$upscope $end
$scope module val_FD $end
$var wire 1 /# d $end
$var wire 1 0# en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 1 a" q $end
$upscope $end
$scope module val_MW $end
$var wire 1 1# en $end
$var wire 1 - rst $end
$var wire 1 `" d $end
$var wire 1 : clk $end
$var reg 1 _" q $end
$upscope $end
$scope module val_XM $end
$var wire 1 ^" d $end
$var wire 1 2# en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 1 `" q $end
$upscope $end
$scope task cs_D $end
$upscope $end
$scope task cs_M $end
$upscope $end
$scope task cs_W $end
$upscope $end
$scope task cs_X $end
$upscope $end
$upscope $end
$scope module dpath $end
$var wire 1 \" c2d_alu_fn_X $end
$var wire 2 3# c2d_csrr_sel_D [1:0] $end
$var wire 1 Z" c2d_csrw_out0_en_W $end
$var wire 1 Y" c2d_csrw_out1_en_W $end
$var wire 1 X" c2d_csrw_out2_en_W $end
$var wire 1 W" c2d_dmemreq_type_M $end
$var wire 1 V" c2d_dmemreq_val_M $end
$var wire 1 ;" c2d_imemreq_val_F $end
$var wire 2 4# c2d_imm_type_D [1:0] $end
$var wire 2 5# c2d_op1_byp_sel_D [1:0] $end
$var wire 1 S" c2d_op1_sel_D $end
$var wire 2 6# c2d_op2_byp_sel_D [1:0] $end
$var wire 2 7# c2d_op2_sel_D [1:0] $end
$var wire 2 8# c2d_pc_sel_F [1:0] $end
$var wire 1 O" c2d_reg_en_D $end
$var wire 1 N" c2d_reg_en_F $end
$var wire 2 9# c2d_result_sel_X [1:0] $end
$var wire 5 :# c2d_rf_waddr_W [4:0] $end
$var wire 1 K" c2d_rf_wen_W $end
$var wire 1 J" c2d_wb_sel_M $end
$var wire 32 ;# d2c_inst [31:0] $end
$var wire 32 <# dmemreq_addr [31:0] $end
$var wire 1 8 dmemreq_type $end
$var wire 1 7 dmemreq_val $end
$var wire 32 =# dmemreq_wdata [31:0] $end
$var wire 32 ># dmemresp_rdata [31:0] $end
$var wire 32 ?# imemreq_addr [31:0] $end
$var wire 1 3 imemreq_val $end
$var wire 32 @# imemresp_data [31:0] $end
$var wire 32 A# in0 [31:0] $end
$var wire 32 B# in1 [31:0] $end
$var wire 32 C# in2 [31:0] $end
$var wire 32 D# inst_next [31:0] $end
$var wire 32 E# pc_jr [31:0] $end
$var wire 32 F# pc_jtarg [31:0] $end
$var wire 32 G# result_W_next [31:0] $end
$var wire 5 H# rf_waddr [4:0] $end
$var wire 32 I# rf_wdata [31:0] $end
$var wire 1 J# rf_wen $end
$var wire 32 K# trace_data [31:0] $end
$var wire 32 L# sd_X [31:0] $end
$var wire 32 M# sd_M [31:0] $end
$var wire 1 - rst $end
$var wire 5 N# rs2_addr [4:0] $end
$var wire 32 O# rs2 [31:0] $end
$var wire 5 P# rs1_addr [4:0] $end
$var wire 32 Q# rs1 [31:0] $end
$var wire 32 R# result_X_next [31:0] $end
$var wire 32 S# result_X [31:0] $end
$var wire 32 T# result_M_next [31:0] $end
$var wire 32 U# result_M [31:0] $end
$var wire 32 V# pc_targ [31:0] $end
$var wire 32 W# pc_plus4 [31:0] $end
$var wire 32 X# pc_next [31:0] $end
$var wire 32 Y# pc_btarg [31:0] $end
$var wire 32 Z# pc [31:0] $end
$var wire 32 [# out_XM [31:0] $end
$var wire 32 \# out_MW [31:0] $end
$var wire 32 ]# out_DX [31:0] $end
$var wire 32 ^# out2 [31:0] $end
$var wire 32 _# out1 [31:0] $end
$var wire 32 `# out0 [31:0] $end
$var wire 32 a# op2_next [31:0] $end
$var wire 32 b# op2_bypass [31:0] $end
$var wire 32 c# op2 [31:0] $end
$var wire 32 d# op1_next [31:0] $end
$var wire 32 e# op1_bypass [31:0] $end
$var wire 32 f# op1 [31:0] $end
$var wire 32 g# mul_out [31:0] $end
$var wire 32 h# inst_pc [31:0] $end
$var wire 32 i# inst [31:0] $end
$var wire 32 j# imm [31:0] $end
$var wire 1 I" d2c_eq_X $end
$var wire 32 k# csrr_next [31:0] $end
$var wire 32 l# csrr [31:0] $end
$var wire 1 : clk $end
$var wire 32 m# alu_out [31:0] $end
$scope module RF $end
$var wire 5 n# raddr0 [4:0] $end
$var wire 5 o# raddr1 [4:0] $end
$var wire 5 p# waddr [4:0] $end
$var wire 32 q# wdata [31:0] $end
$var wire 1 J# wen $end
$var wire 1 : clk $end
$var reg 32 r# rdata0 [31:0] $end
$var reg 32 s# rdata1 [31:0] $end
$upscope $end
$scope module alu $end
$var wire 1 \" op $end
$var wire 32 t# sum [31:0] $end
$var wire 32 u# out [31:0] $end
$var wire 32 v# in1 [31:0] $end
$var wire 32 w# in0 [31:0] $end
$var wire 1 x# eq $end
$scope module adder $end
$var wire 32 y# in1 [31:0] $end
$var wire 32 z# in0 [31:0] $end
$var reg 32 {# sum [31:0] $end
$upscope $end
$scope module eq_comp $end
$var wire 32 |# in1 [31:0] $end
$var wire 32 }# in0 [31:0] $end
$var reg 1 x# eq $end
$upscope $end
$scope module out_mux $end
$var wire 32 ~# in0 [31:0] $end
$var wire 32 !$ in1 [31:0] $end
$var wire 1 \" sel $end
$var reg 32 "$ out [31:0] $end
$upscope $end
$upscope $end
$scope module btarg_DX $end
$var wire 1 #$ en $end
$var wire 1 - rst $end
$var wire 32 $$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 %$ q [31:0] $end
$upscope $end
$scope module csrr_DX $end
$var wire 1 &$ en $end
$var wire 1 - rst $end
$var wire 32 '$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 ($ q [31:0] $end
$upscope $end
$scope module csrr_mux $end
$var wire 32 )$ in0 [31:0] $end
$var wire 32 *$ in1 [31:0] $end
$var wire 32 +$ in2 [31:0] $end
$var wire 32 ,$ in3 [31:0] $end
$var wire 2 -$ sel [1:0] $end
$var reg 32 .$ out [31:0] $end
$upscope $end
$scope module csrw_out0 $end
$var wire 1 Z" en $end
$var wire 1 - rst $end
$var wire 32 /$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 0$ q [31:0] $end
$upscope $end
$scope module csrw_out1 $end
$var wire 1 Y" en $end
$var wire 1 - rst $end
$var wire 32 1$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 2$ q [31:0] $end
$upscope $end
$scope module csrw_out2 $end
$var wire 1 X" en $end
$var wire 1 - rst $end
$var wire 32 3$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 4$ q [31:0] $end
$upscope $end
$scope module csrw_out_DX $end
$var wire 1 5$ en $end
$var wire 1 - rst $end
$var wire 32 6$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 7$ q [31:0] $end
$upscope $end
$scope module csrw_out_MW $end
$var wire 1 8$ en $end
$var wire 1 - rst $end
$var wire 32 9$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 :$ q [31:0] $end
$upscope $end
$scope module csrw_out_XM $end
$var wire 32 ;$ d [31:0] $end
$var wire 1 <$ en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 =$ q [31:0] $end
$upscope $end
$scope module immgen $end
$var wire 2 >$ imm_type [1:0] $end
$var wire 32 ?$ inst [31:0] $end
$var reg 32 @$ imm [31:0] $end
$var reg 7 A$ inst_unused [6:0] $end
$upscope $end
$scope module ir_FD $end
$var wire 32 B$ d [31:0] $end
$var wire 1 O" en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 C$ q [31:0] $end
$upscope $end
$scope module mul $end
$var wire 32 D$ in1 [31:0] $end
$var wire 32 E$ in0 [31:0] $end
$var reg 32 F$ prod [31:0] $end
$upscope $end
$scope module op1_DX $end
$var wire 1 G$ en $end
$var wire 1 - rst $end
$var wire 32 H$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 I$ q [31:0] $end
$upscope $end
$scope module op1_bypass_mux $end
$var wire 32 J$ in0 [31:0] $end
$var wire 32 K$ in3 [31:0] $end
$var wire 2 L$ sel [1:0] $end
$var wire 32 M$ in2 [31:0] $end
$var wire 32 N$ in1 [31:0] $end
$var reg 32 O$ out [31:0] $end
$upscope $end
$scope module op1_mux $end
$var wire 32 P$ in0 [31:0] $end
$var wire 1 S" sel $end
$var wire 32 Q$ in1 [31:0] $end
$var reg 32 R$ out [31:0] $end
$upscope $end
$scope module op2_DX $end
$var wire 1 S$ en $end
$var wire 1 - rst $end
$var wire 32 T$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 U$ q [31:0] $end
$upscope $end
$scope module op2_bypass_mux $end
$var wire 32 V$ in0 [31:0] $end
$var wire 32 W$ in3 [31:0] $end
$var wire 2 X$ sel [1:0] $end
$var wire 32 Y$ in2 [31:0] $end
$var wire 32 Z$ in1 [31:0] $end
$var reg 32 [$ out [31:0] $end
$upscope $end
$scope module op2_mux $end
$var wire 32 \$ in0 [31:0] $end
$var wire 32 ]$ in1 [31:0] $end
$var wire 32 ^$ in2 [31:0] $end
$var wire 32 _$ in3 [31:0] $end
$var wire 2 `$ sel [1:0] $end
$var reg 32 a$ out [31:0] $end
$upscope $end
$scope module pc_F $end
$var wire 1 N" en $end
$var wire 1 - rst $end
$var wire 32 b$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 c$ q [31:0] $end
$upscope $end
$scope module pc_FD $end
$var wire 32 d$ d [31:0] $end
$var wire 1 O" en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 e$ q [31:0] $end
$upscope $end
$scope module pc_mux $end
$var wire 32 f$ in1 [31:0] $end
$var wire 32 g$ in2 [31:0] $end
$var wire 32 h$ in3 [31:0] $end
$var wire 2 i$ sel [1:0] $end
$var wire 32 j$ in0 [31:0] $end
$var reg 32 k$ out [31:0] $end
$upscope $end
$scope module pc_plus4_adder $end
$var wire 32 l$ in0 [31:0] $end
$var wire 32 m$ in1 [31:0] $end
$var reg 32 n$ sum [31:0] $end
$upscope $end
$scope module pc_targ_adder $end
$var wire 32 o$ in0 [31:0] $end
$var wire 32 p$ in1 [31:0] $end
$var reg 32 q$ sum [31:0] $end
$upscope $end
$scope module result_MW $end
$var wire 1 r$ en $end
$var wire 1 - rst $end
$var wire 32 s$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 t$ q [31:0] $end
$upscope $end
$scope module result_XM $end
$var wire 1 u$ en $end
$var wire 1 - rst $end
$var wire 32 v$ d [31:0] $end
$var wire 1 : clk $end
$var reg 32 w$ q [31:0] $end
$upscope $end
$scope module result_X_mux $end
$var wire 32 x$ in0 [31:0] $end
$var wire 32 y$ in1 [31:0] $end
$var wire 32 z$ in2 [31:0] $end
$var wire 32 {$ in3 [31:0] $end
$var wire 2 |$ sel [1:0] $end
$var reg 32 }$ out [31:0] $end
$upscope $end
$scope module sd_DX $end
$var wire 32 ~$ d [31:0] $end
$var wire 1 !% en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 "% q [31:0] $end
$upscope $end
$scope module sd_XM $end
$var wire 32 #% d [31:0] $end
$var wire 1 $% en $end
$var wire 1 - rst $end
$var wire 1 : clk $end
$var reg 32 %% q [31:0] $end
$upscope $end
$scope module wb_mux $end
$var wire 32 &% in0 [31:0] $end
$var wire 32 '% in1 [31:0] $end
$var wire 1 J" sel $end
$var reg 32 (% out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module t $end
$var reg 1 : clk $end
$var reg 1 )% failed $end
$var reg 1 - rst $end
$var integer 32 *% cycles [31:0] $end
$var integer 32 +% n [31:0] $end
$var integer 32 ,% seed [31:0] $end
$var integer 32 -% test_case [31:0] $end
$scope task test_bench_begin $end
$upscope $end
$scope task test_bench_end $end
$upscope $end
$scope task test_case_begin $end
$upscope $end
$upscope $end
$scope task asm $end
$var reg 32 .% addr [31:0] $end
$upscope $end
$scope task check_trace $end
$var reg 32 /% data [31:0] $end
$upscope $end
$scope task data $end
$var reg 32 0% addr [31:0] $end
$var reg 32 1% data_ [31:0] $end
$upscope $end
$scope task test_simple $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1%
bx 0%
bx /%
bx .%
b0 -%
b11011110101011011011111011101111 ,%
b0 +%
b0 *%
0)%
bx (%
bx '%
bx &%
bx %%
1$%
bx #%
bx "%
1!%
bx ~$
bx }$
bx |$
b0 {$
bx z$
bx y$
bx x$
bx w$
bx v$
1u$
bx t$
bx s$
1r$
bx q$
bx p$
bx o$
bx n$
b100 m$
bx l$
bx k$
bx j$
b0 i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
b0 _$
b100 ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
b0 X$
bx W$
bx V$
bx U$
bx T$
1S$
bx R$
bx Q$
bx P$
bx O$
bx N$
bx M$
b0 L$
bx K$
bx J$
bx I$
bx H$
1G$
bx F$
bx E$
bx D$
bx C$
bx B$
bx A$
bx @$
bx ?$
bx >$
bx =$
1<$
bx ;$
bx :$
bx 9$
18$
bx 7$
bx 6$
15$
bx 4$
bx 3$
bx 2$
bx 1$
bx 0$
bx /$
bx .$
bx -$
b0 ,$
bx +$
bx *$
bx )$
bx ($
bx '$
1&$
bx %$
bx $$
1#$
bx "$
b0x !$
bx ~#
bx }#
bx |#
bx {#
bx z#
bx y#
xx#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
xJ#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
b0 8#
bx 7#
b0 6#
b0 5#
bx 4#
bx 3#
12#
11#
10#
x/#
1.#
x-#
bx ,#
1+#
bx *#
bx )#
bx (#
1'#
bx &#
1%#
bx $#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
bx v"
bx u"
bx t"
bx s"
bx r"
b0 q"
bx p"
b0 o"
b0 n"
bx m"
bx l"
xk"
xj"
xi"
xh"
xg"
xf"
bx e"
bx d"
bx c"
bx b"
xa"
x`"
x_"
x^"
bx ]"
x\"
bx ["
0Z"
0Y"
0X"
xW"
xV"
bx U"
b0 T"
xS"
b0 R"
bx Q"
b0 P"
xO"
xN"
bx M"
bx L"
xK"
xJ"
xI"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
1;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
xP
bx O
bx N
bx M
xL
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
xA
bx @
bx ?
bx >
bx =
bx <
bx ;
1:
bx 9
x8
x7
bx 6
bx 5
bx 4
13
bx 2
bx 1
bx 0
bx /
bx .
x-
bx ,
bx +
z*
z)
bz (
bz '
bz &
z%
z$
bz #
bz "
z!
$end
#1
1A
1-
#5
0:
#10
b0 b#
b0 [$
b0 \$
b0 ~$
b0 E#
b0 f$
b0 e#
b0 6$
b0 O$
b0 P$
0-#
b0 O#
b0 s#
b0 V$
b0 Q#
b0 r#
b0 J$
1N"
1O"
1/#
b100 X#
b100 b$
b100 k$
b0 N#
b0 o#
b0 P#
b0 n#
b0 t#
b0 {#
b0 ~#
b1 !$
1x#
b0 g#
b0 F$
b0 y$
0x"
0w"
0y"
0{"
0z"
0i"
0h"
0g"
0f"
0k"
0j"
0!#
0~"
0##
0"#
0}"
0|"
b100 W#
b100 j$
b100 n$
b0 A$
b0 b"
b0 &#
b0 *#
b0 d"
b0 (#
b0 ,#
b0 c"
b0 )#
0a"
0^"
0`"
0_"
b0 @
b0 4
b0 B
b0 E"
b0 ?#
b0 Z#
b0 c$
b0 d$
b0 l$
b0 ]"
b0 $#
b0 H"
b0 e"
b0 ;#
b0 i#
b0 ?$
b0 C$
b0 h#
b0 Q$
b0 e$
b0 o$
b0 Y#
b0 %$
b0 h$
b0 f#
b0 w#
b0 z#
b0 }#
b0 E$
b0 I$
b0 c#
b0 v#
b0 y#
b0 |#
b0 D$
b0 U$
b0 L#
b0 "%
b0 #%
b0 l#
b0 ($
b0 z$
b0 ]#
b0 7$
b0 ;$
b0 ?
b0 9
b0 D
b0 G"
b0 <#
b0 S#
b0 w$
b0 &%
b0 6
b0 C
b0 F"
b0 =#
b0 M#
b0 %%
b0 [#
b0 9$
b0 =$
b0 .
b0 A"
b0 K#
b0 I#
b0 q#
b0 G#
b0 K$
b0 W$
b0 U#
b0 t$
b0 \#
b0 /$
b0 1$
b0 3$
b0 :$
b0 1
b0 D"
b0 `#
b0 0$
b0 0
b0 C"
b0 _#
b0 2$
b0 /
b0 B"
b0 ^#
b0 4$
1:
#15
0:
#20
1:
#25
0:
#30
1:
#31
b1000000000000010010011 D#
b1000000000000010010011 B$
b1000000000000010010011 2
b1000000000000010010011 G
b1000000000000010010011 ="
b1000000000000010010011 @#
b1 q
b1 r
b1 s
bx _
b100 E
b100001000000010110011 :"
b10 J
b1100 -"
b1 ,"
b10 ."
b10 a
b1 `
b1 b
b1 u
b0 v
b110010 t
bx Y
bx ^
bx ]
b11 o
bx Z
b100 p
b100 9"
b100 8"
b100 .%
0A
0-
#35
0:
#40
bx b#
bx [$
bx \$
bx ~$
bx O#
bx s#
bx V$
b1000 X#
b1000 b$
b1000 k$
b10 a#
b10 T$
b10 a$
b10 F#
b10 g$
b10 V#
b10 $$
b10 q$
1-#
b10 N#
b10 o#
b1000 W#
b1000 j$
b1000 n$
b10 j#
b10 @$
b10 ]$
b10 p$
b10011 A$
b0 d#
b0 H$
b0 R$
bx t#
bx {#
bx ~#
b0x !$
xx#
bx g#
bx F$
bx y$
b100001000000010110011 D#
b100001000000010110011 B$
b100001000000010110011 2
b100001000000010110011 G
b100001000000010110011 ="
b100001000000010110011 @#
1z"
b1 Q"
b1 p"
b1 7#
b1 `$
0S"
b0 U"
b0 m"
b0 4#
b0 >$
bx .
bx A"
bx K#
bx I#
bx q#
bx G#
bx K$
bx W$
bx U#
bx t$
bx ?
bx 9
bx D
bx G"
bx <#
bx S#
bx w$
bx &%
bx l#
bx ($
bx z$
bx c#
bx v#
bx y#
bx |#
bx D$
bx U$
bx f#
bx w#
bx z#
bx }#
bx E$
bx I$
bx Y#
bx %$
bx h$
b1000000000000010010011 ]"
b1000000000000010010011 $#
b1000000000000010010011 H"
b1000000000000010010011 e"
b1000000000000010010011 ;#
b1000000000000010010011 i#
b1000000000000010010011 ?$
b1000000000000010010011 C$
b100 @
b100 4
b100 B
b100 E"
b100 ?#
b100 Z#
b100 c$
b100 d$
b100 l$
1a"
b1 *%
1:
#45
0:
#50
b10 d#
b10 H$
b10 R$
b10 b#
b10 [$
b10 \$
b10 ~$
b10 E#
b10 f$
b10 e#
b10 6$
b10 O$
b10 P$
b10 R#
b10 N$
b10 Z$
b10 v$
b10 }$
0I"
b1 T"
b1 n"
b1 5#
b1 L$
b1 R"
b1 o"
b1 6#
b1 X$
1k"
1j"
bx Q#
bx r#
bx J$
b1100 X#
b1100 b$
b1100 k$
b10 a#
b10 T$
b10 a$
b10 m#
b10 u#
b10 "$
b10 x$
bx D#
bx B$
bx 2
bx G
bx ="
bx @#
b1 N#
b1 o#
b1 P#
b1 n#
1y"
1{"
b0 Q"
b0 p"
b0 7#
b0 `$
bx U"
bx m"
bx 4#
bx >$
b0 M"
b0 r"
b0 9#
b0 |$
0\"
b1100 W#
b1100 j$
b1100 n$
b1 j#
b1 @$
b1 ]$
b1 p$
b110011 A$
b101 F#
b101 g$
b101 V#
b101 $$
b101 q$
b10 t#
b10 {#
b10 ~#
b0 !$
0x#
b0 g#
b0 F$
b0 y$
b10 *%
b1000000000000010010011 b"
b1000000000000010010011 &#
b1000000000000010010011 *#
1^"
b1000 @
b1000 4
b1000 B
b1000 E"
b1000 ?#
b1000 Z#
b1000 c$
b1000 d$
b1000 l$
b100001000000010110011 ]"
b100001000000010110011 $#
b100001000000010110011 H"
b100001000000010110011 e"
b100001000000010110011 ;#
b100001000000010110011 i#
b100001000000010110011 ?$
b100001000000010110011 C$
b100 h#
b100 Q$
b100 e$
b100 o$
b10 Y#
b10 %$
b10 h$
b0 f#
b0 w#
b0 z#
b0 }#
b0 E$
b0 I$
b10 c#
b10 v#
b10 y#
b10 |#
b10 D$
b10 U$
bx L#
bx "%
bx #%
1:
#55
0:
#60
b100 R#
b100 N$
b100 Z$
b100 v$
b100 }$
bx b#
bx [$
bx \$
bx ~$
bx E#
bx f$
bx e#
bx 6$
bx O$
bx P$
x/#
b10000 X#
b10000 b$
b10000 k$
b100 m#
b100 u#
b100 "$
b100 x$
xg"
xf"
b0 R"
b0 o"
b0 6#
b0 X$
b0 T"
b0 n"
b0 5#
b0 L$
bx N#
bx o#
bx P#
bx n#
b10000 W#
b10000 j$
b10000 n$
bx A$
b1001 F#
b1001 g$
b1001 V#
b1001 $$
b1001 q$
b100 t#
b100 {#
b100 ~#
b1 !$
1x#
b100 g#
b100 F$
b100 y$
b10 T#
b10 M$
b10 Y$
b10 s$
b10 (%
0J"
07
0V"
1w"
x{"
xz"
xk"
xj"
x}"
bx Q"
bx p"
bx 7#
bx `$
xS"
bx 6
bx C
bx F"
bx =#
bx M#
bx %%
b10 ?
b10 9
b10 D
b10 G"
b10 <#
b10 S#
b10 w$
b10 &%
b10 ]#
b10 7$
b10 ;$
b10 L#
b10 "%
b10 #%
b10 f#
b10 w#
b10 z#
b10 }#
b10 E$
b10 I$
b101 Y#
b101 %$
b101 h$
b1000 h#
b1000 Q$
b1000 e$
b1000 o$
bx ]"
bx $#
bx H"
bx e"
bx ;#
bx i#
bx ?$
bx C$
b1100 @
b1100 4
b1100 B
b1100 E"
b1100 ?#
b1100 Z#
b1100 c$
b1100 d$
b1100 l$
1`"
b1000000000000010010011 d"
b1000000000000010010011 (#
b1000000000000010010011 ,#
b100001000000010110011 b"
b100001000000010110011 &#
b100001000000010110011 *#
b11 *%
1:
#65
0:
#70
x-#
xi"
xh"
xN"
xO"
b10100 X#
b10100 b$
b10100 k$
b100 T#
b100 M$
b100 Y$
b100 s$
b100 (%
1x"
xy"
x!#
x~"
x##
x"#
x|"
bx M"
bx r"
bx 9#
bx |$
x\"
b1 H#
b1 p#
b1 L"
b1 s"
b1 :#
1J#
1K"
b1 v"
b10100 W#
b10100 j$
b10100 n$
b1101 F#
b1101 g$
b1101 V#
b1101 $$
b1101 q$
b100 *%
bx b"
bx &#
bx *#
b100001000000010110011 d"
b100001000000010110011 (#
b100001000000010110011 ,#
b1000000000000010010011 c"
b1000000000000010010011 )#
xa"
1_"
b10000 @
b10000 4
b10000 B
b10000 E"
b10000 ?#
b10000 Z#
b10000 c$
b10000 d$
b10000 l$
b1100 h#
b1100 Q$
b1100 e$
b1100 o$
b1001 Y#
b1001 %$
b1001 h$
bx L#
bx "%
bx #%
bx ]#
bx 7$
bx ;$
b100 ?
b100 9
b100 D
b100 G"
b100 <#
b100 S#
b100 w$
b100 &%
b10 6
b10 C
b10 F"
b10 =#
b10 M#
b10 %%
b10 [#
b10 9$
b10 =$
b10 .
b10 A"
b10 K#
b10 I#
b10 q#
b10 G#
b10 K$
b10 W$
b10 U#
b10 t$
1:
#71
b10 /%
#75
0:
#80
bx X#
bx b$
bx k$
bx W#
bx j$
bx n$
bx F#
bx g$
bx V#
bx $$
bx q$
xw"
xJ"
x7
xV"
b10 \#
b10 /$
b10 1$
b10 3$
b10 :$
b100 .
b100 A"
b100 K#
b100 I#
b100 q#
b100 G#
b100 K$
b100 W$
b100 U#
b100 t$
bx [#
bx 9$
bx =$
bx 6
bx C
bx F"
bx =#
bx M#
bx %%
b1101 Y#
b1101 %$
b1101 h$
b0xxx00 h#
b0xxx00 Q$
b0xxx00 e$
b0xxx00 o$
b10x00 @
b10x00 4
b10x00 B
b10x00 E"
b10x00 ?#
b10x00 Z#
b10x00 c$
b10x00 d$
b10x00 l$
x^"
b100001000000010110011 c"
b100001000000010110011 )#
bx d"
bx (#
bx ,#
b101 *%
1:
#81
b100 /%
#85
0:
#90
xx"
bx H#
bx p#
bx L"
bx s"
bx :#
xJ#
xK"
bx v"
b110 *%
bx c"
bx )#
x`"
bx @
bx 4
bx B
bx E"
bx ?#
bx Z#
bx c$
bx d$
bx l$
bx Y#
bx %$
bx h$
bx \#
bx /$
bx 1$
bx 3$
bx :$
1:
#91
