{
  "Top": "hls_fast_corner",
  "RtlTop": "hls_fast_corner",
  "PcoreTop": "hls_fast_corner_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports rows[*]]",
      "set_false_path -through [get_ports cols[*]]",
      "set_false_path -through [get_ports threhold[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_fast_corner",
    "Version": "1.0",
    "DisplayName": "Hls_fast_corner",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/Top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/CvtColor.vhd",
      "impl\/vhdl\/Dilate.vhd",
      "impl\/vhdl\/Duplicate.vhd",
      "impl\/vhdl\/FAST_t_opr.vhd",
      "impl\/vhdl\/FAST_t_opr_core_bkbM.vhd",
      "impl\/vhdl\/FAST_t_opr_k_buf_eOg.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d20000_A.vhd",
      "impl\/vhdl\/hls_fast_corner_mbkb.vhd",
      "impl\/vhdl\/hls_fast_corner_mcud.vhd",
      "impl\/vhdl\/hls_fast_corner_mdEe.vhd",
      "impl\/vhdl\/hls_fast_corner_mpcA.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/max_int_s.vhd",
      "impl\/vhdl\/min_int_s.vhd",
      "impl\/vhdl\/PaintMask.vhd",
      "impl\/vhdl\/reg_int_s.vhd",
      "impl\/vhdl\/start_for_CvtColorcU.vhd",
      "impl\/vhdl\/start_for_Dilate_U0.vhd",
      "impl\/vhdl\/start_for_DuplicaqcK.vhd",
      "impl\/vhdl\/start_for_FAST_t_tde.vhd",
      "impl\/vhdl\/start_for_Mat2AXIudo.vhd",
      "impl\/vhdl\/start_for_PaintMasc4.vhd",
      "impl\/vhdl\/hls_fast_corner.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/CvtColor.v",
      "impl\/verilog\/Dilate.v",
      "impl\/verilog\/Duplicate.v",
      "impl\/verilog\/FAST_t_opr.v",
      "impl\/verilog\/FAST_t_opr_core_bkbM.v",
      "impl\/verilog\/FAST_t_opr_k_buf_eOg.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d20000_A.v",
      "impl\/verilog\/hls_fast_corner_mbkb.v",
      "impl\/verilog\/hls_fast_corner_mcud.v",
      "impl\/verilog\/hls_fast_corner_mdEe.v",
      "impl\/verilog\/hls_fast_corner_mpcA.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/max_int_s.v",
      "impl\/verilog\/min_int_s.v",
      "impl\/verilog\/PaintMask.v",
      "impl\/verilog\/reg_int_s.v",
      "impl\/verilog\/start_for_CvtColorcU.v",
      "impl\/verilog\/start_for_Dilate_U0.v",
      "impl\/verilog\/start_for_DuplicaqcK.v",
      "impl\/verilog\/start_for_FAST_t_tde.v",
      "impl\/verilog\/start_for_Mat2AXIudo.v",
      "impl\/verilog\/start_for_PaintMasc4.v",
      "impl\/verilog\/hls_fast_corner.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/AXIvideo2Mat.v",
      "impl\/verilog.pcore\/CvtColor.v",
      "impl\/verilog.pcore\/Dilate.v",
      "impl\/verilog.pcore\/Duplicate.v",
      "impl\/verilog.pcore\/FAST_t_opr.v",
      "impl\/verilog.pcore\/FAST_t_opr_core_bkbM.v",
      "impl\/verilog.pcore\/FAST_t_opr_k_buf_eOg.v",
      "impl\/verilog.pcore\/fifo_w8_d2_A.v",
      "impl\/verilog.pcore\/fifo_w8_d20000_A.v",
      "impl\/verilog.pcore\/hls_fast_corner.v",
      "impl\/verilog.pcore\/hls_fast_corner_ap_rst_n_if.v",
      "impl\/verilog.pcore\/hls_fast_corner_CONTROL_BUS_if.v",
      "impl\/verilog.pcore\/hls_fast_corner_mbkb.v",
      "impl\/verilog.pcore\/hls_fast_corner_mcud.v",
      "impl\/verilog.pcore\/hls_fast_corner_mdEe.v",
      "impl\/verilog.pcore\/hls_fast_corner_mpcA.v",
      "impl\/verilog.pcore\/Mat2AXIvideo.v",
      "impl\/verilog.pcore\/max_int_s.v",
      "impl\/verilog.pcore\/min_int_s.v",
      "impl\/verilog.pcore\/PaintMask.v",
      "impl\/verilog.pcore\/reg_int_s.v",
      "impl\/verilog.pcore\/start_for_CvtColorcU.v",
      "impl\/verilog.pcore\/start_for_Dilate_U0.v",
      "impl\/verilog.pcore\/start_for_DuplicaqcK.v",
      "impl\/verilog.pcore\/start_for_FAST_t_tde.v",
      "impl\/verilog.pcore\/start_for_Mat2AXIudo.v",
      "impl\/verilog.pcore\/start_for_PaintMasc4.v",
      "impl\/verilog.pcore\/hls_fast_corner_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/data\/hls_fast_corner_top.mdd",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/data\/hls_fast_corner_top.tcl",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/src\/xhls_fast_corner.c",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/src\/xhls_fast_corner.h",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/src\/xhls_fast_corner_hw.h",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/src\/xhls_fast_corner_linux.c",
      "impl\/misc\/drivers\/hls_fast_corner_top_v1_0\/src\/xhls_fast_corner_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Dj\/Desktop\/HLS\/solution1\/.autopilot\/db\/hls_fast_corner.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "INPUT_STREAM OUTPUT_STREAM",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "cols": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "rows": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "threhold": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "PcoreInterfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "S_AXI_CONTROL_BUS": {
      "type": "axi4lite",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "module_info": "addr_bits 6 include_register 1 reg_map {0 {name ADDR_AP_CTRL type ap_ctrl sigs {ap_idle ap_done ap_ready ap_start}} 4 {name ADDR_GIE type gie sigs gie} 8 {name ADDR_IER type ier sigs ier} 12 {name ADDR_ISR type isr sigs isr} 16 {name ADDR_ROWS_CTRL type i_none sigs rows} 20 {name ADDR_ROWS_DATA_0 type i_data sigs {rows[31:0]}} 24 {name ADDR_COLS_CTRL type i_none sigs cols} 28 {name ADDR_COLS_DATA_0 type i_data sigs {cols[31:0]}} 32 {name ADDR_THREHOLD_CTRL type i_none sigs threhold} 36 {name ADDR_THREHOLD_DATA_0 type i_data sigs {threhold[31:0]}}} include_memory 0 mem_map {} include_interrupt 1 task_handshake 1 has_ap_continue 0",
      "is_pcore_adaptor": "1"
    },
    "aclk": {
      "type": "clock",
      "buses": "S_AXI_CONTROL_BUS INPUT_STREAM OUTPUT_STREAM",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "interrupt": {
      "type": "interrupt",
      "is_pcore_adaptor": "1"
    }
  },
  "RtlPorts": {
    "INPUT_STREAM_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_STREAM_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_STREAM_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    },
    "threhold": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "INPUT_STREAM_V_data_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_keep_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_strb_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_user_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_last_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_id_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_dest_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "OUTPUT_STREAM_V_data_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_keep_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_strb_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_user_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_last_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_id_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_dest_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "rows": {
      "interfaceRef": "rows",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cols": {
      "interfaceRef": "cols",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "threhold": {
      "interfaceRef": "threhold",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_fast_corner",
      "Instances": [
        {
          "ModuleName": "FAST_t_opr",
          "InstanceName": "FAST_t_opr_U0",
          "Instances": [
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_1_i_min_int_s_fu_609"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_3_i_min_int_s_fu_615"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_5_i_min_int_s_fu_621"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_7_i_min_int_s_fu_627"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_9_i_min_int_s_fu_633"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_1_i_min_int_s_fu_639"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_3_i_min_int_s_fu_645"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_5_i_min_int_s_fu_651"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_i_min_int_s_fu_657"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_7_i_min_int_s_fu_663"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_1_i_min_int_s_fu_669"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_2_i_min_int_s_fu_675"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_61_4_i_min_int_s_fu_681"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_9_i_min_int_s_fu_687"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_3_i_min_int_s_fu_693"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_i_min_int_s_fu_699"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_i_min_int_s_fu_705"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_i_min_int_s_fu_711"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_i_min_int_s_fu_717"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_2_i_min_int_s_fu_723"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_68_4_i_min_int_s_fu_729"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_5_i_min_int_s_fu_735"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_1_i_min_int_s_fu_741"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_1_i_min_int_s_fu_747"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_i_min_int_s_fu_753"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_1_i_min_int_s_fu_759"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_7_i_min_int_s_fu_766"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_9_i_min_int_s_fu_772"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_i_min_int_s_fu_778"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_2_i_min_int_s_fu_784"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_75_4_i_min_int_s_fu_790"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_2_i_min_int_s_fu_796"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_2_i_min_int_s_fu_802"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_1_i_min_int_s_fu_808"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_2_i_min_int_s_fu_814"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_3_i_min_int_s_fu_821"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_3_i_min_int_s_fu_827"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_2_i_min_int_s_fu_833"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_3_i_min_int_s_fu_839"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_4_i_min_int_s_fu_846"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_4_i_min_int_s_fu_852"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_3_i_min_int_s_fu_858"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_4_i_min_int_s_fu_864"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_5_i_min_int_s_fu_871"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_5_i_min_int_s_fu_877"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_4_i_min_int_s_fu_883"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_5_i_min_int_s_fu_889"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_6_i_min_int_s_fu_896"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_6_i_min_int_s_fu_902"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_5_i_min_int_s_fu_908"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_6_i_min_int_s_fu_914"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_83_7_i_min_int_s_fu_921"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "tmp_86_7_i_min_int_s_fu_927"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_6_i_min_int_s_fu_933"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_1_7_i_min_int_s_fu_939"
            },
            {
              "ModuleName": "min_int_s",
              "InstanceName": "b0_2_7_i_min_int_s_fu_946"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_1_i_max_int_s_fu_952"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_3_i_max_int_s_fu_958"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_5_i_max_int_s_fu_964"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_7_i_max_int_s_fu_970"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_9_i_max_int_s_fu_976"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_1_i_max_int_s_fu_982"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_3_i_max_int_s_fu_988"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_5_i_max_int_s_fu_994"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_i_max_int_s_fu_1000"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_7_i_max_int_s_fu_1006"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_1_i_max_int_s_fu_1012"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_2_i_max_int_s_fu_1018"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_63_4_i_max_int_s_fu_1024"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_9_i_max_int_s_fu_1030"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_3_i_max_int_s_fu_1036"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_i_max_int_s_fu_1042"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_i_max_int_s_fu_1049"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_i_max_int_s_fu_1056"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_i_max_int_s_fu_1062"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_2_i_max_int_s_fu_1068"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_70_4_i_max_int_s_fu_1074"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_5_i_max_int_s_fu_1080"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_i_max_int_s_fu_1086"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_1_i_max_int_s_fu_1092"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_1_i_max_int_s_fu_1100"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_1_i_max_int_s_fu_1107"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_7_i_max_int_s_fu_1113"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_9_i_max_int_s_fu_1119"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_i_max_int_s_fu_1125"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_2_i_max_int_s_fu_1131"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_77_4_i_max_int_s_fu_1137"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_1_i_max_int_s_fu_1143"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_2_i_max_int_s_fu_1149"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_2_i_max_int_s_fu_1157"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_2_i_max_int_s_fu_1164"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_2_i_max_int_s_fu_1170"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_3_i_max_int_s_fu_1176"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_3_i_max_int_s_fu_1184"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_3_i_max_int_s_fu_1191"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_3_i_max_int_s_fu_1197"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_4_i_max_int_s_fu_1203"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_4_i_max_int_s_fu_1211"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_4_i_max_int_s_fu_1218"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_4_i_max_int_s_fu_1224"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_5_i_max_int_s_fu_1230"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_5_i_max_int_s_fu_1238"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_5_i_max_int_s_fu_1245"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_5_i_max_int_s_fu_1251"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_6_i_max_int_s_fu_1257"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_6_i_max_int_s_fu_1265"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_6_i_max_int_s_fu_1272"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_6_i_max_int_s_fu_1278"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_1_7_i_max_int_s_fu_1284"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_91_7_i_max_int_s_fu_1292"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_94_7_i_max_int_s_fu_1299"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "a0_2_7_i_max_int_s_fu_1305"
            },
            {
              "ModuleName": "max_int_s",
              "InstanceName": "tmp_19_i_max_int_s_fu_1311"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3618"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3625"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3632"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3640"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3648"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3656"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3664"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3671"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3688"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3695"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3702"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3709"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3716"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3723"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3740"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3747"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3754"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3760"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3766"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3773"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3780"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3788"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3818"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3826"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3834"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3842"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3850"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3857"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3864"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3872"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3880"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3888"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3896"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3904"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3912"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3920"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3928"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3936"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3944"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3952"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3960"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3967"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3974"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3981"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3988"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_3995"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_4002"
            },
            {
              "ModuleName": "reg_int_s",
              "InstanceName": "grp_reg_int_s_fu_4009"
            }
          ]
        },
        {
          "ModuleName": "Dilate",
          "InstanceName": "Dilate_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "CvtColor",
          "InstanceName": "CvtColor_U0"
        },
        {
          "ModuleName": "PaintMask",
          "InstanceName": "PaintMask_U0"
        },
        {
          "ModuleName": "Duplicate",
          "InstanceName": "Duplicate_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2079003",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2079003",
          "PipelineII": "3 ~ 2079003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2079000",
            "Latency": "0 ~ 2079000",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "1925",
            "PipelineDepth": "5 ~ 1925",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "383",
          "LUT": "534",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Duplicate": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2076841",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2076841",
          "PipelineII": "1 ~ 2076841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2076840",
            "Latency": "0 ~ 2076840",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1923",
            "PipelineDepth": "3 ~ 1923",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "105",
          "LUT": "283",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "CvtColor": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2080081",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2080081",
          "PipelineII": "1 ~ 2080081",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2080080",
            "Latency": "0 ~ 2080080",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1926",
            "PipelineDepth": "3 ~ 1926",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1923",
                "Latency": "0 ~ 1923",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "277",
          "LUT": "300"
        }
      },
      "min_int_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.171"
        },
        "Area": {
          "FF": "0",
          "LUT": "50",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "reg_int_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "65",
          "LUT": "9",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "max_int_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.171"
        },
        "Area": {
          "FF": "0",
          "LUT": "50",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FAST_t_opr": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.698"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "21"
              }]
          }],
        "Area": {
          "BRAM_18K": "10",
          "FF": "11443",
          "LUT": "10640",
          "DSP48E": "0"
        }
      },
      "Dilate": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "",
          "LatencyWorst": "2087179",
          "PipelineIIMin": "171",
          "PipelineIIMax": "2087179",
          "PipelineII": "171 ~ 2087179",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.397"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "170",
            "LatencyMax": "2087178",
            "Latency": "170 ~ 2087178",
            "PipelineII": "",
            "PipelineDepthMin": "17",
            "PipelineDepthMax": "1929",
            "PipelineDepth": "17 ~ 1929",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "14",
                "LatencyMax": "1926",
                "Latency": "14 ~ 1926",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "FF": "512",
          "LUT": "1574",
          "DSP48E": "0"
        }
      },
      "PaintMask": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.433"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "131",
          "LUT": "305",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2077921",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2077921",
          "PipelineII": "1 ~ 2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2077920",
            "Latency": "0 ~ 2077920",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1924",
            "PipelineDepth": "3 ~ 1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1921",
                "Latency": "0 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "200",
          "LUT": "469",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "hls_fast_corner": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "61",
          "DSP48E": "3",
          "FF": "13759",
          "LUT": "16443"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hls_fast_corner",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-03-05 18:21:40 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
