
P8b.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000060  00800200  000006d2  00000766  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006d2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000084  00800260  00800260  000007c6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000007c6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000007f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000078  00000000  00000000  00000838  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001165  00000000  00000000  000008b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d6e  00000000  00000000  00001a15  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000061f  00000000  00000000  00002783  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000019c  00000000  00000000  00002da4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005ed  00000000  00000000  00002f40  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000813  00000000  00000000  0000352d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000068  00000000  00000000  00003d40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	62 c2       	rjmp	.+1220   	; 0x52a <__vector_25>
  66:	00 00       	nop
  68:	99 c2       	rjmp	.+1330   	; 0x59c <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e2 ed       	ldi	r30, 0xD2	; 210
  fc:	f6 e0       	ldi	r31, 0x06	; 6
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a0 36       	cpi	r26, 0x60	; 96
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a0 e6       	ldi	r26, 0x60	; 96
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a4 3e       	cpi	r26, 0xE4	; 228
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	be d1       	rcall	.+892    	; 0x49c <main>
 120:	d6 c2       	rjmp	.+1452   	; 0x6ce <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <itoa>:
	}
}
void BUFFER_INIT(ring_buffer_t *buffer)
{
	buffer->in_idx = 0;
	buffer->out_idx = 0;
 124:	0f 93       	push	r16
 126:	1f 93       	push	r17
 128:	cf 93       	push	r28
 12a:	df 93       	push	r29
 12c:	fc 01       	movw	r30, r24
 12e:	9b 01       	movw	r18, r22
 130:	c0 e0       	ldi	r28, 0x00	; 0
 132:	d0 e0       	ldi	r29, 0x00	; 0
 134:	04 2f       	mov	r16, r20
 136:	10 e0       	ldi	r17, 0x00	; 0
 138:	02 c0       	rjmp	.+4      	; 0x13e <itoa+0x1a>
 13a:	ec 01       	movw	r28, r24
 13c:	fd 01       	movw	r30, r26
 13e:	c9 01       	movw	r24, r18
 140:	b8 01       	movw	r22, r16
 142:	b1 d2       	rcall	.+1378   	; 0x6a6 <__udivmodhi4>
 144:	26 2f       	mov	r18, r22
 146:	37 2f       	mov	r19, r23
 148:	8a 30       	cpi	r24, 0x0A	; 10
 14a:	91 05       	cpc	r25, r1
 14c:	10 f0       	brcs	.+4      	; 0x152 <itoa+0x2e>
 14e:	89 5c       	subi	r24, 0xC9	; 201
 150:	01 c0       	rjmp	.+2      	; 0x154 <itoa+0x30>
 152:	80 5d       	subi	r24, 0xD0	; 208
 154:	df 01       	movw	r26, r30
 156:	11 96       	adiw	r26, 0x01	; 1
 158:	80 83       	st	Z, r24
 15a:	ce 01       	movw	r24, r28
 15c:	01 96       	adiw	r24, 0x01	; 1
 15e:	21 15       	cp	r18, r1
 160:	31 05       	cpc	r19, r1
 162:	59 f7       	brne	.-42     	; 0x13a <itoa+0x16>
 164:	11 82       	std	Z+1, r1	; 0x01
 166:	a8 1b       	sub	r26, r24
 168:	b9 0b       	sbc	r27, r25
 16a:	20 97       	sbiw	r28, 0x00	; 0
 16c:	99 f0       	breq	.+38     	; 0x194 <itoa+0x70>
 16e:	fd 01       	movw	r30, r26
 170:	a8 0f       	add	r26, r24
 172:	b9 1f       	adc	r27, r25
 174:	80 e0       	ldi	r24, 0x00	; 0
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	20 81       	ld	r18, Z
 17a:	3e 91       	ld	r19, -X
 17c:	23 17       	cp	r18, r19
 17e:	11 f0       	breq	.+4      	; 0x184 <itoa+0x60>
 180:	30 83       	st	Z, r19
 182:	2c 93       	st	X, r18
 184:	01 96       	adiw	r24, 0x01	; 1
 186:	31 96       	adiw	r30, 0x01	; 1
 188:	9e 01       	movw	r18, r28
 18a:	28 1b       	sub	r18, r24
 18c:	39 0b       	sbc	r19, r25
 18e:	82 17       	cp	r24, r18
 190:	93 07       	cpc	r25, r19
 192:	90 f3       	brcs	.-28     	; 0x178 <itoa+0x54>
 194:	df 91       	pop	r29
 196:	cf 91       	pop	r28
 198:	1f 91       	pop	r17
 19a:	0f 91       	pop	r16
 19c:	08 95       	ret

0000019e <UART0_Init>:
void UART0_Init(uint16_t mode)
{
	/*Función para inicializar el puerto serie del ATmega1280/2560 
	  Si mode es 0    9600,8,N,1
	  Si mode es 1    19200,8,N,1 */
	UCSR0A = (1<<U2X0);		//Usart double speed
 19e:	22 e0       	ldi	r18, 0x02	; 2
 1a0:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|~(1<<UCSZ02); // Reception enable | Transmission enable | 9bit disable
 1a4:	2b ef       	ldi	r18, 0xFB	; 251
 1a6:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (3<<UCSZ00);	//8bit enable
 1aa:	26 e0       	ldi	r18, 0x06	; 6
 1ac:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	if(!mode)
 1b0:	89 2b       	or	r24, r25
 1b2:	39 f4       	brne	.+14     	; 0x1c2 <UART0_Init+0x24>
	{
		UBRR0 = 207;	//9600 baud rate UBRR
 1b4:	8f ec       	ldi	r24, 0xCF	; 207
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 1bc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
 1c0:	08 95       	ret
	}else if(mode)
	{
		UBRR0 = 103;	//19.2k baud rate UBRR
 1c2:	87 e6       	ldi	r24, 0x67	; 103
 1c4:	90 e0       	ldi	r25, 0x00	; 0
 1c6:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 1ca:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
 1ce:	08 95       	ret

000001d0 <UART0_putchar>:
		UART0_putchar(*cad++);
	}
}
void UART0_putchar(char data)
{	
	while(BUFFER_FULL(transmision));
 1d0:	e2 ee       	ldi	r30, 0xE2	; 226
 1d2:	f2 e0       	ldi	r31, 0x02	; 2
 1d4:	a3 ee       	ldi	r26, 0xE3	; 227
 1d6:	b2 e0       	ldi	r27, 0x02	; 2
 1d8:	40 81       	ld	r20, Z
 1da:	4f 73       	andi	r20, 0x3F	; 63
 1dc:	20 81       	ld	r18, Z
 1de:	92 2f       	mov	r25, r18
 1e0:	92 95       	swap	r25
 1e2:	96 95       	lsr	r25
 1e4:	96 95       	lsr	r25
 1e6:	93 70       	andi	r25, 0x03	; 3
 1e8:	2c 91       	ld	r18, X
 1ea:	2f 70       	andi	r18, 0x0F	; 15
 1ec:	22 0f       	add	r18, r18
 1ee:	22 0f       	add	r18, r18
 1f0:	29 2b       	or	r18, r25
 1f2:	50 e0       	ldi	r21, 0x00	; 0
 1f4:	30 e0       	ldi	r19, 0x00	; 0
 1f6:	21 50       	subi	r18, 0x01	; 1
 1f8:	31 09       	sbc	r19, r1
 1fa:	42 17       	cp	r20, r18
 1fc:	53 07       	cpc	r21, r19
 1fe:	61 f3       	breq	.-40     	; 0x1d8 <UART0_putchar+0x8>
	
	if(!(BUFFER_FULL(transmision)))
 200:	e2 ee       	ldi	r30, 0xE2	; 226
 202:	f2 e0       	ldi	r31, 0x02	; 2
 204:	40 81       	ld	r20, Z
 206:	4f 73       	andi	r20, 0x3F	; 63
 208:	20 81       	ld	r18, Z
 20a:	92 2f       	mov	r25, r18
 20c:	92 95       	swap	r25
 20e:	96 95       	lsr	r25
 210:	96 95       	lsr	r25
 212:	93 70       	andi	r25, 0x03	; 3
 214:	20 91 e3 02 	lds	r18, 0x02E3	; 0x8002e3 <transmision+0x41>
 218:	2f 70       	andi	r18, 0x0F	; 15
 21a:	22 0f       	add	r18, r18
 21c:	22 0f       	add	r18, r18
 21e:	29 2b       	or	r18, r25
 220:	50 e0       	ldi	r21, 0x00	; 0
 222:	30 e0       	ldi	r19, 0x00	; 0
 224:	21 50       	subi	r18, 0x01	; 1
 226:	31 09       	sbc	r19, r1
 228:	42 17       	cp	r20, r18
 22a:	53 07       	cpc	r21, r19
 22c:	d9 f0       	breq	.+54     	; 0x264 <UART0_putchar+0x94>
	{
		transmision.buffer[transmision.in_idx] = data;	//guardado char en el arreglo
 22e:	df 01       	movw	r26, r30
 230:	e0 81       	ld	r30, Z
 232:	ef 73       	andi	r30, 0x3F	; 63
 234:	f0 e0       	ldi	r31, 0x00	; 0
 236:	ee 55       	subi	r30, 0x5E	; 94
 238:	fd 4f       	sbci	r31, 0xFD	; 253
 23a:	80 83       	st	Z, r24
		transmision.in_idx = MOD(transmision.in_idx++);	//incrementando pocision en el arreglo
 23c:	8c 91       	ld	r24, X
 23e:	8f 73       	andi	r24, 0x3F	; 63
 240:	91 e0       	ldi	r25, 0x01	; 1
 242:	98 0f       	add	r25, r24
 244:	29 2f       	mov	r18, r25
 246:	2f 73       	andi	r18, 0x3F	; 63
 248:	9c 91       	ld	r25, X
 24a:	90 7c       	andi	r25, 0xC0	; 192
 24c:	92 2b       	or	r25, r18
 24e:	9c 93       	st	X, r25
 250:	9c 91       	ld	r25, X
 252:	90 7c       	andi	r25, 0xC0	; 192
 254:	89 2b       	or	r24, r25
 256:	8c 93       	st	X, r24
		TX_INT_EN;	//tx interrupt enable
 258:	e1 ec       	ldi	r30, 0xC1	; 193
 25a:	f0 e0       	ldi	r31, 0x00	; 0
 25c:	80 81       	ld	r24, Z
 25e:	80 62       	ori	r24, 0x20	; 32
 260:	80 83       	st	Z, r24
 262:	08 95       	ret
	}else if(BUFFER_EMPTY(transmision))
 264:	e2 ee       	ldi	r30, 0xE2	; 226
 266:	f2 e0       	ldi	r31, 0x02	; 2
 268:	30 81       	ld	r19, Z
 26a:	3f 73       	andi	r19, 0x3F	; 63
 26c:	90 81       	ld	r25, Z
 26e:	29 2f       	mov	r18, r25
 270:	22 95       	swap	r18
 272:	26 95       	lsr	r18
 274:	26 95       	lsr	r18
 276:	23 70       	andi	r18, 0x03	; 3
 278:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <transmision+0x41>
 27c:	9f 70       	andi	r25, 0x0F	; 15
 27e:	99 0f       	add	r25, r25
 280:	99 0f       	add	r25, r25
 282:	92 2b       	or	r25, r18
 284:	39 13       	cpse	r19, r25
 286:	1a c0       	rjmp	.+52     	; 0x2bc <UART0_putchar+0xec>
	{
		transmision.buffer[transmision.in_idx] = data;	//guardado char en el arreglo
 288:	df 01       	movw	r26, r30
 28a:	e0 81       	ld	r30, Z
 28c:	ef 73       	andi	r30, 0x3F	; 63
 28e:	f0 e0       	ldi	r31, 0x00	; 0
 290:	ee 55       	subi	r30, 0x5E	; 94
 292:	fd 4f       	sbci	r31, 0xFD	; 253
 294:	80 83       	st	Z, r24
		transmision.in_idx = MOD(transmision.in_idx++);	//incrementando pocision en el arreglo
 296:	8c 91       	ld	r24, X
 298:	8f 73       	andi	r24, 0x3F	; 63
 29a:	91 e0       	ldi	r25, 0x01	; 1
 29c:	98 0f       	add	r25, r24
 29e:	29 2f       	mov	r18, r25
 2a0:	2f 73       	andi	r18, 0x3F	; 63
 2a2:	9c 91       	ld	r25, X
 2a4:	90 7c       	andi	r25, 0xC0	; 192
 2a6:	92 2b       	or	r25, r18
 2a8:	9c 93       	st	X, r25
 2aa:	9c 91       	ld	r25, X
 2ac:	90 7c       	andi	r25, 0xC0	; 192
 2ae:	89 2b       	or	r24, r25
 2b0:	8c 93       	st	X, r24
		TX_INT_EN;	//tx interrupt enable
 2b2:	e1 ec       	ldi	r30, 0xC1	; 193
 2b4:	f0 e0       	ldi	r31, 0x00	; 0
 2b6:	80 81       	ld	r24, Z
 2b8:	80 62       	ori	r24, 0x20	; 32
 2ba:	80 83       	st	Z, r24
 2bc:	08 95       	ret

000002be <UART0_puts>:
		}
	}while(c != 13);
	*str = '\0';
}
void UART0_puts(char *cad)
{	
 2be:	cf 93       	push	r28
 2c0:	df 93       	push	r29
 2c2:	ec 01       	movw	r28, r24
	while(*cad)
 2c4:	88 81       	ld	r24, Y
 2c6:	88 23       	and	r24, r24
 2c8:	29 f0       	breq	.+10     	; 0x2d4 <UART0_puts+0x16>
	{
		UART0_putchar(*cad++);
 2ca:	21 96       	adiw	r28, 0x01	; 1
	}while(c != 13);
	*str = '\0';
}
void UART0_puts(char *cad)
{	
	while(*cad)
 2cc:	81 df       	rcall	.-254    	; 0x1d0 <UART0_putchar>
 2ce:	89 91       	ld	r24, Y+
 2d0:	81 11       	cpse	r24, r1
	{
		UART0_putchar(*cad++);
	}
}
 2d2:	fc cf       	rjmp	.-8      	; 0x2cc <UART0_puts+0xe>
 2d4:	df 91       	pop	r29
 2d6:	cf 91       	pop	r28
 2d8:	08 95       	ret

000002da <UART0_available>:
	
	return c;
}
uint8_t UART0_available(void)
{
	if( !(BUFFER_FULL(recepcion)))
 2da:	e0 ea       	ldi	r30, 0xA0	; 160
 2dc:	f2 e0       	ldi	r31, 0x02	; 2
 2de:	40 81       	ld	r20, Z
 2e0:	4f 73       	andi	r20, 0x3F	; 63
 2e2:	20 81       	ld	r18, Z
 2e4:	82 2f       	mov	r24, r18
 2e6:	82 95       	swap	r24
 2e8:	86 95       	lsr	r24
 2ea:	86 95       	lsr	r24
 2ec:	83 70       	andi	r24, 0x03	; 3
 2ee:	20 91 a1 02 	lds	r18, 0x02A1	; 0x8002a1 <__data_end+0x41>
 2f2:	2f 70       	andi	r18, 0x0F	; 15
 2f4:	22 0f       	add	r18, r18
 2f6:	22 0f       	add	r18, r18
 2f8:	28 2b       	or	r18, r24
 2fa:	30 e0       	ldi	r19, 0x00	; 0
 2fc:	21 50       	subi	r18, 0x01	; 1
 2fe:	31 09       	sbc	r19, r1
 300:	50 e0       	ldi	r21, 0x00	; 0
 302:	81 e0       	ldi	r24, 0x01	; 1
 304:	24 17       	cp	r18, r20
 306:	35 07       	cpc	r19, r21
 308:	09 f4       	brne	.+2      	; 0x30c <UART0_available+0x32>
 30a:	80 e0       	ldi	r24, 0x00	; 0
	{
		return 1;
	}
	return 0;
}
 30c:	08 95       	ret

0000030e <UART0_getchar>:
		transmision.in_idx = MOD(transmision.in_idx++);	//incrementando pocision en el arreglo
		TX_INT_EN;	//tx interrupt enable
	}
}
char UART0_getchar(void)
{
 30e:	1f 93       	push	r17
 310:	cf 93       	push	r28
 312:	df 93       	push	r29
	char c;
	while( !(UCSR0A&(1<<RXC0)));
 314:	e0 ec       	ldi	r30, 0xC0	; 192
 316:	f0 e0       	ldi	r31, 0x00	; 0
 318:	80 81       	ld	r24, Z
 31a:	88 23       	and	r24, r24
	if(UART0_available())
 31c:	ec f7       	brge	.-6      	; 0x318 <UART0_getchar+0xa>
 31e:	dd df       	rcall	.-70     	; 0x2da <UART0_available>
 320:	88 23       	and	r24, r24
 322:	09 f4       	brne	.+2      	; 0x326 <UART0_getchar+0x18>
	{
		RX_INT_EN;	//rx interrupt enable
 324:	44 c0       	rjmp	.+136    	; 0x3ae <UART0_getchar+0xa0>
 326:	e1 ec       	ldi	r30, 0xC1	; 193
 328:	f0 e0       	ldi	r31, 0x00	; 0
 32a:	80 81       	ld	r24, Z
 32c:	80 68       	ori	r24, 0x80	; 128
		c = recepcion.buffer[recepcion.out_idx];	//guardando dato de la posicion del arreglo
 32e:	80 83       	st	Z, r24
 330:	e0 ea       	ldi	r30, 0xA0	; 160
 332:	f2 e0       	ldi	r31, 0x02	; 2
 334:	a0 81       	ld	r26, Z
 336:	8a 2f       	mov	r24, r26
 338:	82 95       	swap	r24
 33a:	86 95       	lsr	r24
 33c:	86 95       	lsr	r24
 33e:	83 70       	andi	r24, 0x03	; 3
 340:	c1 ea       	ldi	r28, 0xA1	; 161
 342:	d2 e0       	ldi	r29, 0x02	; 2
 344:	a8 81       	ld	r26, Y
 346:	af 70       	andi	r26, 0x0F	; 15
 348:	aa 0f       	add	r26, r26
 34a:	aa 0f       	add	r26, r26
 34c:	a8 2b       	or	r26, r24
 34e:	b0 e0       	ldi	r27, 0x00	; 0
 350:	a0 5a       	subi	r26, 0xA0	; 160
 352:	bd 4f       	sbci	r27, 0xFD	; 253
		recepcion.out_idx = MOD(recepcion.out_idx++);	//incrementando out
 354:	1c 91       	ld	r17, X
 356:	80 81       	ld	r24, Z
 358:	98 2f       	mov	r25, r24
 35a:	92 95       	swap	r25
 35c:	96 95       	lsr	r25
 35e:	96 95       	lsr	r25
 360:	93 70       	andi	r25, 0x03	; 3
 362:	88 81       	ld	r24, Y
 364:	8f 70       	andi	r24, 0x0F	; 15
 366:	88 0f       	add	r24, r24
 368:	88 0f       	add	r24, r24
 36a:	89 2b       	or	r24, r25
 36c:	91 e0       	ldi	r25, 0x01	; 1
 36e:	98 0f       	add	r25, r24
 370:	9f 73       	andi	r25, 0x3F	; 63
 372:	39 2f       	mov	r19, r25
 374:	32 95       	swap	r19
 376:	33 0f       	add	r19, r19
 378:	33 0f       	add	r19, r19
 37a:	30 7c       	andi	r19, 0xC0	; 192
 37c:	20 81       	ld	r18, Z
 37e:	2f 73       	andi	r18, 0x3F	; 63
 380:	23 2b       	or	r18, r19
 382:	20 83       	st	Z, r18
 384:	96 95       	lsr	r25
 386:	96 95       	lsr	r25
 388:	21 81       	ldd	r18, Z+1	; 0x01
 38a:	20 7f       	andi	r18, 0xF0	; 240
 38c:	92 2b       	or	r25, r18
 38e:	91 83       	std	Z+1, r25	; 0x01
 390:	28 2f       	mov	r18, r24
 392:	22 95       	swap	r18
 394:	22 0f       	add	r18, r18
 396:	22 0f       	add	r18, r18
 398:	20 7c       	andi	r18, 0xC0	; 192
 39a:	90 81       	ld	r25, Z
 39c:	9f 73       	andi	r25, 0x3F	; 63
 39e:	92 2b       	or	r25, r18
 3a0:	90 83       	st	Z, r25
 3a2:	86 95       	lsr	r24
 3a4:	86 95       	lsr	r24
 3a6:	91 81       	ldd	r25, Z+1	; 0x01
 3a8:	90 7f       	andi	r25, 0xF0	; 240
 3aa:	89 2b       	or	r24, r25
	}
	
	return c;
}
 3ac:	81 83       	std	Z+1, r24	; 0x01
 3ae:	81 2f       	mov	r24, r17
 3b0:	df 91       	pop	r29
 3b2:	cf 91       	pop	r28
 3b4:	1f 91       	pop	r17
 3b6:	08 95       	ret

000003b8 <UART0_gets>:
	{
		UBRR0 = 103;	//19.2k baud rate UBRR
	}
}	  
void UART0_gets(char *str)
{
 3b8:	ef 92       	push	r14
 3ba:	ff 92       	push	r15
 3bc:	0f 93       	push	r16
 3be:	1f 93       	push	r17
 3c0:	cf 93       	push	r28
 3c2:	7c 01       	movw	r14, r24
	unsigned char c;
	unsigned int i=0;
 3c4:	00 e0       	ldi	r16, 0x00	; 0
	do{
		c = UART0_getchar();
 3c6:	10 e0       	ldi	r17, 0x00	; 0
 3c8:	a2 df       	rcall	.-188    	; 0x30e <UART0_getchar>
		if( (i<=18)&&(c!=8)&&(c!=13) )	//validacion menor al fin del arreglo, backspace y enter
 3ca:	c8 2f       	mov	r28, r24
 3cc:	03 31       	cpi	r16, 0x13	; 19
 3ce:	11 05       	cpc	r17, r1
 3d0:	68 f4       	brcc	.+26     	; 0x3ec <UART0_gets+0x34>
 3d2:	88 30       	cpi	r24, 0x08	; 8
 3d4:	69 f0       	breq	.+26     	; 0x3f0 <UART0_gets+0x38>
		{
			UART0_putchar(c);
 3d6:	8d 30       	cpi	r24, 0x0D	; 13
 3d8:	f1 f0       	breq	.+60     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
			*str++ = c;
 3da:	fa de       	rcall	.-524    	; 0x1d0 <UART0_putchar>
 3dc:	f7 01       	movw	r30, r14
			i++;
 3de:	c0 83       	st	Z, r28
 3e0:	0f 5f       	subi	r16, 0xFF	; 255
	do{
		c = UART0_getchar();
		if( (i<=18)&&(c!=8)&&(c!=13) )	//validacion menor al fin del arreglo, backspace y enter
		{
			UART0_putchar(c);
			*str++ = c;
 3e2:	1f 4f       	sbci	r17, 0xFF	; 255
 3e4:	c7 01       	movw	r24, r14
 3e6:	01 96       	adiw	r24, 0x01	; 1
 3e8:	7c 01       	movw	r14, r24
			i++;
		}
		if( (c==8) && (i>0) )		//validacion backspace
 3ea:	ee cf       	rjmp	.-36     	; 0x3c8 <UART0_gets+0x10>
 3ec:	88 30       	cpi	r24, 0x08	; 8
 3ee:	89 f4       	brne	.+34     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 3f0:	01 15       	cp	r16, r1
		{
			UART0_putchar('\b');
 3f2:	11 05       	cpc	r17, r1
			UART0_putchar(' ');
 3f4:	49 f3       	breq	.-46     	; 0x3c8 <UART0_gets+0x10>
 3f6:	88 e0       	ldi	r24, 0x08	; 8
			UART0_putchar(8);
 3f8:	eb de       	rcall	.-554    	; 0x1d0 <UART0_putchar>
 3fa:	80 e2       	ldi	r24, 0x20	; 32
 3fc:	e9 de       	rcall	.-558    	; 0x1d0 <UART0_putchar>
			*str--='\0';
 3fe:	88 e0       	ldi	r24, 0x08	; 8
 400:	e7 de       	rcall	.-562    	; 0x1d0 <UART0_putchar>
			i--;
 402:	f7 01       	movw	r30, r14
 404:	10 82       	st	Z, r1
		if( (c==8) && (i>0) )		//validacion backspace
		{
			UART0_putchar('\b');
			UART0_putchar(' ');
			UART0_putchar(8);
			*str--='\0';
 406:	01 50       	subi	r16, 0x01	; 1
 408:	11 09       	sbc	r17, r1
 40a:	c7 01       	movw	r24, r14
 40c:	01 97       	sbiw	r24, 0x01	; 1
			i--;
		}
	}while(c != 13);
 40e:	7c 01       	movw	r14, r24
 410:	db cf       	rjmp	.-74     	; 0x3c8 <UART0_gets+0x10>
	*str = '\0';
 412:	8d 30       	cpi	r24, 0x0D	; 13
 414:	c9 f6       	brne	.-78     	; 0x3c8 <UART0_gets+0x10>
}
 416:	f7 01       	movw	r30, r14
 418:	10 82       	st	Z, r1
 41a:	cf 91       	pop	r28
 41c:	1f 91       	pop	r17
 41e:	0f 91       	pop	r16
 420:	ff 90       	pop	r15
 422:	ef 90       	pop	r14
 424:	08 95       	ret

00000426 <atoi>:
}
unsigned int atoi(char *str)
{
	unsigned int num = 0, exp = 1, val, count = 0;
	//contando digitos en la cadena============
	while(*str)
 426:	fc 01       	movw	r30, r24
 428:	20 81       	ld	r18, Z
 42a:	22 23       	and	r18, r18
 42c:	89 f1       	breq	.+98     	; 0x490 <atoi+0x6a>
 42e:	31 96       	adiw	r30, 0x01	; 1
 430:	80 e0       	ldi	r24, 0x00	; 0
 432:	90 e0       	ldi	r25, 0x00	; 0
 434:	01 c0       	rjmp	.+2      	; 0x438 <atoi+0x12>
 436:	fa 01       	movw	r30, r20
	{
		str++;
 438:	bf 01       	movw	r22, r30
		count++;
 43a:	01 96       	adiw	r24, 0x01	; 1
 43c:	af 01       	movw	r20, r30
 43e:	4f 5f       	subi	r20, 0xFF	; 255
 440:	5f 4f       	sbci	r21, 0xFF	; 255
}
unsigned int atoi(char *str)
{
	unsigned int num = 0, exp = 1, val, count = 0;
	//contando digitos en la cadena============
	while(*str)
 442:	20 81       	ld	r18, Z
 444:	21 11       	cpse	r18, r1
 446:	f7 cf       	rjmp	.-18     	; 0x436 <atoi+0x10>
	{
		str++;
		count++;
	}
	str--;	//no tomando en cuenta '\0'
	while(count != 0)
 448:	00 97       	sbiw	r24, 0x00	; 0
 44a:	29 f1       	breq	.+74     	; 0x496 <atoi+0x70>
 44c:	68 1b       	sub	r22, r24
 44e:	79 0b       	sbc	r23, r25
 450:	21 e0       	ldi	r18, 0x01	; 1
 452:	30 e0       	ldi	r19, 0x00	; 0
 454:	80 e0       	ldi	r24, 0x00	; 0
 456:	90 e0       	ldi	r25, 0x00	; 0
	{
		val = *str--;	//tomando el valor
 458:	42 91       	ld	r20, -Z
 45a:	50 e0       	ldi	r21, 0x00	; 0
		val = val - '0';	//obteniendo valor crudo
		num = num + (val * exp);	//almacenando valor crudo*exp en num
 45c:	40 53       	subi	r20, 0x30	; 48
 45e:	51 09       	sbc	r21, r1
 460:	42 9f       	mul	r20, r18
 462:	d0 01       	movw	r26, r0
 464:	43 9f       	mul	r20, r19
 466:	b0 0d       	add	r27, r0
 468:	52 9f       	mul	r21, r18
 46a:	b0 0d       	add	r27, r0
 46c:	11 24       	eor	r1, r1
 46e:	8a 0f       	add	r24, r26
 470:	9b 1f       	adc	r25, r27
		exp = exp*10;
 472:	a9 01       	movw	r20, r18
 474:	44 0f       	add	r20, r20
 476:	55 1f       	adc	r21, r21
 478:	22 0f       	add	r18, r18
 47a:	33 1f       	adc	r19, r19
 47c:	22 0f       	add	r18, r18
 47e:	33 1f       	adc	r19, r19
 480:	22 0f       	add	r18, r18
 482:	33 1f       	adc	r19, r19
 484:	24 0f       	add	r18, r20
 486:	35 1f       	adc	r19, r21
	{
		str++;
		count++;
	}
	str--;	//no tomando en cuenta '\0'
	while(count != 0)
 488:	e6 17       	cp	r30, r22
 48a:	f7 07       	cpc	r31, r23
 48c:	29 f7       	brne	.-54     	; 0x458 <atoi+0x32>
 48e:	08 95       	ret
	}
	return 0;
}
unsigned int atoi(char *str)
{
	unsigned int num = 0, exp = 1, val, count = 0;
 490:	80 e0       	ldi	r24, 0x00	; 0
 492:	90 e0       	ldi	r25, 0x00	; 0
 494:	08 95       	ret
 496:	80 e0       	ldi	r24, 0x00	; 0
 498:	90 e0       	ldi	r25, 0x00	; 0
		num = num + (val * exp);	//almacenando valor crudo*exp en num
		exp = exp*10;
		count--;
	}
	return num;
}
 49a:	08 95       	ret

0000049c <main>:
ring_buffer_t transmision;
ring_buffer_t recepcion;


int main(void)
{	
 49c:	cf 93       	push	r28
 49e:	df 93       	push	r29
 4a0:	cd b7       	in	r28, 0x3d	; 61
 4a2:	de b7       	in	r29, 0x3e	; 62
 4a4:	64 97       	sbiw	r28, 0x14	; 20
 4a6:	0f b6       	in	r0, 0x3f	; 63
 4a8:	f8 94       	cli
 4aa:	de bf       	out	0x3e, r29	; 62
 4ac:	0f be       	out	0x3f, r0	; 63
 4ae:	cd bf       	out	0x3d, r28	; 61
	char cad[20];
	uint16_t num;
	
	UART0_Init(0);
 4b0:	80 e0       	ldi	r24, 0x00	; 0
 4b2:	90 e0       	ldi	r25, 0x00	; 0
 4b4:	74 de       	rcall	.-792    	; 0x19e <UART0_Init>
		j--;
	}
}
void BUFFER_INIT(ring_buffer_t *buffer)
{
	buffer->in_idx = 0;
 4b6:	e2 ee       	ldi	r30, 0xE2	; 226
 4b8:	f2 e0       	ldi	r31, 0x02	; 2
 4ba:	80 81       	ld	r24, Z
 4bc:	80 7c       	andi	r24, 0xC0	; 192
 4be:	80 83       	st	Z, r24
	buffer->out_idx = 0;
 4c0:	80 81       	ld	r24, Z
 4c2:	8f 73       	andi	r24, 0x3F	; 63
 4c4:	80 83       	st	Z, r24
 4c6:	81 81       	ldd	r24, Z+1	; 0x01
 4c8:	80 7f       	andi	r24, 0xF0	; 240
 4ca:	81 83       	std	Z+1, r24	; 0x01
		j--;
	}
}
void BUFFER_INIT(ring_buffer_t *buffer)
{
	buffer->in_idx = 0;
 4cc:	e0 ea       	ldi	r30, 0xA0	; 160
 4ce:	f2 e0       	ldi	r31, 0x02	; 2
 4d0:	80 81       	ld	r24, Z
 4d2:	80 7c       	andi	r24, 0xC0	; 192
 4d4:	80 83       	st	Z, r24
	buffer->out_idx = 0;
 4d6:	80 81       	ld	r24, Z
 4d8:	8f 73       	andi	r24, 0x3F	; 63
 4da:	80 83       	st	Z, r24
 4dc:	81 81       	ldd	r24, Z+1	; 0x01
 4de:	80 7f       	andi	r24, 0xF0	; 240
 4e0:	81 83       	std	Z+1, r24	; 0x01
	BUFFER_INIT(&transmision);
	BUFFER_INIT(&recepcion);
	
    while (1) 
    {
		UART0_puts("\n\rUniversidad Autonoma de Baja California\n\r Practica 8a");
 4e2:	80 e0       	ldi	r24, 0x00	; 0
 4e4:	92 e0       	ldi	r25, 0x02	; 2
		UART0_puts("\n\n\rIntroduce un número:\n\r");
 4e6:	eb de       	rcall	.-554    	; 0x2be <UART0_puts>
 4e8:	88 e3       	ldi	r24, 0x38	; 56
		UART0_gets(cad);
 4ea:	92 e0       	ldi	r25, 0x02	; 2
 4ec:	e8 de       	rcall	.-560    	; 0x2be <UART0_puts>
 4ee:	ce 01       	movw	r24, r28
		num = atoi(cad);
 4f0:	01 96       	adiw	r24, 0x01	; 1
 4f2:	62 df       	rcall	.-316    	; 0x3b8 <UART0_gets>
 4f4:	ce 01       	movw	r24, r28
 4f6:	01 96       	adiw	r24, 0x01	; 1
		itoa(cad,num,10);
 4f8:	96 df       	rcall	.-212    	; 0x426 <atoi>
 4fa:	8c 01       	movw	r16, r24
 4fc:	4a e0       	ldi	r20, 0x0A	; 10
 4fe:	bc 01       	movw	r22, r24
		UART0_puts("\n\rDec:");
 500:	ce 01       	movw	r24, r28
 502:	01 96       	adiw	r24, 0x01	; 1
 504:	0f de       	rcall	.-994    	; 0x124 <itoa>
		UART0_puts(cad);
 506:	82 e5       	ldi	r24, 0x52	; 82
 508:	92 e0       	ldi	r25, 0x02	; 2
		itoa(cad,num,2);
 50a:	d9 de       	rcall	.-590    	; 0x2be <UART0_puts>
 50c:	ce 01       	movw	r24, r28
 50e:	01 96       	adiw	r24, 0x01	; 1
 510:	d6 de       	rcall	.-596    	; 0x2be <UART0_puts>
 512:	42 e0       	ldi	r20, 0x02	; 2
		UART0_puts("\n\rBin:");
 514:	b8 01       	movw	r22, r16
 516:	ce 01       	movw	r24, r28
 518:	01 96       	adiw	r24, 0x01	; 1
 51a:	04 de       	rcall	.-1016   	; 0x124 <itoa>
		UART0_puts(cad);
 51c:	89 e5       	ldi	r24, 0x59	; 89
 51e:	92 e0       	ldi	r25, 0x02	; 2
 520:	ce de       	rcall	.-612    	; 0x2be <UART0_puts>
 522:	ce 01       	movw	r24, r28
 524:	01 96       	adiw	r24, 0x01	; 1
 526:	cb de       	rcall	.-618    	; 0x2be <UART0_puts>
 528:	dc cf       	rjmp	.-72     	; 0x4e2 <main+0x46>

0000052a <__vector_25>:
		count--;
	}
	return num;
}
ISR(USART0_RX_vect)	//Rx interrupt
{
 52a:	1f 92       	push	r1
 52c:	0f 92       	push	r0
 52e:	0f b6       	in	r0, 0x3f	; 63
 530:	0f 92       	push	r0
 532:	11 24       	eor	r1, r1
 534:	0b b6       	in	r0, 0x3b	; 59
 536:	0f 92       	push	r0
 538:	2f 93       	push	r18
 53a:	8f 93       	push	r24
 53c:	9f 93       	push	r25
 53e:	af 93       	push	r26
 540:	bf 93       	push	r27
 542:	ef 93       	push	r30
 544:	ff 93       	push	r31
	recepcion.buffer[recepcion.in_idx] = UDR0;
 546:	a0 ea       	ldi	r26, 0xA0	; 160
 548:	b2 e0       	ldi	r27, 0x02	; 2
 54a:	ec 91       	ld	r30, X
 54c:	ef 73       	andi	r30, 0x3F	; 63
 54e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 552:	f0 e0       	ldi	r31, 0x00	; 0
 554:	e0 5a       	subi	r30, 0xA0	; 160
 556:	fd 4f       	sbci	r31, 0xFD	; 253
 558:	80 83       	st	Z, r24
	recepcion.in_idx = MOD(recepcion.in_idx++);
 55a:	8c 91       	ld	r24, X
 55c:	8f 73       	andi	r24, 0x3F	; 63
 55e:	91 e0       	ldi	r25, 0x01	; 1
 560:	98 0f       	add	r25, r24
 562:	29 2f       	mov	r18, r25
 564:	2f 73       	andi	r18, 0x3F	; 63
 566:	9c 91       	ld	r25, X
 568:	90 7c       	andi	r25, 0xC0	; 192
 56a:	92 2b       	or	r25, r18
 56c:	9c 93       	st	X, r25
 56e:	9c 91       	ld	r25, X
 570:	90 7c       	andi	r25, 0xC0	; 192
 572:	89 2b       	or	r24, r25
 574:	8c 93       	st	X, r24
	UCSR0B &= (127<<TXB80);
 576:	e1 ec       	ldi	r30, 0xC1	; 193
 578:	f0 e0       	ldi	r31, 0x00	; 0
 57a:	80 81       	ld	r24, Z
 57c:	8f 77       	andi	r24, 0x7F	; 127
 57e:	80 83       	st	Z, r24
}
 580:	ff 91       	pop	r31
 582:	ef 91       	pop	r30
 584:	bf 91       	pop	r27
 586:	af 91       	pop	r26
 588:	9f 91       	pop	r25
 58a:	8f 91       	pop	r24
 58c:	2f 91       	pop	r18
 58e:	0f 90       	pop	r0
 590:	0b be       	out	0x3b, r0	; 59
 592:	0f 90       	pop	r0
 594:	0f be       	out	0x3f, r0	; 63
 596:	0f 90       	pop	r0
 598:	1f 90       	pop	r1
 59a:	18 95       	reti

0000059c <__vector_26>:
ISR(USART0_UDRE_vect)	//tx interrupt
{
 59c:	1f 92       	push	r1
 59e:	0f 92       	push	r0
 5a0:	0f b6       	in	r0, 0x3f	; 63
 5a2:	0f 92       	push	r0
 5a4:	11 24       	eor	r1, r1
 5a6:	0b b6       	in	r0, 0x3b	; 59
 5a8:	0f 92       	push	r0
 5aa:	2f 93       	push	r18
 5ac:	3f 93       	push	r19
 5ae:	8f 93       	push	r24
 5b0:	9f 93       	push	r25
 5b2:	af 93       	push	r26
 5b4:	bf 93       	push	r27
 5b6:	cf 93       	push	r28
 5b8:	df 93       	push	r29
 5ba:	ef 93       	push	r30
 5bc:	ff 93       	push	r31
	if(BUFFER_EMPTY(transmision)){
 5be:	e2 ee       	ldi	r30, 0xE2	; 226
 5c0:	f2 e0       	ldi	r31, 0x02	; 2
 5c2:	20 81       	ld	r18, Z
 5c4:	2f 73       	andi	r18, 0x3F	; 63
 5c6:	80 81       	ld	r24, Z
 5c8:	98 2f       	mov	r25, r24
 5ca:	92 95       	swap	r25
 5cc:	96 95       	lsr	r25
 5ce:	96 95       	lsr	r25
 5d0:	93 70       	andi	r25, 0x03	; 3
 5d2:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <transmision+0x41>
 5d6:	8f 70       	andi	r24, 0x0F	; 15
 5d8:	88 0f       	add	r24, r24
 5da:	88 0f       	add	r24, r24
 5dc:	89 2b       	or	r24, r25
 5de:	28 13       	cpse	r18, r24
 5e0:	06 c0       	rjmp	.+12     	; 0x5ee <__vector_26+0x52>
		UCSR0B &= ~(1<<UDRIE0); 
 5e2:	e1 ec       	ldi	r30, 0xC1	; 193
 5e4:	f0 e0       	ldi	r31, 0x00	; 0
 5e6:	80 81       	ld	r24, Z
 5e8:	8f 7d       	andi	r24, 0xDF	; 223
 5ea:	80 83       	st	Z, r24
 5ec:	4b c0       	rjmp	.+150    	; 0x684 <__vector_26+0xe8>
	}else{
		UDR0 = transmision.buffer[transmision.out_idx];
 5ee:	e2 ee       	ldi	r30, 0xE2	; 226
 5f0:	f2 e0       	ldi	r31, 0x02	; 2
 5f2:	a0 81       	ld	r26, Z
 5f4:	8a 2f       	mov	r24, r26
 5f6:	82 95       	swap	r24
 5f8:	86 95       	lsr	r24
 5fa:	86 95       	lsr	r24
 5fc:	83 70       	andi	r24, 0x03	; 3
 5fe:	c3 ee       	ldi	r28, 0xE3	; 227
 600:	d2 e0       	ldi	r29, 0x02	; 2
 602:	a8 81       	ld	r26, Y
 604:	af 70       	andi	r26, 0x0F	; 15
 606:	aa 0f       	add	r26, r26
 608:	aa 0f       	add	r26, r26
 60a:	a8 2b       	or	r26, r24
 60c:	b0 e0       	ldi	r27, 0x00	; 0
 60e:	ae 55       	subi	r26, 0x5E	; 94
 610:	bd 4f       	sbci	r27, 0xFD	; 253
 612:	8c 91       	ld	r24, X
 614:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
		transmision.out_idx = MOD(transmision.out_idx++);
 618:	80 81       	ld	r24, Z
 61a:	98 2f       	mov	r25, r24
 61c:	92 95       	swap	r25
 61e:	96 95       	lsr	r25
 620:	96 95       	lsr	r25
 622:	93 70       	andi	r25, 0x03	; 3
 624:	88 81       	ld	r24, Y
 626:	8f 70       	andi	r24, 0x0F	; 15
 628:	88 0f       	add	r24, r24
 62a:	88 0f       	add	r24, r24
 62c:	89 2b       	or	r24, r25
 62e:	91 e0       	ldi	r25, 0x01	; 1
 630:	98 0f       	add	r25, r24
 632:	9f 73       	andi	r25, 0x3F	; 63
 634:	39 2f       	mov	r19, r25
 636:	32 95       	swap	r19
 638:	33 0f       	add	r19, r19
 63a:	33 0f       	add	r19, r19
 63c:	30 7c       	andi	r19, 0xC0	; 192
 63e:	20 81       	ld	r18, Z
 640:	2f 73       	andi	r18, 0x3F	; 63
 642:	23 2b       	or	r18, r19
 644:	20 83       	st	Z, r18
 646:	96 95       	lsr	r25
 648:	96 95       	lsr	r25
 64a:	21 81       	ldd	r18, Z+1	; 0x01
 64c:	20 7f       	andi	r18, 0xF0	; 240
 64e:	92 2b       	or	r25, r18
 650:	91 83       	std	Z+1, r25	; 0x01
 652:	28 2f       	mov	r18, r24
 654:	22 95       	swap	r18
 656:	22 0f       	add	r18, r18
 658:	22 0f       	add	r18, r18
 65a:	20 7c       	andi	r18, 0xC0	; 192
 65c:	90 81       	ld	r25, Z
 65e:	9f 73       	andi	r25, 0x3F	; 63
 660:	92 2b       	or	r25, r18
 662:	90 83       	st	Z, r25
 664:	86 95       	lsr	r24
 666:	86 95       	lsr	r24
 668:	91 81       	ldd	r25, Z+1	; 0x01
 66a:	90 7f       	andi	r25, 0xF0	; 240
 66c:	89 2b       	or	r24, r25
 66e:	81 83       	std	Z+1, r24	; 0x01
		while(!(UCSR0A&(1<<UDRE0)));
 670:	e0 ec       	ldi	r30, 0xC0	; 192
 672:	f0 e0       	ldi	r31, 0x00	; 0
 674:	80 81       	ld	r24, Z
 676:	85 ff       	sbrs	r24, 5
 678:	fd cf       	rjmp	.-6      	; 0x674 <__vector_26+0xd8>
		UCSR0B &= (184<<TXB80);
 67a:	e1 ec       	ldi	r30, 0xC1	; 193
 67c:	f0 e0       	ldi	r31, 0x00	; 0
 67e:	80 81       	ld	r24, Z
 680:	88 7b       	andi	r24, 0xB8	; 184
 682:	80 83       	st	Z, r24
	}
}
 684:	ff 91       	pop	r31
 686:	ef 91       	pop	r30
 688:	df 91       	pop	r29
 68a:	cf 91       	pop	r28
 68c:	bf 91       	pop	r27
 68e:	af 91       	pop	r26
 690:	9f 91       	pop	r25
 692:	8f 91       	pop	r24
 694:	3f 91       	pop	r19
 696:	2f 91       	pop	r18
 698:	0f 90       	pop	r0
 69a:	0b be       	out	0x3b, r0	; 59
 69c:	0f 90       	pop	r0
 69e:	0f be       	out	0x3f, r0	; 63
 6a0:	0f 90       	pop	r0
 6a2:	1f 90       	pop	r1
 6a4:	18 95       	reti

000006a6 <__udivmodhi4>:
 6a6:	aa 1b       	sub	r26, r26
 6a8:	bb 1b       	sub	r27, r27
 6aa:	51 e1       	ldi	r21, 0x11	; 17
 6ac:	07 c0       	rjmp	.+14     	; 0x6bc <__udivmodhi4_ep>

000006ae <__udivmodhi4_loop>:
 6ae:	aa 1f       	adc	r26, r26
 6b0:	bb 1f       	adc	r27, r27
 6b2:	a6 17       	cp	r26, r22
 6b4:	b7 07       	cpc	r27, r23
 6b6:	10 f0       	brcs	.+4      	; 0x6bc <__udivmodhi4_ep>
 6b8:	a6 1b       	sub	r26, r22
 6ba:	b7 0b       	sbc	r27, r23

000006bc <__udivmodhi4_ep>:
 6bc:	88 1f       	adc	r24, r24
 6be:	99 1f       	adc	r25, r25
 6c0:	5a 95       	dec	r21
 6c2:	a9 f7       	brne	.-22     	; 0x6ae <__udivmodhi4_loop>
 6c4:	80 95       	com	r24
 6c6:	90 95       	com	r25
 6c8:	bc 01       	movw	r22, r24
 6ca:	cd 01       	movw	r24, r26
 6cc:	08 95       	ret

000006ce <_exit>:
 6ce:	f8 94       	cli

000006d0 <__stop_program>:
 6d0:	ff cf       	rjmp	.-2      	; 0x6d0 <__stop_program>
