--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml final_phase.twx final_phase.ncd -o final_phase.twr
final_phase.pcf

Design file:              final_phase.ncd
Physical constraint file: final_phase.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
in<0>       |    3.966(R)|      SLOW  |   -1.206(R)|      FAST  |clk_BUFGP         |   0.000|
in<1>       |    3.148(R)|      SLOW  |   -0.004(R)|      SLOW  |clk_BUFGP         |   0.000|
in<2>       |    2.139(R)|      SLOW  |   -0.268(R)|      SLOW  |clk_BUFGP         |   0.000|
in<3>       |    2.619(R)|      SLOW  |   -0.475(R)|      SLOW  |clk_BUFGP         |   0.000|
in<4>       |    3.103(R)|      SLOW  |   -0.718(R)|      FAST  |clk_BUFGP         |   0.000|
in<5>       |    3.015(R)|      SLOW  |   -0.624(R)|      FAST  |clk_BUFGP         |   0.000|
in<6>       |    3.625(R)|      SLOW  |   -1.357(R)|      FAST  |clk_BUFGP         |   0.000|
in<7>       |    3.558(R)|      SLOW  |   -0.525(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    2.738(R)|      SLOW  |    0.458(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Reg1_out<0> |         6.955(R)|      SLOW  |         3.621(R)|      FAST  |clk_BUFGP         |   0.000|
Reg1_out<1> |         6.749(R)|      SLOW  |         3.500(R)|      FAST  |clk_BUFGP         |   0.000|
Reg1_out<2> |         6.937(R)|      SLOW  |         3.662(R)|      FAST  |clk_BUFGP         |   0.000|
Reg1_out<3> |         6.845(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
Reg1_out<4> |         6.930(R)|      SLOW  |         3.617(R)|      FAST  |clk_BUFGP         |   0.000|
Reg1_out<5> |         6.894(R)|      SLOW  |         3.612(R)|      FAST  |clk_BUFGP         |   0.000|
Reg1_out<6> |         7.478(R)|      SLOW  |         3.989(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<0> |         7.387(R)|      SLOW  |         3.885(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<1> |         7.382(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<2> |         7.344(R)|      SLOW  |         3.901(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<3> |         7.212(R)|      SLOW  |         3.771(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<4> |         7.362(R)|      SLOW  |         3.909(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<5> |         7.076(R)|      SLOW  |         3.699(R)|      FAST  |clk_BUFGP         |   0.000|
Reg2_out<6> |         7.412(R)|      SLOW  |         3.928(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.377|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 21 17:01:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



