# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001642085,C0,Backend_Bound,44.65,% Slots,,,,5.92,
1.001642085,C0,Backend_Bound.Memory_Bound,33.73,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.92,
1.001642085,C0,Backend_Bound.Core_Bound,10.92,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.92,
1.001642085,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,46.47,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.001642085,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.13,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001642085,C1,Backend_Bound,39.17,% Slots,,,,5.93,
1.001642085,C1,Backend_Bound.Memory_Bound,33.86,% Slots,,,,5.93,
1.001642085,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,79.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.001642085,C2,Backend_Bound,54.58,% Slots,,,,5.92,
1.001642085,C2,Backend_Bound.Memory_Bound,10.22,% Slots,,,,5.92,
1.001642085,C2,Backend_Bound.Core_Bound,44.36,% Slots,,,,5.92,
1.001642085,C2-T0,Backend_Bound.Core_Bound.Divider,48.91,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,6.0,<==
1.001642085,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.69,% Clocks,,,,5.6,
1.001642085,C3,Frontend_Bound,31.72,% Slots,,,,5.92,
1.001642085,C3,Bad_Speculation,4.29,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.92,
1.001642085,C3,Backend_Bound,44.18,% Slots,,,,5.92,
1.001642085,C3,Frontend_Bound.Frontend_Latency,33.26,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,6.0,
1.001642085,C3,Backend_Bound.Memory_Bound,43.77,% Slots,,,,5.92,<==
1.001642085,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,5.99,
1.001642085,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.6,
1.001642085,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.54,% Clocks,,,,5.99,
1.001642085,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,28.97,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
2.023918689,C0,Frontend_Bound,24.75,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.87,
2.023918689,C0,Backend_Bound,41.15,% Slots,,,,5.87,
2.023918689,C0,Backend_Bound.Memory_Bound,43.68,% Slots,,,,5.87,<==
2.023918689,C1,Frontend_Bound,21.50,% Slots,,,,5.87,
2.023918689,C1,Bad_Speculation,4.86,% Slots,,,,5.87,
2.023918689,C1,Backend_Bound,39.71,% Slots,,,,5.87,
2.023918689,C1,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,,5.88,
2.023918689,C1,Backend_Bound.Memory_Bound,45.83,% Slots,,,,5.87,<==
2.023918689,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,,5.87,
2.023918689,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.62,% Clocks_Calculated,,br_misp_retired.all_branches,,5.87,
2.023918689,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.09,% Clocks,,,,5.87,
2.023918689,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_Calculated,,br_misp_retired.all_branches,,5.87,
2.023918689,C2,Backend_Bound,50.94,% Slots,,,,5.87,
2.023918689,C2,Backend_Bound.Core_Bound,41.53,% Slots,,,,5.87,
2.023918689,C2-T0,Backend_Bound.Core_Bound.Divider,58.96,% Clocks,,arith.divider_uops,,5.87,<==
2.023918689,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.24,% Clocks,,,,5.87,
2.023918689,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,78.06,% Clocks,,,,5.87,<==
2.023918689,C3,Frontend_Bound,21.00,% Slots,,,,5.87,
2.023918689,C3,Backend_Bound,34.53,% Slots,,,,5.87,
2.023918689,C3,Backend_Bound.Memory_Bound,29.70,% Slots,,,,5.87,
2.023918689,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,99.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
3.073403767,C0,Backend_Bound,36.70,% Slots,,,,6.09,
3.073403767,C0,Backend_Bound.Memory_Bound,44.50,% Slots,,,,5.71,
3.073403767,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,67.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.073403767,C1,Frontend_Bound,25.46,% Slots,,,,6.1,
3.073403767,C1,Bad_Speculation,3.72,% Slots,,,,6.1,
3.073403767,C1,Backend_Bound,43.00,% Slots,,,,6.1,
3.073403767,C1,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,,6.09,
3.073403767,C1,Backend_Bound.Memory_Bound,45.24,% Slots,,,,5.72,<==
3.073403767,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
3.073403767,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.78,% Clocks,,,,5.71,
3.073403767,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
3.073403767,C2,Backend_Bound,62.36,% Slots,,,,6.1,
3.073403767,C2,Backend_Bound.Memory_Bound,45.20,% Slots,,,,5.72,
3.073403767,C2,Backend_Bound.Core_Bound,17.16,% Slots,,,,5.72,
3.073403767,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,47.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
3.073403767,C2-T0,Backend_Bound.Core_Bound.Divider,29.23,% Clocks,,arith.divider_uops,,5.72,
3.073403767,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,51.39,% Clocks,,,,6.1,
3.073403767,C3,Backend_Bound,43.16,% Slots,,,,6.1,
3.073403767,C3,Backend_Bound.Memory_Bound,57.04,% Slots,,,,5.72,<==
4.120282288,C0,Frontend_Bound,36.02,% Slots,,,,5.73,
4.120282288,C0,Bad_Speculation,4.61,% Slots,,,,5.73,
4.120282288,C0,Backend_Bound,47.69,% Slots,,,,5.73,
4.120282288,C0,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,,5.73,
4.120282288,C0,Backend_Bound.Memory_Bound,47.15,% Slots,,,,5.73,<==
4.120282288,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,,6.11,
4.120282288,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
4.120282288,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.66,% Clocks,,,,6.11,
4.120282288,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.00,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,6.12,
4.120282288,C1,Backend_Bound,38.94,% Slots,,,,5.73,
4.120282288,C1,Backend_Bound.Memory_Bound,32.64,% Slots,,,,5.73,<==
4.120282288,C2,Backend_Bound,63.39,% Slots,,,,5.73,
4.120282288,C2,Backend_Bound.Memory_Bound,45.65,% Slots,,,,5.73,
4.120282288,C2,Backend_Bound.Core_Bound,17.74,% Slots,,,,5.73,
4.120282288,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
4.120282288,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,26.07,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,6.12,<==
4.120282288,C3,Backend_Bound,47.05,% Slots,,,,5.73,
4.120282288,C3,Backend_Bound.Memory_Bound,39.84,% Slots,,,,5.73,
4.120282288,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.31,% Stalls,,mem_uops_retired.all_stores:pp,,6.11,<==
5.167513664,C0,Frontend_Bound,28.56,% Slots,,,,5.73,
5.167513664,C0,Backend_Bound,47.03,% Slots,,,,5.73,
5.167513664,C0,Frontend_Bound.Frontend_Latency,26.27,% Slots,,rs_events.empty_end,,5.72,
5.167513664,C0,Backend_Bound.Memory_Bound,50.36,% Slots,,,,5.73,<==
5.167513664,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,,5.73,
5.167513664,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.40,% Clocks,,,,5.73,
5.167513664,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
5.167513664,C1,Frontend_Bound,30.52,% Slots,,,,5.74,
5.167513664,C1,Bad_Speculation,5.00,% Slots,,,,5.74,
5.167513664,C1,Backend_Bound,39.60,% Slots,,,,5.74,
5.167513664,C1,Frontend_Bound.Frontend_Latency,21.86,% Slots,,rs_events.empty_end,,5.72,
5.167513664,C1,Backend_Bound.Memory_Bound,28.75,% Slots,,,,5.72,<==
5.167513664,C1,Backend_Bound.Core_Bound,10.85,% Slots,,,,5.72,
5.167513664,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,,5.73,
5.167513664,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
5.167513664,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,,5.73,
5.167513664,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
5.167513664,C2,Backend_Bound,59.73,% Slots,,,,5.73,
5.167513664,C2,Backend_Bound.Memory_Bound,44.93,% Slots,,,,5.73,
5.167513664,C2,Backend_Bound.Core_Bound,14.80,% Slots,,,,5.73,
5.167513664,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
5.167513664,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,52.62,% Clocks,,,,5.73,
5.167513664,C3,Frontend_Bound,21.68,% Slots,,,,5.73,
5.167513664,C3,Backend_Bound,37.41,% Slots,,,,5.73,
5.167513664,C3,Backend_Bound.Memory_Bound,34.74,% Slots,,,,5.72,<==
6.214930006,C0,Frontend_Bound,22.70,% Slots,,,,6.11,
6.214930006,C0,Backend_Bound,32.89,% Slots,,,,6.11,
6.214930006,C0,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,,6.11,
6.214930006,C0,Backend_Bound.Memory_Bound,49.77,% Slots,,,,6.11,<==
6.214930006,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.69,% Clocks,,,,6.01,
6.214930006,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
6.214930006,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,32.20,% Stalls,,mem_uops_retired.all_stores:pp,,5.73,<==
6.214930006,C1,Frontend_Bound,29.84,% Slots,,,,6.12,
6.214930006,C1,Backend_Bound,40.48,% Slots,,,,6.12,
6.214930006,C1,Backend_Bound.Memory_Bound,28.54,% Slots,,,,6.11,
6.214930006,C1,Backend_Bound.Core_Bound,11.94,% Slots,,,,6.11,
6.214930006,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,72.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
6.214930006,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.18,% Clocks,,,,5.73,
6.214930006,C2,Backend_Bound,63.20,% Slots,,,,6.11,
6.214930006,C2,Backend_Bound.Memory_Bound,49.31,% Slots,,,,6.11,
6.214930006,C2,Backend_Bound.Core_Bound,13.89,% Slots,,,,6.11,
6.214930006,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
6.214930006,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.84,% Clocks,,,,5.73,
6.214930006,C3,Frontend_Bound,24.08,% Slots,,,,6.11,
6.214930006,C3,Backend_Bound,37.41,% Slots,,,,6.11,
6.214930006,C3,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,,6.11,
6.214930006,C3,Backend_Bound.Memory_Bound,31.32,% Slots,,,,6.11,<==
6.214930006,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,,6.01,
6.214930006,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.96,% Clocks,,,,6.01,
7.269518328,C0,Frontend_Bound,29.23,% Slots,,,,5.69,
7.269518328,C0,Backend_Bound,47.00,% Slots,,,,5.69,
7.269518328,C0,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,,5.68,
7.269518328,C0,Backend_Bound.Memory_Bound,60.11,% Slots,,,,5.69,
7.269518328,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.90,% Clocks,,,,5.78,
7.269518328,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,70.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
7.269518328,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,,5.78,
7.269518328,C1,Frontend_Bound,22.12,% Slots,,,,5.69,
7.269518328,C1,Backend_Bound,38.92,% Slots,,,,5.69,
7.269518328,C1,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,,5.68,
7.269518328,C1,Backend_Bound.Memory_Bound,38.50,% Slots,,,,5.69,
7.269518328,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,,5.78,
7.269518328,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,88.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
7.269518328,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.78,% Clocks,,,,5.78,
7.269518328,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.92,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
7.269518328,C2,Backend_Bound,57.93,% Slots,,,,5.69,
7.269518328,C2,Backend_Bound.Memory_Bound,43.53,% Slots,,,,5.69,
7.269518328,C2,Backend_Bound.Core_Bound,14.41,% Slots,,,,5.69,
7.269518328,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
7.269518328,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,73.56,% Clocks,,,,5.69,
7.269518328,C3,Frontend_Bound,26.35,% Slots,,,,5.69,
7.269518328,C3,Backend_Bound,35.73,% Slots,,,,5.69,
7.269518328,C3,Backend_Bound.Memory_Bound,37.20,% Slots,,,,5.69,
7.269518328,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,88.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
8.321248307,C0,Frontend_Bound,25.30,% Slots,,,,6.08,
8.321248307,C0,Bad_Speculation,3.26,% Slots,,,,6.08,
8.321248307,C0,Backend_Bound,38.55,% Slots,,,,6.08,
8.321248307,C0,Frontend_Bound.Frontend_Latency,35.77,% Slots,,rs_events.empty_end,,6.08,
8.321248307,C0,Backend_Bound.Memory_Bound,64.63,% Slots,,,,6.08,
8.321248307,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.84,% Clocks,,,,5.84,
8.321248307,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.15,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
8.321248307,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,55.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
8.321248307,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.18,% Clocks,,,,5.84,
8.321248307,C1,Frontend_Bound,28.19,% Slots,,,,6.08,
8.321248307,C1,Bad_Speculation,4.92,% Slots,,,,6.08,
8.321248307,C1,Backend_Bound,38.43,% Slots,,,,6.08,
8.321248307,C1,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,,6.08,
8.321248307,C1,Backend_Bound.Memory_Bound,32.28,% Slots,,,,6.08,
8.321248307,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,,5.84,
8.321248307,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
8.321248307,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,77.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
8.321248307,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.30,% Clocks,,,,5.84,
8.321248307,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.46,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
8.321248307,C2,Backend_Bound,57.88,% Slots,,,,6.09,
8.321248307,C2,Backend_Bound.Memory_Bound,40.07,% Slots,,,,6.08,
8.321248307,C2,Backend_Bound.Core_Bound,17.81,% Slots,,,,6.08,
8.321248307,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,42.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
8.321248307,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,57.66,% Clocks,,,,5.88,
8.321248307,C3,Backend_Bound,38.87,% Slots,,,,6.08,
8.321248307,C3,Backend_Bound.Memory_Bound,41.77,% Slots,,,,6.08,<==
9.378359751,C0,Frontend_Bound,22.16,% Slots,,,,5.67,
9.378359751,C0,Bad_Speculation,3.83,% Slots,,,,5.67,
9.378359751,C0,Backend_Bound,47.69,% Slots,,,,5.67,
9.378359751,C0,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,,5.68,
9.378359751,C0,Backend_Bound.Memory_Bound,54.47,% Slots,,,,5.67,
9.378359751,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,,5.9,
9.378359751,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.13,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
9.378359751,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,88.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
9.378359751,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.33,% Clocks,,,,5.9,
9.378359751,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
9.378359751,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.9,
9.378359751,C1,Frontend_Bound,23.36,% Slots,,,,5.67,
9.378359751,C1,Bad_Speculation,3.26,% Slots,,,,5.67,
9.378359751,C1,Backend_Bound,32.71,% Slots,,,,5.67,
9.378359751,C1,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,,5.68,
9.378359751,C1,Backend_Bound.Memory_Bound,30.10,% Slots,,,,5.67,<==
9.378359751,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,,5.9,
9.378359751,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
9.378359751,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.98,% Clocks,,,,5.9,
9.378359751,C2,Backend_Bound,63.70,% Slots,,,,5.68,
9.378359751,C2,Backend_Bound.Memory_Bound,46.54,% Slots,,,,5.67,
9.378359751,C2,Backend_Bound.Core_Bound,17.16,% Slots,,,,5.67,
9.378359751,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
9.378359751,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,65.71,% Clocks,,,,5.68,
9.378359751,C3,Frontend_Bound,24.43,% Slots,,,,5.68,
9.378359751,C3,Backend_Bound,47.76,% Slots,,,,5.68,
9.378359751,C3,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,,5.68,
9.378359751,C3,Backend_Bound.Memory_Bound,38.45,% Slots,,,,5.67,
9.378359751,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,34.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
9.378359751,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.49,% Clocks,,,,5.9,
9.378359751,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
9.378359751,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.02,% Clocks,,idq.ms_switches,,5.9,
10.434341948,C0,Frontend_Bound,24.61,% Slots,,,,6.06,
10.434341948,C0,Backend_Bound,37.68,% Slots,,,,6.06,
10.434341948,C0,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,,6.06,
10.434341948,C0,Backend_Bound.Memory_Bound,31.88,% Slots,,,,6.05,
10.434341948,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,,6.06,
10.434341948,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,89.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
10.434341948,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,,6.06,
10.434341948,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
10.434341948,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.07,% Clocks,,idq.ms_switches,,6.06,
10.434341948,C1,Frontend_Bound,28.22,% Slots,,,,6.07,
10.434341948,C1,Backend_Bound,42.21,% Slots,,,,6.07,
10.434341948,C1,Frontend_Bound.Frontend_Latency,21.13,% Slots,,rs_events.empty_end,,6.06,
10.434341948,C1,Backend_Bound.Memory_Bound,40.46,% Slots,,,,6.06,
10.434341948,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,,6.06,
10.434341948,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,53.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
10.434341948,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.02,% Clocks,,,,6.06,
10.434341948,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
10.434341948,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,,6.06,
10.434341948,C2,Backend_Bound,58.50,% Slots,,,,6.06,
10.434341948,C2,Backend_Bound.Memory_Bound,46.72,% Slots,,,,6.06,
10.434341948,C2,Backend_Bound.Core_Bound,11.78,% Slots,,,,6.06,
10.434341948,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
10.434341948,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,51.31,% Clocks,,,,5.78,
10.434341948,C3,Frontend_Bound,22.63,% Slots,,,,6.06,
10.434341948,C3,Backend_Bound,42.98,% Slots,,,,6.06,
10.434341948,C3,Frontend_Bound.Frontend_Latency,23.16,% Slots,,rs_events.empty_end,,6.05,
10.434341948,C3,Backend_Bound.Memory_Bound,39.35,% Slots,,,,6.06,
10.434341948,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,,6.06,
10.434341948,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,47.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
10.434341948,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,,6.06,
10.434341948,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.38,% Clocks,,itlb_misses.walk_completed,,5.68,
10.434341948,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,39.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
10.434341948,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,25.17,% Stalls,,mem_uops_retired.all_stores:pp,,5.94,<==
11.502022322,C0,Backend_Bound,39.87,% Slots,,,,5.99,
11.502022322,C0,Backend_Bound.Memory_Bound,38.32,% Slots,,,,5.62,
11.502022322,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.27,% Stalls,,mem_uops_retired.all_stores:pp,,5.74,<==
11.502022322,C1,Frontend_Bound,23.77,% Slots,,,,5.99,
11.502022322,C1,Backend_Bound,36.50,% Slots,,,,5.99,
11.502022322,C1,Backend_Bound.Memory_Bound,51.40,% Slots,,,,5.62,
11.502022322,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,94.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
11.502022322,C2,Frontend_Bound,39.86,% Slots,,,,5.99,
11.502022322,C2,Bad_Speculation,5.04,% Slots,,,,5.99,
11.502022322,C2,Backend_Bound,38.35,% Slots,,,,5.99,
11.502022322,C2,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,,5.99,
11.502022322,C2,Backend_Bound.Memory_Bound,33.47,% Slots,,,,5.62,
11.502022322,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,<==
11.502022322,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,50.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,
11.502022322,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.59,% Clocks,,,,5.62,<==
11.502022322,C3,Backend_Bound,62.46,% Slots,,,,5.99,
11.502022322,C3,Backend_Bound.Memory_Bound,46.26,% Slots,,,,5.62,
11.502022322,C3,Backend_Bound.Core_Bound,16.20,% Slots,,,,5.62,
11.502022322,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
11.502022322,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.06,% Clocks,,,,5.99,
11.502022322,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,26.34,% Stalls,,mem_uops_retired.all_stores:pp,,5.73,<==
11.502022322,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,46.21,% Clocks,,,,5.99,
12.551806642,C0,Backend_Bound,42.24,% Slots,,,,5.72,
12.551806642,C0,Backend_Bound.Memory_Bound,31.72,% Slots,,,,5.72,<==
12.551806642,C0,Backend_Bound.Core_Bound,10.51,% Slots,,,,5.72,
12.551806642,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,73.20,% Clocks,,,,5.71,
12.551806642,C1,Frontend_Bound,24.48,% Slots,,,,5.72,
12.551806642,C1,Backend_Bound,42.60,% Slots,,,,5.72,
12.551806642,C1,Frontend_Bound.Frontend_Latency,25.18,% Slots,,rs_events.empty_end,,5.71,
12.551806642,C1,Backend_Bound.Memory_Bound,46.65,% Slots,,,,5.72,
12.551806642,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,,6.09,
12.551806642,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,81.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
12.551806642,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.93,% Clocks,,,,6.1,
12.551806642,C2,Backend_Bound,51.49,% Slots,,,,5.71,
12.551806642,C2,Backend_Bound.Memory_Bound,39.55,% Slots,,,,5.71,
12.551806642,C2,Backend_Bound.Core_Bound,11.94,% Slots,,,,5.71,
12.551806642,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,102.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
12.551806642,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.00,% Clocks,,,,5.72,
12.551806642,C3,Backend_Bound,63.48,% Slots,,,,5.72,
12.551806642,C3,Backend_Bound.Memory_Bound,47.18,% Slots,,,,5.72,
12.551806642,C3,Backend_Bound.Core_Bound,16.30,% Slots,,,,5.72,
12.551806642,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
12.551806642,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,55.00,% Clocks,,,,5.71,
13.609729007,C0,Frontend_Bound,25.79,% Slots,,,,6.04,
13.609729007,C0,Backend_Bound,41.00,% Slots,,,,6.04,
13.609729007,C0,Backend_Bound.Memory_Bound,31.36,% Slots,,,,5.67,<==
13.609729007,C1,Frontend_Bound,21.51,% Slots,,,,6.04,
13.609729007,C1,Backend_Bound,41.18,% Slots,,,,6.04,
13.609729007,C1,Backend_Bound.Memory_Bound,29.39,% Slots,,,,5.67,<==
13.609729007,C1,Backend_Bound.Core_Bound,11.79,% Slots,,,,5.67,
13.609729007,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,31.47,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
13.609729007,C2,Frontend_Bound,27.39,% Slots,,,,6.05,
13.609729007,C2,Backend_Bound,44.67,% Slots,,,,6.05,
13.609729007,C2,Backend_Bound.Memory_Bound,32.20,% Slots,,,,5.67,<==
13.609729007,C2,Backend_Bound.Core_Bound,12.47,% Slots,,,,5.67,
13.609729007,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,38.15,% Clocks,,,,6.05,
13.609729007,C3,Backend_Bound,64.36,% Slots,,,,6.05,
13.609729007,C3,Backend_Bound.Memory_Bound,51.23,% Slots,,,,5.67,
13.609729007,C3,Backend_Bound.Core_Bound,13.13,% Slots,,,,5.67,
13.609729007,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
14.659601885,C0,Frontend_Bound,35.02,% Slots,,,,5.72,
14.659601885,C0,Backend_Bound,42.71,% Slots,,,,5.72,
14.659601885,C0,Frontend_Bound.Frontend_Latency,21.79,% Slots,,rs_events.empty_end,,5.71,
14.659601885,C0,Backend_Bound.Memory_Bound,44.85,% Slots,,,,5.72,<==
14.659601885,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.11,% Clocks,,,,6.1,
14.659601885,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,,6.1,
14.659601885,C1,Frontend_Bound,29.59,% Slots,,,,5.72,
14.659601885,C1,Backend_Bound,41.15,% Slots,,,,5.72,
14.659601885,C1,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,,5.71,
14.659601885,C1,Backend_Bound.Memory_Bound,38.00,% Slots,,,,5.72,<==
14.659601885,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,,6.1,
14.659601885,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,,6.1,
14.659601885,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.87,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
14.659601885,C2,Backend_Bound,39.57,% Slots,,,,5.72,
14.659601885,C2,Backend_Bound.Memory_Bound,35.42,% Slots,,,,5.72,
14.659601885,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,63.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
14.659601885,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,28.67,% Stalls,,mem_uops_retired.all_stores:pp,,6.1,<==
14.659601885,C3,Backend_Bound,58.84,% Slots,,,,5.71,
14.659601885,C3,Backend_Bound.Memory_Bound,45.11,% Slots,,,,5.71,
14.659601885,C3,Backend_Bound.Core_Bound,13.72,% Slots,,,,5.71,
14.659601885,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
14.659601885,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,33.38,% Clocks,,,,5.71,
15.709455577,C0,Backend_Bound,41.81,% Slots,,,,5.84,
15.709455577,C0,Backend_Bound.Memory_Bound,38.67,% Slots,,,,5.71,
15.709455577,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,58.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
15.709455577,C1,Frontend_Bound,34.06,% Slots,,,,5.84,
15.709455577,C1,Bad_Speculation,7.95,% Slots,,,,5.84,
15.709455577,C1,Backend_Bound,33.22,% Slots,,,,5.84,
15.709455577,C1,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,,5.71,<==
15.709455577,C1,Backend_Bound.Memory_Bound,40.05,% Slots,,,,5.71,
15.709455577,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,,5.72,
15.709455577,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.15,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.709455577,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,94.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,
15.709455577,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.11,% Clocks,,,,5.72,<==
15.709455577,C2,Backend_Bound,35.87,% Slots,,,,5.84,
15.709455577,C2,Backend_Bound.Memory_Bound,26.12,% Slots,,,,5.72,
15.709455577,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
15.709455577,C3,Backend_Bound,62.82,% Slots,,,,5.84,
15.709455577,C3,Backend_Bound.Memory_Bound,46.87,% Slots,,,,5.71,
15.709455577,C3,Backend_Bound.Core_Bound,15.95,% Slots,,,,5.71,
15.709455577,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
15.709455577,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,79.06,% Clocks,,,,5.71,
16.761050719,C0,Frontend_Bound,21.78,% Slots,,,,5.96,
16.761050719,C0,Backend_Bound,40.04,% Slots,,,,5.95,
16.761050719,C0,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,,6.08,
16.761050719,C0,Backend_Bound.Memory_Bound,39.61,% Slots,,,,5.95,<==
16.761050719,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.11,% Clocks,,,,6.09,
16.761050719,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,100.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
16.761050719,C1,Frontend_Bound,29.47,% Slots,,,,5.95,
16.761050719,C1,Backend_Bound,42.57,% Slots,,,,5.94,
16.761050719,C1,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,,6.09,
16.761050719,C1,Backend_Bound.Memory_Bound,45.79,% Slots,,,,5.94,
16.761050719,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,,6.09,
16.761050719,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,52.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
16.761050719,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.77,% Clocks,,,,6.09,
16.761050719,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.63,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
16.761050719,C2,Backend_Bound,36.79,% Slots,,,,5.94,
16.761050719,C2,Backend_Bound.Memory_Bound,59.17,% Slots,,,,5.94,
16.761050719,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,85.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
16.761050719,C3,Backend_Bound,62.22,% Slots,,,,5.94,
16.761050719,C3,Backend_Bound.Memory_Bound,42.60,% Slots,,,,5.94,
16.761050719,C3,Backend_Bound.Core_Bound,19.62,% Slots,,,,5.94,
16.761050719,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
16.761050719,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,73.77,% Clocks,,,,5.71,
17.812712294,C0,Backend_Bound,36.42,% Slots,,,,5.7,
17.812712294,C0,Backend_Bound.Memory_Bound,33.98,% Slots,,,,5.7,
17.812712294,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,55.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
17.812712294,C1,Frontend_Bound,31.80,% Slots,,,,5.71,
17.812712294,C1,Backend_Bound,43.47,% Slots,,,,5.71,
17.812712294,C1,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,,5.7,
17.812712294,C1,Backend_Bound.Memory_Bound,44.45,% Slots,,,,5.7,
17.812712294,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,,5.71,
17.812712294,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,63.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
17.812712294,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.31,% Clocks,,,,5.71,
17.812712294,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
17.812712294,C2,Frontend_Bound,23.81,% Slots,,,,5.71,
17.812712294,C2,Backend_Bound,52.28,% Slots,,,,5.71,
17.812712294,C2,Frontend_Bound.Frontend_Latency,18.47,% Slots,,rs_events.empty_end,,5.71,
17.812712294,C2,Backend_Bound.Memory_Bound,57.36,% Slots,,,,5.7,<==
17.812712294,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.73,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
17.812712294,C3,Backend_Bound,61.32,% Slots,,,,5.71,
17.812712294,C3,Backend_Bound.Memory_Bound,44.20,% Slots,,,,5.71,
17.812712294,C3,Backend_Bound.Core_Bound,17.12,% Slots,,,,5.71,
17.812712294,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
17.812712294,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,26.56,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,<==
17.812712294,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.04,% Clocks,,,,5.71,
18.878206856,C0,Frontend_Bound,30.89,% Slots,,,,6.01,
18.878206856,C0,Bad_Speculation,4.61,% Slots,,,,6.01,
18.878206856,C0,Backend_Bound,41.60,% Slots,,,,6.01,
18.878206856,C0,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,,6.01,
18.878206856,C0,Backend_Bound.Memory_Bound,32.78,% Slots,,,,6.0,
18.878206856,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,,6.0,
18.878206856,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.54,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
18.878206856,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,83.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.64,<==
18.878206856,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.15,% Clocks,,,,6.0,
18.878206856,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
18.878206856,C1,Frontend_Bound,26.35,% Slots,,,,6.01,
18.878206856,C1,Backend_Bound,38.37,% Slots,,,,6.01,
18.878206856,C1,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,,6.01,
18.878206856,C1,Backend_Bound.Memory_Bound,22.09,% Slots,,,,6.01,<==
18.878206856,C1,Backend_Bound.Core_Bound,16.28,% Slots,,,,6.01,
18.878206856,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,,6.01,
18.878206856,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.44,% Clocks,,,,5.63,
18.878206856,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,,6.01,
18.878206856,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
18.878206856,C2,Backend_Bound,37.72,% Slots,,,,6.01,
18.878206856,C2,Backend_Bound.Memory_Bound,32.66,% Slots,,,,6.01,<==
18.878206856,C3,Backend_Bound,57.96,% Slots,,,,6.01,
18.878206856,C3,Backend_Bound.Memory_Bound,46.15,% Slots,,,,6.01,
18.878206856,C3,Backend_Bound.Core_Bound,11.82,% Slots,,,,6.01,
18.878206856,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
18.878206856,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.99,% Clocks,,,,5.63,
19.95779026,C0,Frontend_Bound,26.06,% Slots,,,,5.93,
19.95779026,C0,Bad_Speculation,4.09,% Slots,,,,5.93,
19.95779026,C0,Backend_Bound,34.61,% Slots,,,,5.93,
19.95779026,C0,Frontend_Bound.Frontend_Latency,17.00,% Slots,,rs_events.empty_end,,5.93,
19.95779026,C0,Backend_Bound.Memory_Bound,26.01,% Slots,,,,5.93,<==
19.95779026,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,,5.92,
19.95779026,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.66,% Clocks_Calculated,,br_misp_retired.all_branches,,5.93,
19.95779026,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,,5.92,
19.95779026,C1,Frontend_Bound,20.77,% Slots,,,,5.92,
19.95779026,C1,Backend_Bound,36.19,% Slots,,,,5.92,
19.95779026,C1,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,,5.93,
19.95779026,C1,Backend_Bound.Memory_Bound,44.54,% Slots,,,,5.92,
19.95779026,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,,5.93,
19.95779026,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,87.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
19.95779026,C2,Backend_Bound,36.56,% Slots,,,,5.93,
19.95779026,C2,Backend_Bound.Memory_Bound,32.78,% Slots,,,,5.93,<==
19.95779026,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,21.38,% Stalls,,mem_uops_retired.all_stores:pp,,5.93,<==
19.95779026,C3,Backend_Bound,59.54,% Slots,,,,5.93,
19.95779026,C3,Backend_Bound.Memory_Bound,44.37,% Slots,,,,5.93,
19.95779026,C3,Backend_Bound.Core_Bound,15.17,% Slots,,,,5.93,
19.95779026,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
21.028456729,C0,Frontend_Bound,22.72,% Slots,,,,5.98,
21.028456729,C0,Bad_Speculation,3.58,% Slots,,,,5.98,
21.028456729,C0,Backend_Bound,36.53,% Slots,,,,5.98,
21.028456729,C0,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,,5.98,
21.028456729,C0,Backend_Bound.Memory_Bound,35.43,% Slots,,,,5.6,
21.028456729,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.73,% Clocks,,,,5.61,
21.028456729,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.64,% Clocks_Calculated,,br_misp_retired.all_branches,,5.97,
21.028456729,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,91.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
21.028456729,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.67,% Clocks,,,,5.61,
21.028456729,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,24.74,% Stalls,,mem_uops_retired.all_stores:pp,,5.6,<==
21.028456729,C1,Frontend_Bound,27.79,% Slots,,,,5.98,
21.028456729,C1,Backend_Bound,28.73,% Slots,,,,5.98,
21.028456729,C1,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,,5.97,
21.028456729,C1,Backend_Bound.Memory_Bound,48.67,% Slots,,,,5.6,<==
21.028456729,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.20,% Clocks,,,,5.61,
21.028456729,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_Calculated,,br_misp_retired.all_branches,,5.97,
21.028456729,C2,Backend_Bound,32.43,% Slots,,,,5.98,
21.028456729,C2,Backend_Bound.Memory_Bound,26.07,% Slots,,,,5.6,
21.028456729,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,61.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
21.028456729,C3,Backend_Bound,59.82,% Slots,,,,5.98,
21.028456729,C3,Backend_Bound.Memory_Bound,43.87,% Slots,,,,5.6,
21.028456729,C3,Backend_Bound.Core_Bound,15.95,% Slots,,,,5.6,
21.028456729,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
21.028456729,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,69.00,% Clocks,,,,5.98,
22.098290042,C0,Frontend_Bound,21.42,% Slots,,,,5.61,
22.098290042,C0,Backend_Bound,34.70,% Slots,,,,5.61,
22.098290042,C0,Backend_Bound.Memory_Bound,24.72,% Slots,,,,5.61,<==
22.098290042,C1,Frontend_Bound,25.80,% Slots,,,,5.61,
22.098290042,C1,Backend_Bound,39.66,% Slots,,,,5.61,
22.098290042,C1,Backend_Bound.Memory_Bound,37.87,% Slots,,,,5.61,
22.098290042,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,93.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
22.098290042,C2,Frontend_Bound,21.85,% Slots,,,,5.61,
22.098290042,C2,Backend_Bound,40.08,% Slots,,,,5.61,
22.098290042,C2,Backend_Bound.Memory_Bound,34.71,% Slots,,,,5.61,<==
22.098290042,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,75.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
22.098290042,C3,Backend_Bound,61.23,% Slots,,,,5.61,
22.098290042,C3,Backend_Bound.Memory_Bound,46.80,% Slots,,,,5.61,
22.098290042,C3,Backend_Bound.Core_Bound,14.43,% Slots,,,,5.61,
22.098290042,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
23.154366434,C0,Frontend_Bound,20.61,% Slots,,,,6.06,
23.154366434,C0,Backend_Bound,41.48,% Slots,,,,6.06,
23.154366434,C0,Backend_Bound.Memory_Bound,29.82,% Slots,,,,6.06,
23.154366434,C0,Backend_Bound.Core_Bound,11.66,% Slots,,,,6.06,
23.154366434,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,77.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
23.154366434,C1,Frontend_Bound,23.97,% Slots,,,,6.06,
23.154366434,C1,Bad_Speculation,5.56,% Slots,,,,6.06,
23.154366434,C1,Backend_Bound,37.25,% Slots,,,,6.06,
23.154366434,C1,Frontend_Bound.Frontend_Latency,21.98,% Slots,,rs_events.empty_end,,6.06,
23.154366434,C1,Backend_Bound.Memory_Bound,35.95,% Slots,,,,6.06,<==
23.154366434,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,,6.06,
23.154366434,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
23.154366434,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,,6.06,
23.154366434,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
23.154366434,C2,Frontend_Bound,20.39,% Slots,,,,6.06,
23.154366434,C2,Backend_Bound,34.34,% Slots,,,,6.06,
23.154366434,C2,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,,6.06,
23.154366434,C2,Backend_Bound.Memory_Bound,20.76,% Slots,,,,6.06,<==
23.154366434,C2,Backend_Bound.Core_Bound,13.58,% Slots,,,,6.06,
23.154366434,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,,6.06,
23.154366434,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.04,% Clocks,,,,5.68,
23.154366434,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.06,% Clocks,,,,6.06,
23.154366434,C3,Backend_Bound,60.20,% Slots,,,,6.06,
23.154366434,C3,Backend_Bound.Memory_Bound,49.80,% Slots,,,,6.06,
23.154366434,C3,Backend_Bound.Core_Bound,10.40,% Slots,,,,6.06,
23.154366434,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
23.154366434,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,67.73,% Clocks,,,,5.68,
24.222285463,C0,Frontend_Bound,23.93,% Slots,,,,5.99,
24.222285463,C0,Backend_Bound,38.58,% Slots,,,,5.99,
24.222285463,C0,Frontend_Bound.Frontend_Latency,18.90,% Slots,,rs_events.empty_end,,5.99,
24.222285463,C0,Backend_Bound.Memory_Bound,31.28,% Slots,,,,5.62,<==
24.222285463,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,,5.61,
24.222285463,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,,5.61,
24.222285463,C1,Frontend_Bound,27.97,% Slots,,,,5.99,
24.222285463,C1,Bad_Speculation,5.27,% Slots,,,,5.99,
24.222285463,C1,Backend_Bound,38.34,% Slots,,,,5.99,
24.222285463,C1,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,,5.99,
24.222285463,C1,Backend_Bound.Memory_Bound,36.14,% Slots,,,,5.62,
24.222285463,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,,5.62,
24.222285463,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
24.222285463,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,97.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
24.222285463,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.01,% Clocks,,,,5.62,
24.222285463,C2,Frontend_Bound,20.95,% Slots,,,,5.99,
24.222285463,C2,Bad_Speculation,7.45,% Slots,,,,5.99,
24.222285463,C2,Backend_Bound,33.14,% Slots,,,,5.99,
24.222285463,C2,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,,6.0,
24.222285463,C2,Backend_Bound.Memory_Bound,69.23,% Slots,,,,5.61,
24.222285463,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,,5.62,
24.222285463,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.87,% Clocks_Calculated,,br_misp_retired.all_branches,,5.99,
24.222285463,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,53.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
24.222285463,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,,5.62,
24.222285463,C3,Backend_Bound,61.13,% Slots,,,,5.99,
24.222285463,C3,Backend_Bound.Memory_Bound,44.54,% Slots,,,,5.62,
24.222285463,C3,Backend_Bound.Core_Bound,16.59,% Slots,,,,5.62,
24.222285463,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
25.285755301,C0,Frontend_Bound,24.52,% Slots,,,,5.64,
25.285755301,C0,Backend_Bound,39.65,% Slots,,,,5.64,
25.285755301,C0,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,,5.64,
25.285755301,C0,Backend_Bound.Memory_Bound,27.08,% Slots,,,,5.64,
25.285755301,C0,Backend_Bound.Core_Bound,12.57,% Slots,,,,5.64,
25.285755301,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,,6.01,
25.285755301,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,73.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
25.285755301,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.51,% Clocks,,,,5.64,
25.285755301,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.26,% Clocks,,,,6.01,
25.285755301,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
25.285755301,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,38.76,% Clocks,,,,5.64,
25.285755301,C1,Frontend_Bound,26.77,% Slots,,,,5.64,
25.285755301,C1,Bad_Speculation,4.34,% Slots,,,,5.64,
25.285755301,C1,Backend_Bound,39.83,% Slots,,,,5.64,
25.285755301,C1,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,,5.64,
25.285755301,C1,Backend_Bound.Memory_Bound,41.65,% Slots,,,,5.64,<==
25.285755301,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,,6.02,
25.285755301,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
25.285755301,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,,6.02,
25.285755301,C2,Frontend_Bound,22.70,% Slots,,,,5.64,
25.285755301,C2,Backend_Bound,38.09,% Slots,,,,5.64,
25.285755301,C2,Backend_Bound.Memory_Bound,43.81,% Slots,,,,5.64,
25.285755301,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,66.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
25.285755301,C3,Backend_Bound,59.19,% Slots,,,,5.64,
25.285755301,C3,Backend_Bound.Memory_Bound,43.22,% Slots,,,,5.64,
25.285755301,C3,Backend_Bound.Core_Bound,15.97,% Slots,,,,5.64,
25.285755301,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
25.285755301,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,39.91,% Clocks,,,,5.64,
26.357303706,C0,Frontend_Bound,21.45,% Slots,,,,5.97,
26.357303706,C0,Bad_Speculation,3.84,% Slots,,,,5.97,
26.357303706,C0,Backend_Bound,36.02,% Slots,,,,5.97,
26.357303706,C0,Retiring,9.29,% Slots,,,,5.97,
26.357303706,C0,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,,5.97,
26.357303706,C0,Backend_Bound.Memory_Bound,25.26,% Slots,,,,5.97,
26.357303706,C0,Backend_Bound.Core_Bound,10.76,% Slots,,,,5.97,
26.357303706,C0,Retiring.Microcode_Sequencer,3.73,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,5.97,
26.357303706,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.98,% Clocks,,,,5.97,
26.357303706,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
26.357303706,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.68,% Clocks,,idq.ms_switches,,5.97,
26.357303706,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,65.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.6,<==
26.357303706,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,,5.97,
26.357303706,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
26.357303706,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,68.24,% Clocks,,,,5.97,
26.357303706,C1,Frontend_Bound,20.32,% Slots,,,,5.97,
26.357303706,C1,Backend_Bound,40.34,% Slots,,,,5.97,
26.357303706,C1,Backend_Bound.Memory_Bound,41.22,% Slots,,,,5.97,<==
26.357303706,C2,Frontend_Bound,23.41,% Slots,,,,5.97,
26.357303706,C2,Backend_Bound,56.33,% Slots,,,,5.97,
26.357303706,C2,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,,5.97,
26.357303706,C2,Backend_Bound.Memory_Bound,50.58,% Slots,,,,5.97,<==
26.357303706,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,,5.97,
26.357303706,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.55,% Clocks,,,,5.97,
26.357303706,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
26.357303706,C3,Backend_Bound,63.23,% Slots,,,,5.97,
26.357303706,C3,Backend_Bound.Memory_Bound,50.99,% Slots,,,,5.97,
26.357303706,C3,Backend_Bound.Core_Bound,12.24,% Slots,,,,5.97,
26.357303706,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.6,<==
26.357303706,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,25.60,% Clocks,,,,5.97,
27.416095114,C0,Frontend_Bound,25.54,% Slots,,,,6.04,
27.416095114,C0,Bad_Speculation,3.63,% Slots,,,,6.04,
27.416095114,C0,Backend_Bound,43.05,% Slots,,,,6.04,
27.416095114,C0,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,,6.05,
27.416095114,C0,Backend_Bound.Memory_Bound,48.53,% Slots,,,,5.67,<==
27.416095114,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,,5.67,
27.416095114,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
27.416095114,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,,5.67,
27.416095114,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
27.416095114,C1,Frontend_Bound,26.02,% Slots,,,,6.05,
27.416095114,C1,Backend_Bound,43.24,% Slots,,,,6.05,
27.416095114,C1,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,,6.04,
27.416095114,C1,Backend_Bound.Memory_Bound,47.01,% Slots,,,,5.66,<==
27.416095114,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,,5.67,
27.416095114,C2,Frontend_Bound,22.28,% Slots,,,,6.05,
27.416095114,C2,Backend_Bound,35.04,% Slots,,,,6.05,<==
27.416095114,C2,Backend_Bound.Memory_Bound,19.88,% Slots,,,,5.67,
27.416095114,C2,Backend_Bound.Core_Bound,15.16,% Slots,,,,5.67,
27.416095114,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.39,% Clocks,,,,6.04,
27.416095114,C3,Backend_Bound,63.23,% Slots,,,,6.04,
27.416095114,C3,Backend_Bound.Memory_Bound,48.26,% Slots,,,,5.67,
27.416095114,C3,Backend_Bound.Core_Bound,14.98,% Slots,,,,5.67,
27.416095114,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
27.416095114,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,85.37,% Clocks,,,,6.04,
28.47315006,C0,Frontend_Bound,22.65,% Slots,,,,5.68,
28.47315006,C0,Bad_Speculation,4.61,% Slots,,,,5.68,
28.47315006,C0,Backend_Bound,35.35,% Slots,,,,5.68,
28.47315006,C0,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,,5.68,
28.47315006,C0,Backend_Bound.Memory_Bound,49.93,% Slots,,,,5.68,<==
28.47315006,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,,6.05,
28.47315006,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
28.47315006,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,,6.05,
28.47315006,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
28.47315006,C1,Frontend_Bound,29.01,% Slots,,,,5.67,
28.47315006,C1,Bad_Speculation,4.97,% Slots,,,,5.67,
28.47315006,C1,Backend_Bound,36.59,% Slots,,,,5.67,
28.47315006,C1,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,,5.67,
28.47315006,C1,Backend_Bound.Memory_Bound,43.69,% Slots,,,,5.67,
28.47315006,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,,6.05,
28.47315006,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.03,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
28.47315006,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.25,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
28.47315006,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.70,% Clocks,,,,6.05,
28.47315006,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.52,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
28.47315006,C2,Frontend_Bound,23.73,% Slots,,,,5.68,
28.47315006,C2,Backend_Bound,39.17,% Slots,,,,5.68,
28.47315006,C2,Backend_Bound.Memory_Bound,27.41,% Slots,,,,5.68,<==
28.47315006,C2,Backend_Bound.Core_Bound,11.76,% Slots,,,,5.68,
28.47315006,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.60,% Clocks,,,,5.67,
28.47315006,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,29.22,% Clocks,,,,5.67,
28.47315006,C3,Backend_Bound,58.74,% Slots,,,,5.67,
28.47315006,C3,Backend_Bound.Memory_Bound,48.24,% Slots,,,,5.67,
28.47315006,C3,Backend_Bound.Core_Bound,10.50,% Slots,,,,5.67,
28.47315006,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
28.47315006,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,51.64,% Clocks,,,,5.68,
29.529105878,C0,Backend_Bound,38.28,% Slots,,,,6.06,
29.529105878,C0,Backend_Bound.Memory_Bound,38.86,% Slots,,,,5.68,<==
29.529105878,C1,Frontend_Bound,22.66,% Slots,,,,6.06,
29.529105878,C1,Backend_Bound,39.75,% Slots,,,,6.06,
29.529105878,C1,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,,6.06,
29.529105878,C1,Backend_Bound.Memory_Bound,45.72,% Slots,,,,5.68,
29.529105878,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,,5.69,
29.529105878,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,64.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
29.529105878,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,,5.69,
29.529105878,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.37,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
29.529105878,C2,Frontend_Bound,27.64,% Slots,,,,6.06,
29.529105878,C2,Bad_Speculation,3.72,% Slots,,,,6.06,
29.529105878,C2,Backend_Bound,44.83,% Slots,,,,6.06,
29.529105878,C2,Frontend_Bound.Frontend_Latency,40.26,% Slots,,rs_events.empty_end,,6.06,
29.529105878,C2,Backend_Bound.Memory_Bound,62.19,% Slots,,,,5.68,
29.529105878,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.76,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
29.529105878,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,69.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
29.529105878,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,21.14,% Clocks,,,,5.68,
29.529105878,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.27,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
29.529105878,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,33.21,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
29.529105878,C3,Backend_Bound,62.66,% Slots,,,,6.06,
29.529105878,C3,Backend_Bound.Memory_Bound,42.84,% Slots,,,,5.68,
29.529105878,C3,Backend_Bound.Core_Bound,19.81,% Slots,,,,5.68,
29.529105878,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
29.529105878,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,35.16,% Clocks,,,,6.06,
30.588823164,C0,Frontend_Bound,20.48,% Slots,,,,5.66,
30.588823164,C0,Bad_Speculation,3.83,% Slots,,,,5.66,
30.588823164,C0,Backend_Bound,42.85,% Slots,,,,5.66,
30.588823164,C0,Frontend_Bound.Frontend_Latency,21.34,% Slots,,rs_events.empty_end,,5.66,
30.588823164,C0,Backend_Bound.Memory_Bound,34.55,% Slots,,,,5.66,<==
30.588823164,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,,6.04,
30.588823164,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.50,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
30.588823164,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.94,% Clocks,,,,6.04,
30.588823164,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
30.588823164,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,95.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
30.588823164,C1,Frontend_Bound,26.39,% Slots,,,,5.66,
30.588823164,C1,Backend_Bound,43.11,% Slots,,,,5.66,
30.588823164,C1,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,,5.66,
30.588823164,C1,Backend_Bound.Memory_Bound,36.40,% Slots,,,,5.66,<==
30.588823164,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,,6.04,
30.588823164,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,,6.04,
30.588823164,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.48,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
30.588823164,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,100.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
30.588823164,C2,Backend_Bound,35.87,% Slots,,,,5.66,
30.588823164,C2,Backend_Bound.Memory_Bound,33.61,% Slots,,,,5.66,<==
30.588823164,C3,Backend_Bound,61.80,% Slots,,,,5.66,
30.588823164,C3,Backend_Bound.Memory_Bound,46.52,% Slots,,,,5.66,
30.588823164,C3,Backend_Bound.Core_Bound,15.29,% Slots,,,,5.66,
30.588823164,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
31.643087751,C0,Frontend_Bound,21.60,% Slots,,,,6.07,
31.643087751,C0,Backend_Bound,40.42,% Slots,,,,6.07,
31.643087751,C0,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,,6.07,
31.643087751,C0,Backend_Bound.Memory_Bound,27.01,% Slots,,,,6.0,
31.643087751,C0,Backend_Bound.Core_Bound,13.41,% Slots,,,,6.0,
31.643087751,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.23,% Clocks,,,,5.69,
31.643087751,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,57.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
31.643087751,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.86,% Clocks,,,,6.07,
31.643087751,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.36,% Clocks,,,,5.69,
31.643087751,C1,Frontend_Bound,28.61,% Slots,,,,6.07,
31.643087751,C1,Backend_Bound,46.03,% Slots,,,,6.07,
31.643087751,C1,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,,6.07,
31.643087751,C1,Backend_Bound.Memory_Bound,55.93,% Slots,,,,6.0,<==
31.643087751,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,,5.69,
31.643087751,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,,5.69,
31.643087751,C2,Frontend_Bound,20.33,% Slots,,,,6.07,
31.643087751,C2,Backend_Bound,35.06,% Slots,,,,6.07,
31.643087751,C2,Backend_Bound.Memory_Bound,31.55,% Slots,,,,6.0,<==
31.643087751,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,49.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
31.643087751,C3,Backend_Bound,61.24,% Slots,,,,6.07,
31.643087751,C3,Backend_Bound.Memory_Bound,46.53,% Slots,,,,6.0,
31.643087751,C3,Backend_Bound.Core_Bound,14.71,% Slots,,,,6.0,
31.643087751,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
31.643087751,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,24.53,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
31.643087751,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,83.92,% Clocks,,,,6.07,
32.702508908,C0,Frontend_Bound,22.15,% Slots,,,,5.66,
32.702508908,C0,Backend_Bound,36.98,% Slots,,,,5.66,
32.702508908,C0,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,,5.67,
32.702508908,C0,Backend_Bound.Memory_Bound,30.29,% Slots,,,,5.66,<==
32.702508908,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,,6.04,
32.702508908,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.29,% Clocks,,,,6.04,
32.702508908,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
32.702508908,C1,Frontend_Bound,31.46,% Slots,,,,5.66,
32.702508908,C1,Backend_Bound,33.65,% Slots,,,,5.66,
32.702508908,C1,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,,5.67,
32.702508908,C1,Backend_Bound.Memory_Bound,53.56,% Slots,,,,5.66,<==
32.702508908,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,,6.04,
32.702508908,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,,6.04,
32.702508908,C2,Frontend_Bound,26.50,% Slots,,,,5.66,
32.702508908,C2,Bad_Speculation,8.70,% Slots,,,,5.66,
32.702508908,C2,Backend_Bound,37.77,% Slots,,,,5.66,
32.702508908,C2,Frontend_Bound.Frontend_Latency,21.64,% Slots,,rs_events.empty_end,,5.67,
32.702508908,C2,Backend_Bound.Memory_Bound,53.60,% Slots,,,,5.66,
32.702508908,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
32.702508908,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,71.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
32.702508908,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,,6.04,
32.702508908,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
32.702508908,C3,Backend_Bound,54.87,% Slots,,,,5.66,
32.702508908,C3,Backend_Bound.Memory_Bound,42.47,% Slots,,,,5.66,
32.702508908,C3,Backend_Bound.Core_Bound,12.40,% Slots,,,,5.66,
32.702508908,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
32.702508908,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,,5.66,
33.757859669,C0,Frontend_Bound,29.34,% Slots,,,,6.07,
33.757859669,C0,Backend_Bound,44.72,% Slots,,,,6.07,
33.757859669,C0,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,,6.06,
33.757859669,C0,Backend_Bound.Memory_Bound,61.60,% Slots,,,,6.06,
33.757859669,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,,6.06,
33.757859669,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,51.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
33.757859669,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.67,% Clocks,,,,6.06,
33.757859669,C1,Frontend_Bound,25.11,% Slots,,,,6.07,
33.757859669,C1,Backend_Bound,37.46,% Slots,,,,6.07,
33.757859669,C1,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,,6.06,
33.757859669,C1,Backend_Bound.Memory_Bound,32.80,% Slots,,,,6.06,<==
33.757859669,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.28,% Clocks,,,,6.07,
33.757859669,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,,6.07,
33.757859669,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
33.757859669,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,93.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
33.757859669,C2,Frontend_Bound,23.35,% Slots,,,,6.06,
33.757859669,C2,Backend_Bound,42.20,% Slots,,,,6.06,
33.757859669,C2,Backend_Bound.Memory_Bound,52.37,% Slots,,,,6.06,<==
33.757859669,C3,Backend_Bound,57.21,% Slots,,,,6.06,
33.757859669,C3,Backend_Bound.Memory_Bound,44.64,% Slots,,,,6.06,
33.757859669,C3,Backend_Bound.Core_Bound,12.57,% Slots,,,,6.06,
33.757859669,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
33.757859669,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,37.55,% Clocks,,,,5.77,
34.814955195,C0,Frontend_Bound,21.95,% Slots,,,,5.68,
34.814955195,C0,Backend_Bound,38.01,% Slots,,,,5.68,
34.814955195,C0,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,,5.68,
34.814955195,C0,Backend_Bound.Memory_Bound,35.81,% Slots,,,,5.67,
34.814955195,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.64,% Clocks,,,,5.68,
34.814955195,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,77.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
34.814955195,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,,5.68,
34.814955195,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.80,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
34.814955195,C1,Frontend_Bound,27.75,% Slots,,,,5.68,
34.814955195,C1,Bad_Speculation,5.03,% Slots,,,,5.68,
34.814955195,C1,Backend_Bound,46.46,% Slots,,,,5.68,
34.814955195,C1,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,,5.68,
34.814955195,C1,Backend_Bound.Memory_Bound,44.44,% Slots,,,,5.68,
34.814955195,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.71,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
34.814955195,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,102.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
34.814955195,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.61,% Clocks,,,,5.68,
34.814955195,C2,Frontend_Bound,25.29,% Slots,,,,5.67,
34.814955195,C2,Bad_Speculation,4.19,% Slots,,,,5.67,
34.814955195,C2,Backend_Bound,42.86,% Slots,,,,5.67,
34.814955195,C2,Frontend_Bound.Frontend_Latency,22.96,% Slots,,rs_events.empty_end,,5.68,
34.814955195,C2,Backend_Bound.Memory_Bound,42.13,% Slots,,,,5.67,<==
34.814955195,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,,5.68,
34.814955195,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
34.814955195,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.14,% Clocks,,,,5.68,
34.814955195,C3,Backend_Bound,51.86,% Slots,,,,5.68,
34.814955195,C3,Backend_Bound.Memory_Bound,39.87,% Slots,,,,5.68,
34.814955195,C3,Backend_Bound.Core_Bound,11.99,% Slots,,,,5.68,
34.814955195,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
34.814955195,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,41.18,% Clocks,,,,5.68,
35.86727851,C0,Frontend_Bound,31.39,% Slots,,,,6.08,
35.86727851,C0,Backend_Bound,26.96,% Slots,,,,6.08,
35.86727851,C0,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,,6.08,
35.86727851,C0,Backend_Bound.Memory_Bound,21.90,% Slots,,,,6.08,
35.86727851,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,,6.08,<==
35.86727851,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.44,% Clocks,,,,6.08,<==
35.86727851,C1,Frontend_Bound,28.61,% Slots,,,,6.08,
35.86727851,C1,Bad_Speculation,4.73,% Slots,,,,6.08,
35.86727851,C1,Backend_Bound,45.65,% Slots,,,,6.08,
35.86727851,C1,Frontend_Bound.Frontend_Latency,42.35,% Slots,,rs_events.empty_end,,6.08,
35.86727851,C1,Backend_Bound.Memory_Bound,63.48,% Slots,,,,6.08,<==
35.86727851,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,,6.08,
35.86727851,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
35.86727851,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,,6.08,
35.86727851,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.51,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
35.86727851,C2,Frontend_Bound,23.83,% Slots,,,,6.08,
35.86727851,C2,Bad_Speculation,9.92,% Slots,,,,6.08,
35.86727851,C2,Backend_Bound,41.20,% Slots,,,,6.08,
35.86727851,C2,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,,6.08,
35.86727851,C2,Backend_Bound.Memory_Bound,42.86,% Slots,,,,6.08,
35.86727851,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,,6.08,
35.86727851,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
35.86727851,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,54.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
35.86727851,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.72,% Clocks,,,,6.08,
35.86727851,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,23.20,% Stalls,,mem_uops_retired.all_stores:pp,,6.05,<==
35.86727851,C3,Backend_Bound,55.30,% Slots,,,,6.08,
35.86727851,C3,Backend_Bound.Memory_Bound,44.48,% Slots,,,,6.08,
35.86727851,C3,Backend_Bound.Core_Bound,10.82,% Slots,,,,6.08,
35.86727851,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
35.86727851,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,89.04,% Clocks,,,,5.7,
36.918905476,C0,Frontend_Bound,30.09,% Slots,,,,5.71,
36.918905476,C0,Backend_Bound,37.83,% Slots,,,,5.71,
36.918905476,C0,Frontend_Bound.Frontend_Latency,29.46,% Slots,,rs_events.empty_end,,5.7,
36.918905476,C0,Backend_Bound.Memory_Bound,64.83,% Slots,,,,5.7,<==
36.918905476,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,,5.71,
36.918905476,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,,5.71,
36.918905476,C1,Frontend_Bound,27.99,% Slots,,,,5.71,
36.918905476,C1,Backend_Bound,35.45,% Slots,,,,5.71,
36.918905476,C1,Backend_Bound.Memory_Bound,28.82,% Slots,,,,5.7,<==
36.918905476,C2,Frontend_Bound,25.02,% Slots,,,,5.7,
36.918905476,C2,Backend_Bound,44.57,% Slots,,,,5.7,
36.918905476,C2,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,,5.71,
36.918905476,C2,Backend_Bound.Memory_Bound,39.29,% Slots,,,,5.7,<==
36.918905476,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.77,% Clocks,,,,5.7,
36.918905476,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,,5.7,
36.918905476,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
36.918905476,C3,Backend_Bound,56.29,% Slots,,,,5.71,
36.918905476,C3,Backend_Bound.Memory_Bound,39.51,% Slots,,,,5.71,
36.918905476,C3,Backend_Bound.Core_Bound,16.78,% Slots,,,,5.71,
36.918905476,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
36.918905476,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,39.28,% Clocks,,,,5.71,
37.97419243,C0,Frontend_Bound,23.35,% Slots,,,,6.06,
37.97419243,C0,Bad_Speculation,4.33,% Slots,,,,6.06,
37.97419243,C0,Backend_Bound,42.38,% Slots,,,,6.06,
37.97419243,C0,Frontend_Bound.Frontend_Latency,27.83,% Slots,,rs_events.empty_end,,6.06,
37.97419243,C0,Backend_Bound.Memory_Bound,49.34,% Slots,,,,6.06,
37.97419243,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,,6.07,
37.97419243,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.13,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
37.97419243,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,90.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
37.97419243,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
37.97419243,C1,Frontend_Bound,35.39,% Slots,,,,6.06,
37.97419243,C1,Bad_Speculation,6.43,% Slots,,,,6.06,
37.97419243,C1,Backend_Bound,33.61,% Slots,,,,6.06,
37.97419243,C1,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,,6.06,<==
37.97419243,C1,Backend_Bound.Memory_Bound,31.56,% Slots,,,,6.06,
37.97419243,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,,6.07,
37.97419243,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.04,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
37.97419243,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,,6.07,
37.97419243,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
37.97419243,C2,Backend_Bound,43.30,% Slots,,,,6.06,
37.97419243,C2,Backend_Bound.Memory_Bound,51.44,% Slots,,,,6.06,<==
37.97419243,C3,Backend_Bound,61.39,% Slots,,,,6.06,
37.97419243,C3,Backend_Bound.Memory_Bound,42.48,% Slots,,,,6.06,
37.97419243,C3,Backend_Bound.Core_Bound,18.91,% Slots,,,,6.06,
37.97419243,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
37.97419243,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,70.97,% Clocks,,,,5.73,
39.028942595,C0,Frontend_Bound,28.66,% Slots,,,,5.69,
39.028942595,C0,Backend_Bound,34.03,% Slots,,,,5.69,
39.028942595,C0,Backend_Bound.Memory_Bound,29.78,% Slots,,,,5.69,
39.028942595,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,90.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
39.028942595,C1,Backend_Bound,38.51,% Slots,,,,5.69,
39.028942595,C1,Backend_Bound.Memory_Bound,30.07,% Slots,,,,5.69,<==
39.028942595,C2,Frontend_Bound,32.76,% Slots,,,,5.69,
39.028942595,C2,Bad_Speculation,4.54,% Slots,,,,5.69,
39.028942595,C2,Backend_Bound,53.12,% Slots,,,,5.69,
39.028942595,C2,Frontend_Bound.Frontend_Latency,29.05,% Slots,,rs_events.empty_end,,5.69,
39.028942595,C2,Backend_Bound.Memory_Bound,47.91,% Slots,,,,5.69,
39.028942595,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.80,% Clocks,,,,5.69,
39.028942595,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
39.028942595,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,100.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
39.028942595,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.81,% Clocks,,,,5.69,
39.028942595,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
39.028942595,C3,Backend_Bound,57.49,% Slots,,,,5.69,
39.028942595,C3,Backend_Bound.Memory_Bound,44.14,% Slots,,,,5.69,
39.028942595,C3,Backend_Bound.Core_Bound,13.35,% Slots,,,,5.69,
39.028942595,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
40.0864066,C0,Backend_Bound,36.63,% Slots,,,,6.05,
40.0864066,C0,Backend_Bound.Memory_Bound,27.80,% Slots,,,,6.05,<==
40.0864066,C1,Frontend_Bound,28.48,% Slots,,,,6.05,
40.0864066,C1,Backend_Bound,39.56,% Slots,,,,6.05,
40.0864066,C1,Frontend_Bound.Frontend_Latency,30.71,% Slots,,rs_events.empty_end,,6.05,
40.0864066,C1,Backend_Bound.Memory_Bound,36.17,% Slots,,,,6.05,
40.0864066,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,,6.05,
40.0864066,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,81.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
40.0864066,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.73,% Clocks,,,,6.05,
40.0864066,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
40.0864066,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,20.11,% Stalls,,mem_uops_retired.all_stores:pp,,6.05,<==
40.0864066,C2,Frontend_Bound,23.83,% Slots,,,,6.05,
40.0864066,C2,Backend_Bound,39.83,% Slots,,,,6.05,
40.0864066,C2,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,,6.05,
40.0864066,C2,Backend_Bound.Memory_Bound,57.01,% Slots,,,,6.05,<==
40.0864066,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,,6.05,
40.0864066,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.39,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
40.0864066,C3,Backend_Bound,54.72,% Slots,,,,6.05,
40.0864066,C3,Backend_Bound.Memory_Bound,39.07,% Slots,,,,6.05,
40.0864066,C3,Backend_Bound.Core_Bound,15.65,% Slots,,,,6.05,
40.0864066,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
41.143230049,C0,Backend_Bound,43.06,% Slots,,,,5.99,
41.143230049,C0,Backend_Bound.Memory_Bound,50.80,% Slots,,,,5.67,
41.143230049,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,49.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
41.143230049,C1,Backend_Bound,32.46,% Slots,,,,5.99,
41.143230049,C1,Backend_Bound.Memory_Bound,29.14,% Slots,,,,5.67,<==
41.143230049,C2,Frontend_Bound,25.72,% Slots,,,,5.99,
41.143230049,C2,Backend_Bound,43.60,% Slots,,,,5.99,
41.143230049,C2,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,,5.68,
41.143230049,C2,Backend_Bound.Memory_Bound,37.78,% Slots,,,,5.68,
41.143230049,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,94.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
41.143230049,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,,5.68,
41.143230049,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
41.143230049,C3,Backend_Bound,61.37,% Slots,,,,5.99,
41.143230049,C3,Backend_Bound.Memory_Bound,49.02,% Slots,,,,5.68,
41.143230049,C3,Backend_Bound.Core_Bound,12.36,% Slots,,,,5.68,
41.143230049,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
41.143230049,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,95.68,% Clocks,,,,5.68,
42.202232259,C0,Frontend_Bound,23.72,% Slots,,,,5.72,
42.202232259,C0,Bad_Speculation,4.98,% Slots,,,,5.72,
42.202232259,C0,Backend_Bound,36.50,% Slots,,,,5.72,
42.202232259,C0,Frontend_Bound.Frontend_Latency,29.96,% Slots,,rs_events.empty_end,,6.04,
42.202232259,C0,Backend_Bound.Memory_Bound,41.87,% Slots,,,,5.72,
42.202232259,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,,6.05,
42.202232259,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.18,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
42.202232259,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,62.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
42.202232259,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,,6.05,
42.202232259,C1,Backend_Bound,32.93,% Slots,,,,5.73,
42.202232259,C1,Backend_Bound.Memory_Bound,35.50,% Slots,,,,5.73,
42.202232259,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,40.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
42.202232259,C2,Frontend_Bound,26.04,% Slots,,,,5.73,
42.202232259,C2,Backend_Bound,33.87,% Slots,,,,5.72,
42.202232259,C2,Frontend_Bound.Frontend_Latency,27.07,% Slots,,rs_events.empty_end,,6.04,
42.202232259,C2,Backend_Bound.Memory_Bound,36.12,% Slots,,,,5.72,<==
42.202232259,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,,6.04,
42.202232259,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,,6.04,
42.202232259,C3,Backend_Bound,59.41,% Slots,,,,5.72,
42.202232259,C3,Backend_Bound.Memory_Bound,41.28,% Slots,,,,5.72,
42.202232259,C3,Backend_Bound.Core_Bound,18.13,% Slots,,,,5.72,
42.202232259,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
42.202232259,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,77.74,% Clocks,,,,5.67,
43.293700582,C0,Frontend_Bound,23.55,% Slots,,,,5.86,
43.293700582,C0,Backend_Bound,35.20,% Slots,,,,5.86,
43.293700582,C0,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,,5.87,
43.293700582,C0,Backend_Bound.Memory_Bound,31.31,% Slots,,,,5.86,
43.293700582,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,,5.86,
43.293700582,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,104.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
43.293700582,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.39,% Clocks,,,,5.86,
43.293700582,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_Calculated,,br_misp_retired.all_branches,,5.86,
43.293700582,C1,Frontend_Bound,29.48,% Slots,,,,5.87,
43.293700582,C1,Backend_Bound,36.51,% Slots,,,,5.87,
43.293700582,C1,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,,5.86,
43.293700582,C1,Backend_Bound.Memory_Bound,30.09,% Slots,,,,5.86,<==
43.293700582,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.45,% Clocks,,,,5.86,
43.293700582,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,,5.86,
43.293700582,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_Calculated,,br_misp_retired.all_branches,,5.86,
43.293700582,C2,Frontend_Bound,20.87,% Slots,,,,5.86,
43.293700582,C2,Backend_Bound,31.29,% Slots,,,,5.86,
43.293700582,C2,Frontend_Bound.Frontend_Latency,15.65,% Slots,,rs_events.empty_end,,5.87,
43.293700582,C2,Backend_Bound.Memory_Bound,29.87,% Slots,,,,5.86,<==
43.293700582,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.81,% Clocks,,,,5.86,
43.293700582,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,,5.86,
43.293700582,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.86,
43.293700582,C3,Backend_Bound,56.57,% Slots,,,,5.86,
43.293700582,C3,Backend_Bound.Memory_Bound,42.78,% Slots,,,,5.86,
43.293700582,C3,Backend_Bound.Core_Bound,13.79,% Slots,,,,5.86,
43.293700582,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
43.293700582,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.27,% Clocks,,,,5.86,
44.368207314,C0,Backend_Bound,33.29,% Slots,,,,5.96,
44.368207314,C0,Backend_Bound.Memory_Bound,26.43,% Slots,,,,5.95,<==
44.368207314,C1,Frontend_Bound,27.19,% Slots,,,,5.96,
44.368207314,C1,Backend_Bound,35.04,% Slots,,,,5.96,
44.368207314,C1,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,,5.95,
44.368207314,C1,Backend_Bound.Memory_Bound,27.37,% Slots,,,,5.96,<==
44.368207314,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.50,% Clocks,,,,5.95,
44.368207314,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.10,% Clocks,,,,5.95,
44.368207314,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
44.368207314,C2,Frontend_Bound,31.97,% Slots,,,,5.95,
44.368207314,C2,Bad_Speculation,5.58,% Slots,,,,5.95,
44.368207314,C2,Backend_Bound,34.38,% Slots,,,,5.95,
44.368207314,C2,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,,5.95,
44.368207314,C2,Backend_Bound.Memory_Bound,41.94,% Slots,,,,5.95,
44.368207314,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,,5.96,
44.368207314,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
44.368207314,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,77.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
44.368207314,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,,5.95,
44.368207314,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
44.368207314,C3,Backend_Bound,49.51,% Slots,,,,5.95,
44.368207314,C3,Backend_Bound.Memory_Bound,39.53,% Slots,,,,5.95,
44.368207314,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
45.449938634,C0,Frontend_Bound,32.16,% Slots,,,,5.92,
45.449938634,C0,Backend_Bound,31.99,% Slots,,,,5.92,
45.449938634,C0,Frontend_Bound.Frontend_Latency,37.28,% Slots,,rs_events.empty_end,,5.92,
45.449938634,C0,Backend_Bound.Memory_Bound,46.60,% Slots,,,,5.91,
45.449938634,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,,5.75,<==
45.449938634,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,42.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,
45.449938634,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.65,% Clocks,,,,5.75,<==
45.449938634,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.34,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
45.449938634,C1,Frontend_Bound,28.24,% Slots,,,,5.92,
45.449938634,C1,Bad_Speculation,7.19,% Slots,,,,5.92,
45.449938634,C1,Backend_Bound,29.12,% Slots,,,,5.92,
45.449938634,C1,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,,5.91,
45.449938634,C1,Backend_Bound.Memory_Bound,34.07,% Slots,,,,5.92,
45.449938634,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,,5.74,
45.449938634,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
45.449938634,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,64.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
45.449938634,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,,5.74,
45.449938634,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.91,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
45.449938634,C2,Frontend_Bound,23.76,% Slots,,,,5.92,
45.449938634,C2,Bad_Speculation,4.42,% Slots,,,,5.92,
45.449938634,C2,Backend_Bound,33.52,% Slots,,,,5.92,
45.449938634,C2,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,,5.91,
45.449938634,C2,Backend_Bound.Memory_Bound,33.96,% Slots,,,,5.92,
45.449938634,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,,5.75,
45.449938634,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
45.449938634,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,57.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
45.449938634,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.21,% Clocks,,,,5.75,
45.449938634,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.83,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
45.449938634,C3,Backend_Bound,49.63,% Slots,,,,5.92,
45.449938634,C3,Backend_Bound.Memory_Bound,34.21,% Slots,,,,5.92,
45.449938634,C3,Backend_Bound.Core_Bound,15.42,% Slots,,,,5.92,
45.449938634,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
45.449938634,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,31.22,% Clocks,,,,5.92,
46.524210951,C0,Frontend_Bound,25.01,% Slots,,,,5.95,
46.524210951,C0,Bad_Speculation,4.65,% Slots,,,,5.95,
46.524210951,C0,Backend_Bound,30.07,% Slots,,,,5.95,
46.524210951,C0,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,,5.96,
46.524210951,C0,Backend_Bound.Memory_Bound,17.81,% Slots,,,,5.58,<==
46.524210951,C0,Backend_Bound.Core_Bound,12.26,% Slots,,,,5.58,
46.524210951,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.48,% Clocks,,,,5.75,
46.524210951,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
46.524210951,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,,5.75,
46.524210951,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,,5.75,
46.524210951,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,89.90,% Clocks,,,,5.96,
46.524210951,C1,Frontend_Bound,26.37,% Slots,,,,5.95,
46.524210951,C1,Backend_Bound,31.93,% Slots,,,,5.95,
46.524210951,C1,Backend_Bound.Memory_Bound,32.13,% Slots,,,,5.58,<==
46.524210951,C2,Frontend_Bound,26.21,% Slots,,,,5.96,
46.524210951,C2,Bad_Speculation,8.94,% Slots,,,,5.96,
46.524210951,C2,Backend_Bound,41.15,% Slots,,,,5.96,
46.524210951,C2,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,,5.96,
46.524210951,C2,Backend_Bound.Memory_Bound,52.36,% Slots,,,,5.59,
46.524210951,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
46.524210951,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,41.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.96,<==
46.524210951,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.46,% Clocks,,,,5.75,
46.524210951,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
46.524210951,C3,Backend_Bound,55.81,% Slots,,,,5.96,
46.524210951,C3,Backend_Bound.Memory_Bound,43.42,% Slots,,,,5.59,
46.524210951,C3,Backend_Bound.Core_Bound,12.39,% Slots,,,,5.59,
46.524210951,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.96,<==
47.606876464,C0,Frontend_Bound,20.97,% Slots,,,,5.91,
47.606876464,C0,Bad_Speculation,5.12,% Slots,,,,5.91,
47.606876464,C0,Backend_Bound,37.68,% Slots,,,,5.91,
47.606876464,C0,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,,5.79,
47.606876464,C0,Backend_Bound.Memory_Bound,40.96,% Slots,,,,5.91,<==
47.606876464,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,,5.91,
47.606876464,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.46,% Clocks_Calculated,,br_misp_retired.all_branches,,5.8,
47.606876464,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.01,% Clocks,,,,5.91,
47.606876464,C1,Frontend_Bound,20.05,% Slots,,,,5.92,
47.606876464,C1,Backend_Bound,33.29,% Slots,,,,5.92,<==
47.606876464,C1,Backend_Bound.Memory_Bound,18.38,% Slots,,,,5.91,
47.606876464,C1,Backend_Bound.Core_Bound,14.91,% Slots,,,,5.91,
47.606876464,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,61.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.91,
47.606876464,C2,Frontend_Bound,26.99,% Slots,,,,5.91,
47.606876464,C2,Backend_Bound,44.43,% Slots,,,,5.91,
47.606876464,C2,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,,5.79,
47.606876464,C2,Backend_Bound.Memory_Bound,53.68,% Slots,,,,5.91,
47.606876464,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,,5.91,
47.606876464,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,104.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.91,<==
47.606876464,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,,5.91,
47.606876464,C3,Backend_Bound,57.74,% Slots,,,,5.91,
47.606876464,C3,Backend_Bound.Memory_Bound,43.07,% Slots,,,,5.91,
47.606876464,C3,Backend_Bound.Core_Bound,14.67,% Slots,,,,5.91,
47.606876464,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.91,<==
48.677860108,C0,Frontend_Bound,28.32,% Slots,,,,5.6,
48.677860108,C0,Bad_Speculation,6.45,% Slots,,,,5.6,
48.677860108,C0,Backend_Bound,37.71,% Slots,,,,5.6,
48.677860108,C0,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,,5.71,
48.677860108,C0,Backend_Bound.Memory_Bound,34.69,% Slots,,,,5.6,<==
48.677860108,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,,5.98,
48.677860108,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
48.677860108,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,,5.98,
48.677860108,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.67,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
48.677860108,C1,Frontend_Bound,34.24,% Slots,,,,5.6,
48.677860108,C1,Bad_Speculation,6.14,% Slots,,,,5.6,
48.677860108,C1,Backend_Bound,34.58,% Slots,,,,5.6,
48.677860108,C1,Frontend_Bound.Frontend_Latency,25.09,% Slots,,rs_events.empty_end,,5.71,
48.677860108,C1,Backend_Bound.Memory_Bound,28.05,% Slots,,,,5.6,<==
48.677860108,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,,5.98,
48.677860108,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
48.677860108,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,,5.98,
48.677860108,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.25,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
48.677860108,C2,Frontend_Bound,24.67,% Slots,,,,5.6,
48.677860108,C2,Backend_Bound,36.15,% Slots,,,,5.6,
48.677860108,C2,Backend_Bound.Memory_Bound,46.59,% Slots,,,,5.6,<==
48.677860108,C3,Backend_Bound,59.06,% Slots,,,,5.6,
48.677860108,C3,Backend_Bound.Memory_Bound,43.40,% Slots,,,,5.6,
48.677860108,C3,Backend_Bound.Core_Bound,15.67,% Slots,,,,5.6,
48.677860108,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
48.677860108,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,30.48,% Clocks,,,,5.6,
49.740866085,C0,Frontend_Bound,25.16,% Slots,,,,6.02,
49.740866085,C0,Backend_Bound,32.00,% Slots,,,,6.02,
49.740866085,C0,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,,6.02,
49.740866085,C0,Backend_Bound.Memory_Bound,25.73,% Slots,,,,6.01,<==
49.740866085,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,,6.02,
49.740866085,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.88,% Clocks,,,,6.02,
49.740866085,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,83.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.65,<==
49.740866085,C1,Frontend_Bound,31.63,% Slots,,,,6.01,
49.740866085,C1,Backend_Bound,48.17,% Slots,,,,6.01,
49.740866085,C1,Frontend_Bound.Frontend_Latency,35.45,% Slots,,rs_events.empty_end,,6.02,
49.740866085,C1,Backend_Bound.Memory_Bound,60.75,% Slots,,,,6.01,
49.740866085,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,,6.02,
49.740866085,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.64,<==
49.740866085,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.89,% Clocks,,,,6.02,
49.740866085,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
49.740866085,C2,Frontend_Bound,26.69,% Slots,,,,6.01,
49.740866085,C2,Bad_Speculation,5.16,% Slots,,,,6.01,
49.740866085,C2,Backend_Bound,35.45,% Slots,,,,6.01,
49.740866085,C2,Frontend_Bound.Frontend_Latency,30.23,% Slots,,rs_events.empty_end,,6.02,
49.740866085,C2,Backend_Bound.Memory_Bound,44.84,% Slots,,,,6.01,<==
49.740866085,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,,6.02,
49.740866085,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
49.740866085,C3,Backend_Bound,53.81,% Slots,,,,6.02,
49.740866085,C3,Backend_Bound.Memory_Bound,41.14,% Slots,,,,6.02,
49.740866085,C3,Backend_Bound.Core_Bound,12.68,% Slots,,,,6.02,
49.740866085,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.64,<==
49.740866085,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.34,% Clocks,,,,6.02,
50.800280098,C0,Frontend_Bound,23.46,% Slots,,,,6.03,
50.800280098,C0,Bad_Speculation,5.45,% Slots,,,,6.03,
50.800280098,C0,Backend_Bound,42.08,% Slots,,,,6.03,
50.800280098,C0,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,,5.7,
50.800280098,C0,Backend_Bound.Memory_Bound,48.02,% Slots,,,,5.66,<==
50.800280098,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,,5.66,
50.800280098,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.18,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
50.800280098,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.52,% Clocks,,,,5.66,
50.800280098,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
50.800280098,C1,Frontend_Bound,20.01,% Slots,,,,6.04,
50.800280098,C1,Backend_Bound,41.09,% Slots,,,,6.04,
50.800280098,C1,Backend_Bound.Memory_Bound,29.63,% Slots,,,,5.66,<==
50.800280098,C1,Backend_Bound.Core_Bound,11.46,% Slots,,,,5.66,
50.800280098,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.55,% Clocks,,,,5.71,
50.800280098,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.51,% Clocks,,,,5.71,
50.800280098,C2,Frontend_Bound,20.06,% Slots,,,,6.04,
50.800280098,C2,Backend_Bound,35.45,% Slots,,,,6.04,
50.800280098,C2,Backend_Bound.Memory_Bound,29.47,% Slots,,,,5.66,<==
50.800280098,C3,Backend_Bound,59.03,% Slots,,,,6.04,
50.800280098,C3,Backend_Bound.Memory_Bound,43.76,% Slots,,,,5.66,
50.800280098,C3,Backend_Bound.Core_Bound,15.27,% Slots,,,,5.66,
50.800280098,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
50.800280098,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.00,% Clocks,,,,5.7,
51.8626728,C0,Backend_Bound,37.29,% Slots,,,,5.64,
51.8626728,C0,Backend_Bound.Memory_Bound,32.21,% Slots,,,,5.64,
51.8626728,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,71.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
51.8626728,C1,Frontend_Bound,21.22,% Slots,,,,5.65,
51.8626728,C1,Backend_Bound,45.72,% Slots,,,,5.65,
51.8626728,C1,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,,5.98,
51.8626728,C1,Backend_Bound.Memory_Bound,48.92,% Slots,,,,5.65,
51.8626728,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,,6.03,
51.8626728,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,64.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
51.8626728,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.05,% Stalls,,mem_uops_retired.all_stores:pp,,6.02,
51.8626728,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.53,% Clocks,,,,6.02,
51.8626728,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.41,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
51.8626728,C2,Frontend_Bound,25.33,% Slots,,,,5.65,
51.8626728,C2,Backend_Bound,42.47,% Slots,,,,5.65,
51.8626728,C2,Frontend_Bound.Frontend_Latency,17.36,% Slots,,rs_events.empty_end,,5.98,
51.8626728,C2,Backend_Bound.Memory_Bound,35.54,% Slots,,,,5.65,<==
51.8626728,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,,6.02,
51.8626728,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,77.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
51.8626728,C3,Backend_Bound,62.21,% Slots,,,,5.65,
51.8626728,C3,Backend_Bound.Memory_Bound,47.41,% Slots,,,,5.65,
51.8626728,C3,Backend_Bound.Core_Bound,14.80,% Slots,,,,5.65,
51.8626728,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
51.8626728,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,23.86,% Stalls,,mem_uops_retired.all_stores:pp,,6.02,<==
51.8626728,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,100.06,% Clocks,,,,5.65,
52.918006242,C0,Frontend_Bound,24.13,% Slots,,,,6.06,
52.918006242,C0,Backend_Bound,34.69,% Slots,,,,6.06,
52.918006242,C0,Backend_Bound.Memory_Bound,24.97,% Slots,,,,5.68,<==
52.918006242,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,59.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
52.918006242,C1,Frontend_Bound,29.29,% Slots,,,,6.06,
52.918006242,C1,Backend_Bound,38.84,% Slots,,,,6.06,
52.918006242,C1,Backend_Bound.Memory_Bound,30.88,% Slots,,,,5.69,<==
52.918006242,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,22.11,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
52.918006242,C2,Frontend_Bound,25.64,% Slots,,,,6.06,
52.918006242,C2,Backend_Bound,39.02,% Slots,,,,6.06,
52.918006242,C2,Retiring,25.32,% Slots,,,,6.06,
52.918006242,C2,Frontend_Bound.Frontend_Latency,22.98,% Slots,,rs_events.empty_end,,6.07,
52.918006242,C2,Backend_Bound.Memory_Bound,40.95,% Slots,,,,5.68,
52.918006242,C2,Retiring.Microcode_Sequencer,2.65,% Slots,,idq.ms_uops,,6.06,
52.918006242,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,,5.68,
52.918006242,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,,5.68,
52.918006242,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,49.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
52.918006242,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.89,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,
52.918006242,C3,Backend_Bound,58.98,% Slots,,,,6.06,
52.918006242,C3,Backend_Bound.Memory_Bound,45.58,% Slots,,,,5.68,
52.918006242,C3,Backend_Bound.Core_Bound,13.40,% Slots,,,,5.68,
52.918006242,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
52.918006242,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,37.16,% Clocks,,,,6.06,
53.974298915,C0,Frontend_Bound,20.34,% Slots,,,,5.68,
53.974298915,C0,Backend_Bound,39.58,% Slots,,,,5.68,
53.974298915,C0,Backend_Bound.Memory_Bound,32.54,% Slots,,,,5.68,<==
53.974298915,C1,Frontend_Bound,21.46,% Slots,,,,5.68,
53.974298915,C1,Backend_Bound,46.36,% Slots,,,,5.68,
53.974298915,C1,Backend_Bound.Memory_Bound,70.18,% Slots,,,,5.68,<==
53.974298915,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,20.16,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
53.974298915,C2,Frontend_Bound,27.69,% Slots,,,,5.68,
53.974298915,C2,Bad_Speculation,3.91,% Slots,,,,5.68,
53.974298915,C2,Backend_Bound,41.32,% Slots,,,,5.68,
53.974298915,C2,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,,5.68,
53.974298915,C2,Backend_Bound.Memory_Bound,35.64,% Slots,,,,5.68,<==
53.974298915,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,,6.05,
53.974298915,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
53.974298915,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,,6.05,
53.974298915,C3,Backend_Bound,62.01,% Slots,,,,5.68,
53.974298915,C3,Backend_Bound.Memory_Bound,43.57,% Slots,,,,5.68,
53.974298915,C3,Backend_Bound.Core_Bound,18.44,% Slots,,,,5.68,
53.974298915,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
53.974298915,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,20.88,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
55.03398576,C0,Frontend_Bound,23.03,% Slots,,,,6.04,
55.03398576,C0,Backend_Bound,39.34,% Slots,,,,6.04,
55.03398576,C0,Frontend_Bound.Frontend_Latency,23.94,% Slots,,rs_events.empty_end,,6.04,
55.03398576,C0,Backend_Bound.Memory_Bound,55.63,% Slots,,,,5.86,
55.03398576,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,66.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
55.03398576,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,,5.66,
55.03398576,C1,Frontend_Bound,20.39,% Slots,,,,6.04,
55.03398576,C1,Backend_Bound,44.20,% Slots,,,,6.04,
55.03398576,C1,Backend_Bound.Memory_Bound,44.61,% Slots,,,,5.86,<==
55.03398576,C2,Backend_Bound,36.27,% Slots,,,,6.04,
55.03398576,C2,Backend_Bound.Memory_Bound,34.53,% Slots,,,,5.86,
55.03398576,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,96.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
55.03398576,C3,Backend_Bound,62.74,% Slots,,,,6.04,
55.03398576,C3,Backend_Bound.Memory_Bound,46.63,% Slots,,,,5.86,
55.03398576,C3,Backend_Bound.Core_Bound,16.10,% Slots,,,,5.86,
55.03398576,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
55.03398576,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.22,% Clocks,,,,6.04,
56.088700392,C0,Frontend_Bound,22.55,% Slots,,,,5.69,
56.088700392,C0,Backend_Bound,46.25,% Slots,,,,5.69,
56.088700392,C0,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,,5.69,
56.088700392,C0,Backend_Bound.Memory_Bound,33.22,% Slots,,,,5.69,<==
56.088700392,C0,Backend_Bound.Core_Bound,13.03,% Slots,,,,5.69,
56.088700392,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,,6.07,
56.088700392,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.72,% Clocks,,,,6.07,
56.088700392,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.22,% Clocks,,itlb_misses.walk_completed,,6.06,
56.088700392,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.27,% Clocks,,,,5.69,
56.088700392,C1,Frontend_Bound,25.83,% Slots,,,,5.69,
56.088700392,C1,Bad_Speculation,3.30,% Slots,,,,5.69,
56.088700392,C1,Backend_Bound,46.32,% Slots,,,,5.69,
56.088700392,C1,Frontend_Bound.Frontend_Latency,23.30,% Slots,,rs_events.empty_end,,5.69,
56.088700392,C1,Backend_Bound.Memory_Bound,40.26,% Slots,,,,5.69,
56.088700392,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,,6.07,
56.088700392,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
56.088700392,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,104.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
56.088700392,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.65,% Stalls,,mem_uops_retired.all_stores:pp,,6.07,
56.088700392,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.93,% Clocks,,,,6.07,
56.088700392,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.89,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
56.088700392,C2,Frontend_Bound,20.55,% Slots,,,,5.69,
56.088700392,C2,Backend_Bound,37.03,% Slots,,,,5.69,
56.088700392,C2,Backend_Bound.Memory_Bound,41.32,% Slots,,,,5.69,
56.088700392,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,55.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
56.088700392,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,33.17,% Stalls,,mem_uops_retired.all_stores:pp,,6.07,<==
56.088700392,C3,Backend_Bound,62.16,% Slots,,,,5.69,
56.088700392,C3,Backend_Bound.Memory_Bound,52.25,% Slots,,,,5.69,
56.088700392,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
57.141329096,C0,Frontend_Bound,29.43,% Slots,,,,6.08,
57.141329096,C0,Bad_Speculation,4.93,% Slots,,,,6.08,
57.141329096,C0,Backend_Bound,35.41,% Slots,,,,6.08,<==
57.141329096,C0,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,,6.08,
57.141329096,C0,Backend_Bound.Memory_Bound,19.67,% Slots,,,,5.85,
57.141329096,C0,Backend_Bound.Core_Bound,15.74,% Slots,,,,5.85,
57.141329096,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,,5.7,
57.141329096,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
57.141329096,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,67.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,
57.141329096,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.70,% Clocks,,,,6.08,
57.141329096,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.74,% Clocks,,,,5.7,
57.141329096,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
57.141329096,C1,Frontend_Bound,28.11,% Slots,,,,6.08,
57.141329096,C1,Backend_Bound,37.16,% Slots,,,,6.08,
57.141329096,C1,Backend_Bound.Memory_Bound,42.74,% Slots,,,,5.85,
57.141329096,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,90.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
57.141329096,C2,Frontend_Bound,29.40,% Slots,,,,6.08,
57.141329096,C2,Backend_Bound,40.72,% Slots,,,,6.08,
57.141329096,C2,Frontend_Bound.Frontend_Latency,37.32,% Slots,,rs_events.empty_end,,6.08,
57.141329096,C2,Backend_Bound.Memory_Bound,43.49,% Slots,,,,5.85,
57.141329096,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,,5.7,
57.141329096,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,61.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
57.141329096,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.92,% Clocks,,,,5.7,
57.141329096,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.46,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
57.141329096,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,23.58,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
57.141329096,C3,Backend_Bound,57.30,% Slots,,,,6.08,
57.141329096,C3,Backend_Bound.Memory_Bound,47.28,% Slots,,,,5.85,
57.141329096,C3,Backend_Bound.Core_Bound,10.02,% Slots,,,,5.85,
57.141329096,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
57.141329096,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,43.82,% Clocks,,,,6.08,
58.204619491,C0,Backend_Bound,41.13,% Slots,,,,5.65,
58.204619491,C0,Backend_Bound.Memory_Bound,45.15,% Slots,,,,5.64,
58.204619491,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,64.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
58.204619491,C1,Frontend_Bound,24.83,% Slots,,,,5.65,
58.204619491,C1,Backend_Bound,33.37,% Slots,,,,5.65,
58.204619491,C1,Frontend_Bound.Frontend_Latency,29.26,% Slots,,rs_events.empty_end,,5.64,
58.204619491,C1,Backend_Bound.Memory_Bound,35.40,% Slots,,,,5.64,
58.204619491,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.09,% Clocks,,,,6.02,
58.204619491,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,72.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
58.204619491,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,,6.02,
58.204619491,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
58.204619491,C2,Frontend_Bound,22.50,% Slots,,,,5.65,
58.204619491,C2,Backend_Bound,44.47,% Slots,,,,5.65,
58.204619491,C2,Retiring,28.94,% Slots,,,,5.65,
58.204619491,C2,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,,5.64,
58.204619491,C2,Backend_Bound.Memory_Bound,89.64,% Slots,,,,5.65,
58.204619491,C2,Retiring.Microcode_Sequencer,2.59,% Slots,,idq.ms_uops,,5.65,
58.204619491,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,,6.03,
58.204619491,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.26,% Clocks,,idq.ms_switches,,6.03,
58.204619491,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,60.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
58.204619491,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,,6.03,
58.204619491,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,22.79,% Stalls,,mem_uops_retired.all_stores:pp,,6.02,<==
58.204619491,C3,Backend_Bound,58.38,% Slots,,,,5.64,
58.204619491,C3,Backend_Bound.Memory_Bound,41.69,% Slots,,,,5.64,
58.204619491,C3,Backend_Bound.Core_Bound,16.69,% Slots,,,,5.64,
58.204619491,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
58.204619491,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,20.15,% Stalls,,mem_uops_retired.all_stores:pp,,6.02,<==
58.204619491,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,21.67,% Clocks,,,,5.64,
59.269218028,C0,Frontend_Bound,32.91,% Slots,,,,6.01,
59.269218028,C0,Bad_Speculation,6.77,% Slots,,,,6.01,
59.269218028,C0,Backend_Bound,35.24,% Slots,,,,6.01,
59.269218028,C0,Frontend_Bound.Frontend_Latency,41.44,% Slots,,rs_events.empty_end,,6.01,
59.269218028,C0,Backend_Bound.Memory_Bound,27.45,% Slots,,,,6.01,<==
59.269218028,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,,6.01,
59.269218028,C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,,6.01,
59.269218028,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.22,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
59.269218028,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.11,% Clocks,,,,6.01,
59.269218028,C1,Frontend_Bound,20.53,% Slots,,,,6.01,
59.269218028,C1,Backend_Bound,36.87,% Slots,,,,6.01,
59.269218028,C1,Backend_Bound.Memory_Bound,45.82,% Slots,,,,6.01,
59.269218028,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
59.269218028,C2,Backend_Bound,37.69,% Slots,,,,6.01,
59.269218028,C2,Backend_Bound.Memory_Bound,30.75,% Slots,,,,6.01,<==
59.269218028,C3,Backend_Bound,57.29,% Slots,,,,6.01,
59.269218028,C3,Backend_Bound.Memory_Bound,42.10,% Slots,,,,6.01,
59.269218028,C3,Backend_Bound.Core_Bound,15.19,% Slots,,,,6.01,
59.269218028,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
59.269218028,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,53.55,% Clocks,,,,5.64,
60.325819489,C0,Frontend_Bound,23.48,% Slots,,,,6.05,
60.325819489,C0,Bad_Speculation,3.76,% Slots,,,,6.05,
60.325819489,C0,Backend_Bound,40.83,% Slots,,,,6.05,
60.325819489,C0,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,,6.06,
60.325819489,C0,Backend_Bound.Memory_Bound,44.64,% Slots,,,,5.68,
60.325819489,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,,5.68,
60.325819489,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.67,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
60.325819489,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,43.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
60.325819489,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.85,% Clocks,,,,5.68,
60.325819489,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.69,% Clocks_Calculated,,br_misp_retired.all_branches,,6.06,
60.325819489,C1,Frontend_Bound,24.15,% Slots,,,,6.06,
60.325819489,C1,Backend_Bound,29.73,% Slots,,,,6.06,
60.325819489,C1,Backend_Bound.Memory_Bound,24.08,% Slots,,,,5.68,<==
60.325819489,C2,Frontend_Bound,24.12,% Slots,,,,6.06,
60.325819489,C2,Backend_Bound,48.23,% Slots,,,,6.06,
60.325819489,C2,Retiring,30.86,% Slots,,,,6.06,
60.325819489,C2,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,,6.06,
60.325819489,C2,Backend_Bound.Memory_Bound,44.72,% Slots,,,,5.68,<==
60.325819489,C2,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,,5.87,
60.325819489,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.81,% Clocks,,,,5.68,
60.325819489,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,,5.68,
60.325819489,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,,5.68,
60.325819489,C3,Backend_Bound,61.59,% Slots,,,,6.06,
60.325819489,C3,Backend_Bound.Memory_Bound,46.19,% Slots,,,,5.68,
60.325819489,C3,Backend_Bound.Core_Bound,15.40,% Slots,,,,5.68,
60.325819489,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
60.325819489,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,78.86,% Clocks,,,,6.06,
61.396119459,C0,Frontend_Bound,22.15,% Slots,,,,5.61,
61.396119459,C0,Backend_Bound,46.13,% Slots,,,,5.61,
61.396119459,C0,Frontend_Bound.Frontend_Latency,15.74,% Slots,,rs_events.empty_end,,5.61,
61.396119459,C0,Backend_Bound.Memory_Bound,36.99,% Slots,,,,5.61,
61.396119459,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,,5.98,
61.396119459,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,55.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
61.396119459,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,,5.98,
61.396119459,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_Calculated,,br_misp_retired.all_branches,,5.61,
61.396119459,C1,Frontend_Bound,26.08,% Slots,,,,5.61,
61.396119459,C1,Backend_Bound,36.75,% Slots,,,,5.61,
61.396119459,C1,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,,5.61,
61.396119459,C1,Backend_Bound.Memory_Bound,33.81,% Slots,,,,5.61,<==
61.396119459,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.57,% Clocks,,,,5.98,
61.396119459,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,,5.98,
61.396119459,C2,Frontend_Bound,26.63,% Slots,,,,5.61,
61.396119459,C2,Backend_Bound,41.17,% Slots,,,,5.61,
61.396119459,C2,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,,5.61,
61.396119459,C2,Backend_Bound.Memory_Bound,38.16,% Slots,,,,5.61,<==
61.396119459,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,,5.98,
61.396119459,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,,5.98,
61.396119459,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.05,% Clocks_Calculated,,br_misp_retired.all_branches,,5.61,
61.396119459,C3,Backend_Bound,60.31,% Slots,,,,5.61,
61.396119459,C3,Backend_Bound.Memory_Bound,48.27,% Slots,,,,5.61,
61.396119459,C3,Backend_Bound.Core_Bound,12.05,% Slots,,,,5.61,
61.396119459,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
61.396119459,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.13,% Clocks,,,,5.61,
62.449389898,C0,Frontend_Bound,22.92,% Slots,,,,6.07,
62.449389898,C0,Bad_Speculation,6.33,% Slots,,,,6.07,
62.449389898,C0,Backend_Bound,39.27,% Slots,,,,6.07,
62.449389898,C0,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,,6.08,
62.449389898,C0,Backend_Bound.Memory_Bound,38.87,% Slots,,,,6.07,<==
62.449389898,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,,5.84,
62.449389898,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.89,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
62.449389898,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.85,% Clocks,,,,5.84,
62.449389898,C1,Frontend_Bound,24.86,% Slots,,,,6.07,
62.449389898,C1,Backend_Bound,40.14,% Slots,,,,6.07,
62.449389898,C1,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,,6.08,
62.449389898,C1,Backend_Bound.Memory_Bound,40.57,% Slots,,,,6.07,<==
62.449389898,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,,5.84,
62.449389898,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,,5.84,
62.449389898,C2,Frontend_Bound,25.12,% Slots,,,,6.08,
62.449389898,C2,Backend_Bound,34.70,% Slots,,,,6.08,
62.449389898,C2,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,,6.07,
62.449389898,C2,Backend_Bound.Memory_Bound,37.94,% Slots,,,,6.08,<==
62.449389898,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,,5.84,
62.449389898,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,,5.84,
62.449389898,C3,Backend_Bound,61.47,% Slots,,,,6.08,
62.449389898,C3,Backend_Bound.Memory_Bound,47.73,% Slots,,,,6.08,
62.449389898,C3,Backend_Bound.Core_Bound,13.74,% Slots,,,,6.08,
62.449389898,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
62.449389898,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,35.62,% Clocks,,,,6.01,
63.50155365,C0,Frontend_Bound,20.18,% Slots,,,,5.7,
63.50155365,C0,Backend_Bound,42.78,% Slots,,,,5.7,
63.50155365,C0,Frontend_Bound.Frontend_Latency,20.74,% Slots,,rs_events.empty_end,,5.7,
63.50155365,C0,Backend_Bound.Memory_Bound,33.34,% Slots,,,,5.7,
63.50155365,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,,5.93,
63.50155365,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,86.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
63.50155365,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.86,% Clocks,,,,5.93,
63.50155365,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
63.50155365,C1,Frontend_Bound,24.29,% Slots,,,,5.7,
63.50155365,C1,Backend_Bound,41.66,% Slots,,,,5.7,
63.50155365,C1,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,,5.7,
63.50155365,C1,Backend_Bound.Memory_Bound,41.83,% Slots,,,,5.7,
63.50155365,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,40.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
63.50155365,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.95,% Clocks,,,,5.93,
63.50155365,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.43,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
63.50155365,C2,Backend_Bound,35.91,% Slots,,,,5.7,
63.50155365,C2,Backend_Bound.Memory_Bound,28.67,% Slots,,,,5.7,
63.50155365,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
63.50155365,C3,Backend_Bound,62.83,% Slots,,,,5.7,
63.50155365,C3,Backend_Bound.Memory_Bound,44.35,% Slots,,,,5.7,
63.50155365,C3,Backend_Bound.Core_Bound,18.48,% Slots,,,,5.7,
63.50155365,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
64.553171077,C0,Frontend_Bound,28.00,% Slots,,,,6.09,
64.553171077,C0,Bad_Speculation,4.36,% Slots,,,,6.09,
64.553171077,C0,Backend_Bound,45.32,% Slots,,,,6.09,
64.553171077,C0,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,,6.08,
64.553171077,C0,Backend_Bound.Memory_Bound,45.97,% Slots,,,,5.83,<==
64.553171077,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,,5.71,
64.553171077,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.52,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
64.553171077,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.85,% Clocks,,,,5.71,
64.553171077,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
64.553171077,C1,Frontend_Bound,24.42,% Slots,,,,6.08,
64.553171077,C1,Bad_Speculation,3.93,% Slots,,,,6.08,
64.553171077,C1,Backend_Bound,40.40,% Slots,,,,6.08,
64.553171077,C1,Retiring,23.18,% Slots,,,,6.08,
64.553171077,C1,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,,6.09,
64.553171077,C1,Backend_Bound.Memory_Bound,36.19,% Slots,,,,5.83,
64.553171077,C1,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,,6.08,
64.553171077,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,,5.71,
64.553171077,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.82,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
64.553171077,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,,5.71,
64.553171077,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.37,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
64.553171077,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,,5.71,
64.553171077,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.06,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
64.553171077,C2,Backend_Bound,38.18,% Slots,,,,6.09,
64.553171077,C2,Backend_Bound.Memory_Bound,31.31,% Slots,,,,5.84,
64.553171077,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,53.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
64.553171077,C3,Backend_Bound,63.19,% Slots,,,,6.09,
64.553171077,C3,Backend_Bound.Memory_Bound,48.44,% Slots,,,,5.84,
64.553171077,C3,Backend_Bound.Core_Bound,14.75,% Slots,,,,5.84,
64.553171077,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
64.553171077,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,47.95,% Clocks,,,,6.08,
65.60791399,C0,Frontend_Bound,25.60,% Slots,,,,5.69,
65.60791399,C0,Backend_Bound,42.38,% Slots,,,,5.69,
65.60791399,C0,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,,5.69,
65.60791399,C0,Backend_Bound.Memory_Bound,69.10,% Slots,,,,5.69,<==
65.60791399,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,,6.07,
65.60791399,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.75,% Clocks,,,,6.07,
65.60791399,C1,Backend_Bound,34.17,% Slots,,,,5.69,
65.60791399,C1,Backend_Bound.Memory_Bound,25.82,% Slots,,,,5.69,
65.60791399,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,80.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
65.60791399,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,26.48,% Stalls,,mem_uops_retired.all_stores:pp,,6.07,
65.60791399,C2,Frontend_Bound,31.37,% Slots,,,,5.69,
65.60791399,C2,Backend_Bound,45.14,% Slots,,,,5.69,
65.60791399,C2,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,,5.68,
65.60791399,C2,Backend_Bound.Memory_Bound,48.04,% Slots,,,,5.69,<==
65.60791399,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,,6.07,
65.60791399,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
65.60791399,C3,Backend_Bound,62.54,% Slots,,,,5.69,
65.60791399,C3,Backend_Bound.Memory_Bound,45.67,% Slots,,,,5.69,
65.60791399,C3,Backend_Bound.Core_Bound,16.87,% Slots,,,,5.69,
65.60791399,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
65.60791399,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,58.17,% Clocks,,,,5.69,
66.664878218,C0,Frontend_Bound,28.26,% Slots,,,,6.06,
66.664878218,C0,Backend_Bound,29.74,% Slots,,,,6.06,
66.664878218,C0,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,,6.05,
66.664878218,C0,Backend_Bound.Memory_Bound,36.99,% Slots,,,,6.05,
66.664878218,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,,5.77,
66.664878218,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,78.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
66.664878218,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.33,% Clocks,,,,5.77,
66.664878218,C1,Frontend_Bound,24.40,% Slots,,,,6.06,
66.664878218,C1,Bad_Speculation,4.40,% Slots,,,,6.06,
66.664878218,C1,Backend_Bound,39.64,% Slots,,,,6.06,
66.664878218,C1,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,,6.05,
66.664878218,C1,Backend_Bound.Memory_Bound,39.65,% Slots,,,,6.05,<==
66.664878218,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,,5.77,
66.664878218,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.22,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
66.664878218,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.78,% Clocks,,,,5.77,
66.664878218,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,23.19,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
66.664878218,C2,Frontend_Bound,27.36,% Slots,,,,6.06,
66.664878218,C2,Backend_Bound,38.86,% Slots,,,,6.06,
66.664878218,C2,Retiring,37.54,% Slots,,,,6.06,
66.664878218,C2,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,,6.06,
66.664878218,C2,Backend_Bound.Memory_Bound,45.53,% Slots,,,,6.05,<==
66.664878218,C2,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,,6.06,
66.664878218,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.87,% Clocks,,,,5.77,
66.664878218,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,,5.77,
66.664878218,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,,5.77,
66.664878218,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
66.664878218,C3,Backend_Bound,61.48,% Slots,,,,6.06,
66.664878218,C3,Backend_Bound.Memory_Bound,43.49,% Slots,,,,6.06,
66.664878218,C3,Backend_Bound.Core_Bound,17.99,% Slots,,,,6.06,
66.664878218,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
66.664878218,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,51.35,% Clocks,,,,6.05,
67.721708538,C0,Backend_Bound,46.76,% Slots,,,,5.67,
67.721708538,C0,Backend_Bound.Memory_Bound,32.74,% Slots,,,,5.67,
67.721708538,C0,Backend_Bound.Core_Bound,14.02,% Slots,,,,5.67,
67.721708538,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,40.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
67.721708538,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,20.54,% Stalls,,mem_uops_retired.all_stores:pp,,6.06,<==
67.721708538,C1,Backend_Bound,34.33,% Slots,,,,5.68,
67.721708538,C1,Backend_Bound.Memory_Bound,21.32,% Slots,,,,5.68,
67.721708538,C1,Backend_Bound.Core_Bound,13.00,% Slots,,,,5.68,
67.721708538,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,71.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
67.721708538,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,32.64,% Clocks,,,,5.68,
67.721708538,C2,Frontend_Bound,22.52,% Slots,,,,5.68,
67.721708538,C2,Backend_Bound,42.59,% Slots,,,,5.68,
67.721708538,C2,Backend_Bound.Memory_Bound,58.69,% Slots,,,,5.67,<==
67.721708538,C3,Backend_Bound,58.95,% Slots,,,,5.68,
67.721708538,C3,Backend_Bound.Memory_Bound,48.17,% Slots,,,,5.68,
67.721708538,C3,Backend_Bound.Core_Bound,10.78,% Slots,,,,5.68,
67.721708538,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
67.721708538,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,68.21,% Clocks,,,,5.68,
68.775638681,C0,Frontend_Bound,22.33,% Slots,,,,6.07,
68.775638681,C0,Backend_Bound,36.66,% Slots,,,,6.07,
68.775638681,C0,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,,6.07,
68.775638681,C0,Backend_Bound.Memory_Bound,46.31,% Slots,,,,6.07,<==
68.775638681,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.06,% Clocks,,,,6.06,
68.775638681,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.75,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
68.775638681,C1,Backend_Bound,44.84,% Slots,,,,6.07,
68.775638681,C1,Backend_Bound.Memory_Bound,35.16,% Slots,,,,6.07,<==
68.775638681,C2,Frontend_Bound,26.73,% Slots,,,,6.07,
68.775638681,C2,Bad_Speculation,4.41,% Slots,,,,6.07,
68.775638681,C2,Backend_Bound,45.94,% Slots,,,,6.07,
68.775638681,C2,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,,6.07,
68.775638681,C2,Backend_Bound.Memory_Bound,41.18,% Slots,,,,6.07,<==
68.775638681,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,,6.05,
68.775638681,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
68.775638681,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,,6.05,
68.775638681,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.99,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
68.775638681,C3,Backend_Bound,62.09,% Slots,,,,6.07,
68.775638681,C3,Backend_Bound.Memory_Bound,48.30,% Slots,,,,6.07,
68.775638681,C3,Backend_Bound.Core_Bound,13.79,% Slots,,,,6.07,
68.775638681,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
68.775638681,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,32.16,% Clocks,,,,5.85,
69.831132946,C0,Frontend_Bound,27.48,% Slots,,,,5.69,
69.831132946,C0,Bad_Speculation,10.56,% Slots,,,,5.69,
69.831132946,C0,Backend_Bound,29.38,% Slots,,,,5.69,
69.831132946,C0,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,This metric represents slots fraction the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,,5.68,
69.831132946,C0,Backend_Bound.Memory_Bound,33.16,% Slots,,,,5.69,
69.831132946,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,3.66,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
69.831132946,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,52.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
69.831132946,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.08,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
69.831132946,C1,Frontend_Bound,20.51,% Slots,,,,5.69,
69.831132946,C1,Backend_Bound,40.25,% Slots,,,,5.69,
69.831132946,C1,Backend_Bound.Memory_Bound,29.56,% Slots,,,,5.68,<==
69.831132946,C1,Backend_Bound.Core_Bound,10.69,% Slots,,,,5.68,
69.831132946,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.60,% Clocks,,,,5.68,
69.831132946,C2,Frontend_Bound,20.74,% Slots,,,,5.69,
69.831132946,C2,Backend_Bound,44.82,% Slots,,,,5.69,
69.831132946,C2,Backend_Bound.Memory_Bound,50.77,% Slots,,,,5.69,<==
69.831132946,C3,Backend_Bound,61.79,% Slots,,,,5.68,
69.831132946,C3,Backend_Bound.Memory_Bound,48.58,% Slots,,,,5.68,
69.831132946,C3,Backend_Bound.Core_Bound,13.21,% Slots,,,,5.68,
69.831132946,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
69.831132946,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,73.91,% Clocks,,,,5.68,
70.883242576,C0,Frontend_Bound,25.49,% Slots,,,,6.08,
70.883242576,C0,Bad_Speculation,3.77,% Slots,,,,6.08,
70.883242576,C0,Backend_Bound,44.11,% Slots,,,,6.08,
70.883242576,C0,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,,6.08,
70.883242576,C0,Backend_Bound.Memory_Bound,30.79,% Slots,,,,6.08,<==
70.883242576,C0,Backend_Bound.Core_Bound,13.32,% Slots,,,,6.08,
70.883242576,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,,6.04,
70.883242576,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
70.883242576,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.56,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
70.883242576,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,99.49,% Clocks,,,,5.73,
70.883242576,C1,Frontend_Bound,21.17,% Slots,,,,6.08,
70.883242576,C1,Backend_Bound,40.88,% Slots,,,,6.08,
70.883242576,C1,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,,6.08,
70.883242576,C1,Backend_Bound.Memory_Bound,39.11,% Slots,,,,6.08,<==
70.883242576,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,,6.03,
70.883242576,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.39,% Clocks,,,,6.03,
70.883242576,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
70.883242576,C2,Frontend_Bound,26.47,% Slots,,,,6.08,
70.883242576,C2,Backend_Bound,43.02,% Slots,This category represents slots fraction where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,,6.08,
70.883242576,C2,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,,6.08,
70.883242576,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.64,% Clocks,,,,6.03,
70.883242576,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,,6.03,
70.883242576,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.16,% Clocks,,itlb_misses.walk_completed,,5.7,
70.883242576,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
70.883242576,C3,Backend_Bound,55.89,% Slots,,,,6.08,
70.883242576,C3,Backend_Bound.Memory_Bound,41.38,% Slots,,,,6.08,
70.883242576,C3,Backend_Bound.Core_Bound,14.51,% Slots,,,,6.08,
70.883242576,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
70.883242576,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,41.26,% Clocks,,,,5.73,
71.93515129,C0,Frontend_Bound,29.25,% Slots,,,,5.71,
71.93515129,C0,Backend_Bound,40.68,% Slots,,,,5.71,
71.93515129,C0,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,,5.7,
71.93515129,C0,Backend_Bound.Memory_Bound,57.74,% Slots,,,,5.7,<==
71.93515129,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.58,% Clocks,,,,5.75,
71.93515129,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.46,% Clocks,,,,5.75,
71.93515129,C1,Backend_Bound,33.75,% Slots,,,,5.7,
71.93515129,C1,Backend_Bound.Memory_Bound,37.97,% Slots,,,,5.7,<==
71.93515129,C2,Frontend_Bound,23.71,% Slots,,,,5.71,
71.93515129,C2,Backend_Bound,38.38,% Slots,,,,5.71,
71.93515129,C2,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,,5.7,
71.93515129,C2,Backend_Bound.Memory_Bound,36.41,% Slots,,,,5.7,
71.93515129,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,,5.75,
71.93515129,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,68.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
71.93515129,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.27,% Clocks,,,,5.75,
71.93515129,C3,Backend_Bound,62.89,% Slots,,,,5.71,
71.93515129,C3,Backend_Bound.Memory_Bound,43.68,% Slots,,,,5.7,
71.93515129,C3,Backend_Bound.Core_Bound,19.21,% Slots,,,,5.7,
71.93515129,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
72.993241162,C0,Frontend_Bound,27.28,% Slots,,,,6.05,
72.993241162,C0,Bad_Speculation,3.77,% Slots,,,,6.05,
72.993241162,C0,Backend_Bound,45.82,% Slots,,,,6.05,
72.993241162,C0,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,,6.05,
72.993241162,C0,Backend_Bound.Memory_Bound,50.71,% Slots,,,,6.04,
72.993241162,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
72.993241162,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,98.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
72.993241162,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.96,% Clocks,,,,6.05,
72.993241162,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.26,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
72.993241162,C1,Frontend_Bound,26.71,% Slots,,,,6.04,
72.993241162,C1,Bad_Speculation,4.58,% Slots,,,,6.04,
72.993241162,C1,Backend_Bound,44.74,% Slots,,,,6.04,
72.993241162,C1,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,,6.05,
72.993241162,C1,Backend_Bound.Memory_Bound,38.24,% Slots,,,,6.04,
72.993241162,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.70,% Clocks,,,,6.05,
72.993241162,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
72.993241162,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.36,% Stalls,,mem_uops_retired.all_stores:pp,,5.82,<==
72.993241162,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.32,% Clocks,,,,6.05,
72.993241162,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
72.993241162,C2,Backend_Bound,37.66,% Slots,,,,6.04,
72.993241162,C2,Backend_Bound.Memory_Bound,37.10,% Slots,,,,6.04,<==
72.993241162,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,77.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
72.993241162,C3,Backend_Bound,58.62,% Slots,,,,6.05,
72.993241162,C3,Backend_Bound.Memory_Bound,49.10,% Slots,,,,6.05,
72.993241162,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
74.045024394,C0,Frontend_Bound,21.61,% Slots,,,,5.71,
74.045024394,C0,Backend_Bound,41.23,% Slots,,,,5.71,
74.045024394,C0,Backend_Bound.Memory_Bound,41.40,% Slots,,,,5.7,
74.045024394,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,50.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
74.045024394,C1,Frontend_Bound,23.70,% Slots,,,,5.71,
74.045024394,C1,Bad_Speculation,5.07,% Slots,,,,5.71,
74.045024394,C1,Backend_Bound,40.35,% Slots,,,,5.71,
74.045024394,C1,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,,5.71,
74.045024394,C1,Backend_Bound.Memory_Bound,41.01,% Slots,,,,5.7,<==
74.045024394,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,,5.71,
74.045024394,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
74.045024394,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,,5.71,
74.045024394,C2,Frontend_Bound,24.56,% Slots,,,,5.71,
74.045024394,C2,Backend_Bound,40.24,% Slots,,,,5.71,
74.045024394,C2,Retiring,21.06,% Slots,,,,5.71,
74.045024394,C2,Frontend_Bound.Frontend_Latency,15.40,% Slots,,rs_events.empty_end,,5.71,
74.045024394,C2,Backend_Bound.Memory_Bound,36.04,% Slots,,,,5.71,
74.045024394,C2,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,,5.71,
74.045024394,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.60,% Clocks,,,,5.71,
74.045024394,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.28,% Clocks,,idq.ms_switches,,5.71,
74.045024394,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.62,% Stalls,,mem_uops_retired.all_stores:pp,,5.93,<==
74.045024394,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.63,% Clocks,,,,5.71,
74.045024394,C3,Backend_Bound,62.11,% Slots,,,,5.71,
74.045024394,C3,Backend_Bound.Memory_Bound,43.02,% Slots,,,,5.7,
74.045024394,C3,Backend_Bound.Core_Bound,19.09,% Slots,,,,5.7,
74.045024394,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
75.105341483,C0,Backend_Bound,33.46,% Slots,,,,6.03,
75.105341483,C0,Backend_Bound.Memory_Bound,32.60,% Slots,,,,6.03,<==
75.105341483,C1,Frontend_Bound,30.31,% Slots,,,,6.04,
75.105341483,C1,Backend_Bound,36.13,% Slots,,,,6.04,
75.105341483,C1,Frontend_Bound.Frontend_Latency,24.94,% Slots,,rs_events.empty_end,,6.04,
75.105341483,C1,Backend_Bound.Memory_Bound,37.30,% Slots,,,,6.03,<==
75.105341483,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,,6.04,
75.105341483,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,,6.04,
75.105341483,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.51,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
75.105341483,C2,Frontend_Bound,22.11,% Slots,,,,6.04,
75.105341483,C2,Backend_Bound,46.34,% Slots,,,,6.04,
75.105341483,C2,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,,6.04,
75.105341483,C2,Backend_Bound.Memory_Bound,41.01,% Slots,,,,6.03,<==
75.105341483,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,,6.04,
75.105341483,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
75.105341483,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,87.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
75.105341483,C3,Backend_Bound,60.05,% Slots,,,,6.03,
75.105341483,C3,Backend_Bound.Memory_Bound,45.14,% Slots,,,,6.03,
75.105341483,C3,Backend_Bound.Core_Bound,14.92,% Slots,,,,6.03,
75.105341483,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
75.105341483,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,51.72,% Clocks,,,,5.88,
76.160491921,C0,Frontend_Bound,28.24,% Slots,,,,5.74,
76.160491921,C0,Bad_Speculation,4.63,% Slots,,,,5.74,
76.160491921,C0,Backend_Bound,37.30,% Slots,,,,5.74,
76.160491921,C0,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,,5.68,
76.160491921,C0,Backend_Bound.Memory_Bound,28.94,% Slots,,,,5.69,<==
76.160491921,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.37,% Clocks,,,,5.69,
76.160491921,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.20,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
76.160491921,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.99,% Clocks,,,,5.69,
76.160491921,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
76.160491921,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,27.51,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
76.160491921,C1,Frontend_Bound,22.35,% Slots,,,,5.74,
76.160491921,C1,Backend_Bound,42.33,% Slots,,,,5.74,
76.160491921,C1,Retiring,30.26,% Slots,,,,5.74,
76.160491921,C1,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,,5.68,
76.160491921,C1,Backend_Bound.Memory_Bound,52.75,% Slots,,,,5.68,<==
76.160491921,C1,Retiring.Microcode_Sequencer,1.56,% Slots,,idq.ms_uops,,5.69,
76.160491921,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.96,% Clocks,,,,5.69,
76.160491921,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,,5.69,
76.160491921,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,,5.69,
76.160491921,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.78,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
76.160491921,C2,Backend_Bound,41.21,% Slots,,,,5.74,
76.160491921,C2,Backend_Bound.Memory_Bound,30.32,% Slots,,,,5.68,<==
76.160491921,C2,Backend_Bound.Core_Bound,10.90,% Slots,,,,5.68,
76.160491921,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.76,% Clocks,,,,5.68,
76.160491921,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,36.33,% Clocks,,,,5.68,
76.160491921,C3,Backend_Bound,59.05,% Slots,,,,5.74,
76.160491921,C3,Backend_Bound.Memory_Bound,44.07,% Slots,,,,5.69,
76.160491921,C3,Backend_Bound.Core_Bound,14.98,% Slots,,,,5.69,
76.160491921,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
76.160491921,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,47.08,% Clocks,,,,5.69,
77.232412,C0,Frontend_Bound,22.55,% Slots,,,,5.92,
77.232412,C0,Backend_Bound,36.60,% Slots,,,,5.91,
77.232412,C0,Backend_Bound.Memory_Bound,32.28,% Slots,,,,5.91,
77.232412,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,68.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
77.232412,C1,Frontend_Bound,26.51,% Slots,,,,5.91,
77.232412,C1,Bad_Speculation,4.26,% Slots,,,,5.91,
77.232412,C1,Backend_Bound,43.47,% Slots,,,,5.91,
77.232412,C1,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,,5.98,
77.232412,C1,Backend_Bound.Memory_Bound,47.07,% Slots,,,,5.91,
77.232412,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,,5.97,
77.232412,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.23,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
77.232412,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,51.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
77.232412,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,,5.97,
77.232412,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
77.232412,C2,Frontend_Bound,20.66,% Slots,,,,5.92,
77.232412,C2,Backend_Bound,39.28,% Slots,,,,5.91,
77.232412,C2,Backend_Bound.Memory_Bound,39.42,% Slots,,,,5.91,<==
77.232412,C3,Backend_Bound,56.27,% Slots,,,,5.91,
77.232412,C3,Backend_Bound.Memory_Bound,45.51,% Slots,,,,5.91,
77.232412,C3,Backend_Bound.Core_Bound,10.76,% Slots,,,,5.91,
77.232412,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
78.296251198,C0,Frontend_Bound,34.14,% Slots,,,,6.01,
78.296251198,C0,Backend_Bound,38.01,% Slots,,,,6.01,
78.296251198,C0,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,,6.01,
78.296251198,C0,Backend_Bound.Memory_Bound,38.17,% Slots,,,,6.01,
78.296251198,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,,6.02,
78.296251198,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,66.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
78.296251198,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.70,% Clocks,,,,6.02,
78.296251198,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_Calculated,,br_misp_retired.all_branches,,5.93,
78.296251198,C1,Frontend_Bound,22.75,% Slots,,,,6.01,
78.296251198,C1,Backend_Bound,37.70,% Slots,,,,6.01,
78.296251198,C1,Backend_Bound.Memory_Bound,29.18,% Slots,,,,6.01,<==
78.296251198,C2,Frontend_Bound,26.84,% Slots,,,,6.01,
78.296251198,C2,Backend_Bound,43.49,% Slots,,,,6.01,
78.296251198,C2,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,,6.01,
78.296251198,C2,Backend_Bound.Memory_Bound,38.63,% Slots,,,,6.01,<==
78.296251198,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,,6.02,
78.296251198,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,,6.02,
78.296251198,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_Calculated,,br_misp_retired.all_branches,,5.93,
78.296251198,C3,Backend_Bound,61.43,% Slots,,,,6.01,
78.296251198,C3,Backend_Bound.Memory_Bound,50.85,% Slots,,,,6.01,
78.296251198,C3,Backend_Bound.Core_Bound,10.58,% Slots,,,,6.01,
78.296251198,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.64,<==
78.296251198,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,61.21,% Clocks,,,,6.01,
79.362894904,C0,Frontend_Bound,22.53,% Slots,,,,6.01,
79.362894904,C0,Backend_Bound,40.95,% Slots,,,,6.01,
79.362894904,C0,Backend_Bound.Memory_Bound,39.12,% Slots,,,,5.62,
79.362894904,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,90.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
79.362894904,C1,Frontend_Bound,22.17,% Slots,,,,6.0,
79.362894904,C1,Backend_Bound,34.22,% Slots,,,,6.0,
79.362894904,C1,Backend_Bound.Memory_Bound,33.13,% Slots,,,,5.62,
79.362894904,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,61.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
79.362894904,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,26.78,% Stalls,,mem_uops_retired.all_stores:pp,,5.93,
79.362894904,C2,Frontend_Bound,35.82,% Slots,,,,6.01,
79.362894904,C2,Bad_Speculation,5.21,% Slots,,,,6.01,
79.362894904,C2,Backend_Bound,44.69,% Slots,,,,6.01,
79.362894904,C2,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,,5.9,
79.362894904,C2,Backend_Bound.Memory_Bound,50.02,% Slots,,,,5.62,<==
79.362894904,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,,5.62,
79.362894904,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.74,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
79.362894904,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,,5.62,
79.362894904,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
79.362894904,C3,Backend_Bound,60.60,% Slots,,,,6.0,
79.362894904,C3,Backend_Bound.Memory_Bound,44.53,% Slots,,,,5.62,
79.362894904,C3,Backend_Bound.Core_Bound,16.07,% Slots,,,,5.62,
79.362894904,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
79.362894904,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,67.90,% Clocks,,,,5.9,
80.414259937,C0,Frontend_Bound,20.34,% Slots,,,,5.71,
80.414259937,C0,Backend_Bound,34.50,% Slots,,,,5.71,
80.414259937,C0,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,,5.81,
80.414259937,C0,Backend_Bound.Memory_Bound,30.89,% Slots,,,,5.71,
80.414259937,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,,6.09,
80.414259937,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,58.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
80.414259937,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,20.86,% Clocks,,,,6.09,
80.414259937,C1,Backend_Bound,46.06,% Slots,,,,5.71,
80.414259937,C1,Backend_Bound.Memory_Bound,37.89,% Slots,,,,5.71,
80.414259937,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,40.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
80.414259937,C2,Frontend_Bound,34.08,% Slots,,,,5.7,
80.414259937,C2,Backend_Bound,51.80,% Slots,,,,5.7,
80.414259937,C2,Frontend_Bound.Frontend_Latency,32.96,% Slots,,rs_events.empty_end,,5.8,
80.414259937,C2,Backend_Bound.Memory_Bound,68.82,% Slots,,,,5.7,<==
80.414259937,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,,6.09,
80.414259937,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
80.414259937,C3,Backend_Bound,62.41,% Slots,,,,5.71,
80.414259937,C3,Backend_Bound.Memory_Bound,45.65,% Slots,,,,5.71,
80.414259937,C3,Backend_Bound.Core_Bound,16.76,% Slots,,,,5.71,
80.414259937,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
80.414259937,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,50.37,% Clocks,,,,5.71,
81.468229369,C0,Backend_Bound,49.98,% Slots,,,,6.07,
81.468229369,C0,Backend_Bound.Memory_Bound,45.07,% Slots,,,,5.69,
81.468229369,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,84.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
81.468229369,C1,Backend_Bound,35.40,% Slots,,,,6.07,
81.468229369,C1,Backend_Bound.Memory_Bound,34.45,% Slots,,,,5.69,<==
81.468229369,C2,Frontend_Bound,22.28,% Slots,,,,6.07,
81.468229369,C2,Backend_Bound,48.05,% Slots,,,,6.07,
81.468229369,C2,Backend_Bound.Memory_Bound,40.21,% Slots,,,,5.69,
81.468229369,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
81.468229369,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,28.75,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
81.468229369,C3,Backend_Bound,61.89,% Slots,,,,6.07,
81.468229369,C3,Backend_Bound.Memory_Bound,46.19,% Slots,,,,5.69,
81.468229369,C3,Backend_Bound.Core_Bound,15.71,% Slots,,,,5.69,
81.468229369,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
82.523806514,C0,Frontend_Bound,22.64,% Slots,,,,5.68,
82.523806514,C0,Backend_Bound,43.76,% Slots,,,,5.68,
82.523806514,C0,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,,6.02,
82.523806514,C0,Backend_Bound.Memory_Bound,39.43,% Slots,,,,5.68,<==
82.523806514,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,,6.06,
82.523806514,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,,6.06,
82.523806514,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
82.523806514,C1,Frontend_Bound,23.15,% Slots,,,,5.69,
82.523806514,C1,Bad_Speculation,7.32,% Slots,,,,5.69,
82.523806514,C1,Backend_Bound,31.10,% Slots,,,,5.69,
82.523806514,C1,Frontend_Bound.Frontend_Latency,15.17,% Slots,,rs_events.empty_end,,6.02,
82.523806514,C1,Backend_Bound.Memory_Bound,25.50,% Slots,,,,5.69,<==
82.523806514,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.16,% Clocks,,,,6.06,
82.523806514,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
82.523806514,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.47,% Clocks,,,,6.06,
82.523806514,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
82.523806514,C2,Frontend_Bound,35.82,% Slots,,,,5.69,
82.523806514,C2,Backend_Bound,38.97,% Slots,,,,5.69,
82.523806514,C2,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,,6.02,
82.523806514,C2,Backend_Bound.Memory_Bound,48.15,% Slots,,,,5.69,
82.523806514,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,104.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
82.523806514,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.12,% Clocks,,,,6.06,
82.523806514,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.41,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
82.523806514,C3,Backend_Bound,62.54,% Slots,,,,5.68,
82.523806514,C3,Backend_Bound.Memory_Bound,51.55,% Slots,,,,5.68,
82.523806514,C3,Backend_Bound.Core_Bound,10.99,% Slots,,,,5.68,
82.523806514,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
83.586268133,C0,Backend_Bound,49.22,% Slots,,,,6.02,
83.586268133,C0,Backend_Bound.Memory_Bound,61.17,% Slots,,,,5.65,<==
83.586268133,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,71.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
83.586268133,C1,Frontend_Bound,20.95,% Slots,,,,6.02,
83.586268133,C1,Backend_Bound,40.61,% Slots,,,,6.02,
83.586268133,C1,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,,6.02,
83.586268133,C1,Backend_Bound.Memory_Bound,33.16,% Slots,,,,5.64,<==
83.586268133,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,,5.64,
83.586268133,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,,5.64,
83.586268133,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,86.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
83.586268133,C2,Frontend_Bound,22.33,% Slots,,,,6.03,
83.586268133,C2,Backend_Bound,39.84,% Slots,,,,6.03,
83.586268133,C2,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,,6.02,
83.586268133,C2,Backend_Bound.Memory_Bound,31.19,% Slots,,,,5.65,<==
83.586268133,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,,5.64,
83.586268133,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.59,% Clocks,,,,5.64,
83.586268133,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_Calculated,,br_misp_retired.all_branches,,6.02,
83.586268133,C3,Backend_Bound,46.53,% Slots,,,,6.03,
83.586268133,C3,Backend_Bound.Memory_Bound,36.22,% Slots,,,,5.65,
83.586268133,C3,Backend_Bound.Core_Bound,10.31,% Slots,,,,5.65,
83.586268133,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,54.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
83.586268133,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.32,% Clocks,,,,6.02,
84.652504178,C0,Frontend_Bound,23.73,% Slots,,,,5.62,
84.652504178,C0,Backend_Bound,32.49,% Slots,,,,5.62,
84.652504178,C0,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,,5.63,
84.652504178,C0,Backend_Bound.Memory_Bound,37.84,% Slots,,,,5.62,<==
84.652504178,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,,6.01,
84.652504178,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,,6.01,
84.652504178,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
84.652504178,C1,Frontend_Bound,24.53,% Slots,,,,5.63,
84.652504178,C1,Backend_Bound,38.21,% Slots,,,,5.63,
84.652504178,C1,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,,5.63,
84.652504178,C1,Backend_Bound.Memory_Bound,67.02,% Slots,,,,5.63,<==
84.652504178,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,,6.01,
84.652504178,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,,6.01,
84.652504178,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_Calculated,,br_misp_retired.all_branches,,5.63,
84.652504178,C2,Frontend_Bound,26.17,% Slots,,,,5.63,
84.652504178,C2,Backend_Bound,31.87,% Slots,,,,5.63,
84.652504178,C2,Frontend_Bound.Frontend_Latency,22.81,% Slots,,rs_events.empty_end,,5.63,
84.652504178,C2,Backend_Bound.Memory_Bound,30.38,% Slots,,,,5.63,
84.652504178,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,77.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
84.652504178,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,,6.01,
84.652504178,C3,Frontend_Bound,23.29,% Slots,,,,5.62,
84.652504178,C3,Backend_Bound,35.21,% Slots,,,,5.62,
84.652504178,C3,Backend_Bound.Memory_Bound,32.06,% Slots,,,,5.62,<==
85.708731795,C0,Frontend_Bound,31.41,% Slots,,,,6.06,
85.708731795,C0,Bad_Speculation,4.53,% Slots,,,,6.06,
85.708731795,C0,Backend_Bound,48.12,% Slots,,,,6.06,
85.708731795,C0,Frontend_Bound.Frontend_Latency,26.04,% Slots,,rs_events.empty_end,,6.06,
85.708731795,C0,Backend_Bound.Memory_Bound,52.75,% Slots,,,,6.05,<==
85.708731795,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,,6.06,
85.708731795,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
85.708731795,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,,6.06,
85.708731795,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
85.708731795,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,,6.06,
85.708731795,C1,Frontend_Bound,25.77,% Slots,,,,6.05,
85.708731795,C1,Backend_Bound,34.53,% Slots,,,,6.05,
85.708731795,C1,Backend_Bound.Memory_Bound,39.80,% Slots,,,,6.05,
85.708731795,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,43.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
85.708731795,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,26.27,% Stalls,,mem_uops_retired.all_stores:pp,,5.78,<==
85.708731795,C2,Backend_Bound,33.22,% Slots,,,,6.05,
85.708731795,C2,Backend_Bound.Memory_Bound,32.61,% Slots,,,,6.05,
85.708731795,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,103.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
85.708731795,C3,Frontend_Bound,22.12,% Slots,,,,6.06,
85.708731795,C3,Backend_Bound,34.92,% Slots,,,,6.06,<==
85.708731795,C3,Backend_Bound.Memory_Bound,19.06,% Slots,,,,6.06,
85.708731795,C3,Backend_Bound.Core_Bound,15.85,% Slots,,,,6.06,
85.708731795,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,33.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,
85.708731795,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,24.34,% Stalls,,mem_uops_retired.all_stores:pp,,5.78,
85.708731795,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,36.52,% Clocks,,,,5.96,
86.757502111,C0,Frontend_Bound,27.56,% Slots,,,,5.72,
86.757502111,C0,Bad_Speculation,3.75,% Slots,,,,5.72,
86.757502111,C0,Backend_Bound,53.08,% Slots,,,,5.72,
86.757502111,C0,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,,5.73,
86.757502111,C0,Backend_Bound.Memory_Bound,36.10,% Slots,,,,5.72,
86.757502111,C0,Backend_Bound.Core_Bound,16.98,% Slots,,,,5.72,
86.757502111,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
86.757502111,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,48.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
86.757502111,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.75,% Clocks,,,,5.72,
86.757502111,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.81,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
86.757502111,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,,5.72,
86.757502111,C1,Frontend_Bound,20.83,% Slots,,,,5.72,
86.757502111,C1,Backend_Bound,38.26,% Slots,,,,5.72,
86.757502111,C1,Backend_Bound.Memory_Bound,38.68,% Slots,,,,5.72,
86.757502111,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,77.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
86.757502111,C2,Backend_Bound,32.30,% Slots,,,,5.72,
86.757502111,C2,Backend_Bound.Memory_Bound,32.27,% Slots,,,,5.72,<==
86.757502111,C3,Frontend_Bound,36.93,% Slots,,,,5.72,
86.757502111,C3,Bad_Speculation,6.78,% Slots,,,,5.72,
86.757502111,C3,Backend_Bound,36.79,% Slots,,,,5.72,
86.757502111,C3,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,,5.72,<==
86.757502111,C3,Backend_Bound.Memory_Bound,27.86,% Slots,,,,5.72,
86.757502111,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.02,% Clocks,,,,5.72,
86.757502111,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
86.757502111,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.23,% Clocks,,,,5.72,<==
87.80735812,C0,Frontend_Bound,20.81,% Slots,,,,6.1,
87.80735812,C0,Backend_Bound,44.95,% Slots,,,,6.1,
87.80735812,C0,Backend_Bound.Memory_Bound,46.44,% Slots,,,,5.71,
87.80735812,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,49.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
87.80735812,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,36.40,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,<==
87.80735812,C1,Frontend_Bound,22.09,% Slots,,,,6.1,
87.80735812,C1,Bad_Speculation,5.44,% Slots,,,,6.1,
87.80735812,C1,Backend_Bound,37.00,% Slots,,,,6.1,<==
87.80735812,C1,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,,6.1,
87.80735812,C1,Backend_Bound.Memory_Bound,19.65,% Slots,,,,5.71,
87.80735812,C1,Backend_Bound.Core_Bound,17.35,% Slots,,,,5.71,
87.80735812,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,,5.72,
87.80735812,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
87.80735812,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,60.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,
87.80735812,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.31,% Clocks,,,,6.09,
87.80735812,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.89,% Clocks,,,,5.72,
87.80735812,C1-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.30,% Clocks,,itlb_misses.walk_completed,,5.71,
87.80735812,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
87.80735812,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,,5.72,
87.80735812,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,33.77,% Clocks,,,,6.09,
87.80735812,C2,Frontend_Bound,23.01,% Slots,,,,6.1,
87.80735812,C2,Backend_Bound,31.15,% Slots,,,,6.1,<==
87.80735812,C3,Frontend_Bound,32.47,% Slots,,,,6.1,
87.80735812,C3,Bad_Speculation,5.45,% Slots,,,,6.1,
87.80735812,C3,Backend_Bound,33.74,% Slots,,,,6.1,
87.80735812,C3,Retiring,26.80,% Slots,,,,6.1,
87.80735812,C3,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,,6.1,
87.80735812,C3,Backend_Bound.Memory_Bound,34.19,% Slots,,,,5.71,
87.80735812,C3,Retiring.Microcode_Sequencer,1.77,% Slots,,idq.ms_uops,,6.09,
87.80735812,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,,5.72,
87.80735812,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.26,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
87.80735812,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,,5.72,
87.80735812,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,47.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
87.80735812,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,,5.72,
87.80735812,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.29,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
88.856046896,C0,Backend_Bound,40.99,% Slots,,,,5.72,
88.856046896,C0,Backend_Bound.Memory_Bound,40.63,% Slots,,,,5.72,
88.856046896,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,47.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
88.856046896,C1,Frontend_Bound,22.03,% Slots,,,,5.73,
88.856046896,C1,Backend_Bound,32.13,% Slots,,,,5.73,
88.856046896,C1,Backend_Bound.Memory_Bound,30.52,% Slots,,,,5.73,
88.856046896,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,73.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
88.856046896,C2,Frontend_Bound,38.41,% Slots,,,,5.72,
88.856046896,C2,Bad_Speculation,5.10,% Slots,,,,5.72,
88.856046896,C2,Backend_Bound,44.21,% Slots,,,,5.72,
88.856046896,C2,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,,5.72,
88.856046896,C2,Backend_Bound.Memory_Bound,36.95,% Slots,,,,5.72,<==
88.856046896,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,,6.1,
88.856046896,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
88.856046896,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.60,% Clocks,,,,6.1,
88.856046896,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
88.856046896,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.00,% Clocks,,idq.ms_switches,,6.1,
88.856046896,C3,Frontend_Bound,21.46,% Slots,,,,5.72,
88.856046896,C3,Bad_Speculation,6.10,% Slots,,,,5.72,
88.856046896,C3,Backend_Bound,43.24,% Slots,,,,5.72,
88.856046896,C3,Frontend_Bound.Frontend_Latency,15.53,% Slots,,rs_events.empty_end,,5.72,
88.856046896,C3,Backend_Bound.Memory_Bound,37.26,% Slots,,,,5.72,
88.856046896,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.07,% Clocks,,,,6.11,
88.856046896,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
88.856046896,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,62.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
88.856046896,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,,6.11,
89.907734031,C0,Backend_Bound,31.78,% Slots,,,,6.08,
89.907734031,C0,Backend_Bound.Memory_Bound,25.81,% Slots,,,,5.7,<==
89.907734031,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,56.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
89.907734031,C1,Frontend_Bound,28.75,% Slots,,,,6.08,
89.907734031,C1,Backend_Bound,34.03,% Slots,,,,6.08,
89.907734031,C1,Retiring,28.49,% Slots,,,,6.08,
89.907734031,C1,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,,6.09,
89.907734031,C1,Backend_Bound.Memory_Bound,27.06,% Slots,,,,5.7,<==
89.907734031,C1,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,,6.05,
89.907734031,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,,5.7,
89.907734031,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.56,% Clocks,,idq.ms_switches,,5.7,
89.907734031,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
89.907734031,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,74.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
89.907734031,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,20.76,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,
89.907734031,C2,Frontend_Bound,23.17,% Slots,,,,6.09,
89.907734031,C2,Bad_Speculation,5.38,% Slots,,,,6.09,
89.907734031,C2,Backend_Bound,47.70,% Slots,,,,6.09,
89.907734031,C2,Frontend_Bound.Frontend_Latency,26.62,% Slots,,rs_events.empty_end,,6.08,
89.907734031,C2,Backend_Bound.Memory_Bound,42.87,% Slots,,,,5.7,
89.907734031,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,,5.7,
89.907734031,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
89.907734031,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,71.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
89.907734031,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.71,% Clocks,,,,5.7,
89.907734031,C3,Frontend_Bound,30.31,% Slots,,,,6.09,
89.907734031,C3,Bad_Speculation,5.52,% Slots,,,,6.09,
89.907734031,C3,Backend_Bound,36.94,% Slots,,,,6.09,
89.907734031,C3,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,,6.08,
89.907734031,C3,Backend_Bound.Memory_Bound,37.22,% Slots,,,,5.7,<==
89.907734031,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
89.907734031,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,,5.7,
89.907734031,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.01,% Clocks,,itlb_misses.walk_completed,,5.71,
90.964784298,C0,Frontend_Bound,26.36,% Slots,,,,5.68,
90.964784298,C0,Backend_Bound,33.76,% Slots,,,,5.68,
90.964784298,C0,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,,5.67,
90.964784298,C0,Backend_Bound.Memory_Bound,36.33,% Slots,,,,5.68,<==
90.964784298,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,,6.06,
90.964784298,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.87,% Clocks,,,,6.06,
90.964784298,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.06,% Clocks,,idq.ms_switches,,6.06,
90.964784298,C1,Frontend_Bound,30.24,% Slots,,,,5.68,
90.964784298,C1,Backend_Bound,45.12,% Slots,,,,5.68,
90.964784298,C1,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,,5.67,
90.964784298,C1,Backend_Bound.Memory_Bound,42.57,% Slots,,,,5.68,<==
90.964784298,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,,6.06,
90.964784298,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.41,% Clocks,,,,6.06,
90.964784298,C2,Backend_Bound,32.83,% Slots,,,,5.68,
90.964784298,C2,Backend_Bound.Memory_Bound,25.91,% Slots,,,,5.68,
90.964784298,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,61.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
90.964784298,C3,Frontend_Bound,26.57,% Slots,,,,5.68,
90.964784298,C3,Bad_Speculation,6.26,% Slots,,,,5.68,
90.964784298,C3,Backend_Bound,36.74,% Slots,,,,5.68,
90.964784298,C3,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,,5.67,
90.964784298,C3,Backend_Bound.Memory_Bound,37.97,% Slots,,,,5.68,
90.964784298,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,,6.06,
90.964784298,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
90.964784298,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,71.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
90.964784298,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,,6.06,
92.01659331,C0,Backend_Bound,34.63,% Slots,,,,6.09,
92.01659331,C0,Backend_Bound.Memory_Bound,32.63,% Slots,,,,5.7,
92.01659331,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,85.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
92.01659331,C1,Frontend_Bound,34.92,% Slots,,,,6.09,
92.01659331,C1,Bad_Speculation,5.42,% Slots,,,,6.09,
92.01659331,C1,Backend_Bound,32.40,% Slots,,,,6.09,
92.01659331,C1,Frontend_Bound.Frontend_Latency,32.66,% Slots,,rs_events.empty_end,,6.08,<==
92.01659331,C1,Backend_Bound.Memory_Bound,28.80,% Slots,,,,5.7,
92.01659331,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,,5.7,
92.01659331,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
92.01659331,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,,5.7,<==
92.01659331,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,94.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,
92.01659331,C2,Frontend_Bound,26.37,% Slots,,,,6.09,
92.01659331,C2,Backend_Bound,35.97,% Slots,,,,6.09,
92.01659331,C2,Frontend_Bound.Frontend_Latency,45.25,% Slots,,rs_events.empty_end,,6.09,
92.01659331,C2,Backend_Bound.Memory_Bound,41.45,% Slots,,,,5.7,
92.01659331,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,,5.7,
92.01659331,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
92.01659331,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,,5.7,
92.01659331,C3,Frontend_Bound,35.01,% Slots,,,,6.09,
92.01659331,C3,Backend_Bound,32.54,% Slots,,,,6.09,
92.01659331,C3,Frontend_Bound.Frontend_Latency,28.45,% Slots,,rs_events.empty_end,,6.08,<==
92.01659331,C3,Backend_Bound.Memory_Bound,34.22,% Slots,,,,5.7,
92.01659331,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,,5.7,<==
93.075996969,C0,Frontend_Bound,35.58,% Slots,,,,5.67,
93.075996969,C0,Backend_Bound,40.92,% Slots,,,,5.67,
93.075996969,C0,Frontend_Bound.Frontend_Latency,25.06,% Slots,,rs_events.empty_end,,5.67,
93.075996969,C0,Backend_Bound.Memory_Bound,51.75,% Slots,,,,5.67,
93.075996969,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,,6.03,
93.075996969,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,32.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
93.075996969,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.72,% Clocks,,,,6.03,
93.075996969,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
93.075996969,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,,6.03,
93.075996969,C1,Frontend_Bound,26.35,% Slots,,,,5.67,
93.075996969,C1,Backend_Bound,34.93,% Slots,,,,5.67,
93.075996969,C1,Backend_Bound.Memory_Bound,40.46,% Slots,,,,5.67,
93.075996969,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,97.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,<==
93.075996969,C2,Backend_Bound,38.47,% Slots,,,,5.67,
93.075996969,C2,Backend_Bound.Memory_Bound,35.30,% Slots,,,,5.67,<==
93.075996969,C3,Frontend_Bound,21.32,% Slots,,,,5.66,
93.075996969,C3,Backend_Bound,30.33,% Slots,,,,5.66,
93.075996969,C3,Backend_Bound.Memory_Bound,25.87,% Slots,,,,5.66,<==
94.140251578,C0,Frontend_Bound,31.82,% Slots,,,,6.01,
94.140251578,C0,Backend_Bound,44.11,% Slots,,,,6.01,
94.140251578,C0,Frontend_Bound.Frontend_Latency,35.13,% Slots,,rs_events.empty_end,,6.01,
94.140251578,C0,Backend_Bound.Memory_Bound,43.03,% Slots,,,,6.0,
94.140251578,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
94.140251578,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,,6.02,
94.140251578,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_Calculated,,br_misp_retired.all_branches,,5.97,
94.140251578,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,,6.02,
94.140251578,C1,Frontend_Bound,20.93,% Slots,,,,6.01,
94.140251578,C1,Bad_Speculation,3.67,% Slots,,,,6.01,
94.140251578,C1,Backend_Bound,36.73,% Slots,,,,6.01,
94.140251578,C1,Retiring,11.64,% Slots,,,,6.01,
94.140251578,C1,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,,6.02,
94.140251578,C1,Backend_Bound.Memory_Bound,26.41,% Slots,,,,6.01,
94.140251578,C1,Backend_Bound.Core_Bound,10.32,% Slots,,,,6.01,
94.140251578,C1,Retiring.Microcode_Sequencer,3.99,% Slots,,idq.ms_uops,,6.02,
94.140251578,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,,6.01,
94.140251578,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.37,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
94.140251578,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,,6.01,
94.140251578,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,83.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.62,<==
94.140251578,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.06,% Clocks,,,,6.01,
94.140251578,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.05,% Clocks,,,,6.02,
94.140251578,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_Calculated,,br_misp_retired.all_branches,,5.96,
94.140251578,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,26.87,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
94.140251578,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,33.64,% Clocks,,,,6.01,
94.140251578,C2,Frontend_Bound,23.26,% Slots,,,,6.01,
94.140251578,C2,Backend_Bound,37.82,% Slots,,,,6.01,
94.140251578,C2,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,,6.01,
94.140251578,C2,Backend_Bound.Memory_Bound,61.96,% Slots,,,,6.01,
94.140251578,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,,6.01,
94.140251578,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,102.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
94.140251578,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.51,% Clocks,,,,6.01,
94.140251578,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.74,% Clocks,,itlb_misses.walk_completed,,5.64,
94.140251578,C3,Backend_Bound,31.91,% Slots,,,,6.01,
94.140251578,C3,Backend_Bound.Memory_Bound,29.79,% Slots,,,,6.01,
94.140251578,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,83.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
95.196585665,C0,Frontend_Bound,29.38,% Slots,,,,5.68,
95.196585665,C0,Backend_Bound,22.12,% Slots,,,,5.68,
95.196585665,C0,Frontend_Bound.Frontend_Bandwidth,16.98,% Slots,,,,5.68,
95.196585665,C0,Backend_Bound.Memory_Bound,16.39,% Slots,,,,5.68,
95.196585665,C0,Frontend_Bound.Frontend_Bandwidth.MITE,33.23,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,6.06,<==
95.196585665,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,
95.196585665,C1,Frontend_Bound,32.85,% Slots,,,,5.68,
95.196585665,C1,Backend_Bound,24.35,% Slots,,,,5.68,
95.196585665,C1,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,,5.68,
95.196585665,C1,Backend_Bound.Memory_Bound,24.84,% Slots,,,,5.68,
95.196585665,C1,Frontend_Bound.Frontend_Bandwidth.MITE,26.49,% CoreClocks,,,,6.07,<==
95.196585665,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,32.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.05,
95.196585665,C2,Backend_Bound,38.61,% Slots,,,,5.68,
95.196585665,C2,Backend_Bound.Memory_Bound,43.18,% Slots,,,,5.68,<==
95.196585665,C3,Frontend_Bound,23.19,% Slots,,,,5.68,
95.196585665,C3,Backend_Bound,41.46,% Slots,,,,5.68,
95.196585665,C3,Backend_Bound.Memory_Bound,25.81,% Slots,,,,5.68,<==
95.196585665,C3,Backend_Bound.Core_Bound,15.65,% Slots,,,,5.68,
95.196585665,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.93,% Clocks,,,,5.68,
95.196585665,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,39.19,% Clocks,,,,5.68,
95.392031607,C0,Frontend_Bound,22.97,% Slots,,,,6.17,
95.392031607,C0,Backend_Bound,27.53,% Slots,,,,6.17,
95.392031607,C0,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,,6.12,
95.392031607,C0,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,,6.12,
95.392031607,C0,Backend_Bound.Memory_Bound,23.30,% Slots,,,,6.13,
95.392031607,C0,Frontend_Bound.Frontend_Bandwidth.MITE,32.90,% CoreClocks,,,,6.15,
95.392031607,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,30.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.14,<==
95.392031607,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,21.86,% Clocks,,,,6.14,
95.392031607,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,60.67,% Clocks_Calculated,,br_misp_retired.all_branches,,4.22,
95.392031607,C1,Frontend_Bound,50.72,% Slots,,,,6.15,
95.392031607,C1,Bad_Speculation,6.30,% Slots,,,,6.15,
95.392031607,C1,Backend_Bound,31.26,% Slots,,,,6.15,
95.392031607,C1,Frontend_Bound.Frontend_Latency,42.87,% Slots,,rs_events.empty_end,,6.12,
95.392031607,C1,Backend_Bound.Memory_Bound,31.90,% Slots,,,,6.14,
95.392031607,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_Calculated,,br_misp_retired.all_branches,,4.25,<==
95.392031607,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.92,% Clocks,,,,6.15,
95.392031607,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.30,% Clocks_Calculated,,br_misp_retired.all_branches,,4.25,<==
95.392031607,C2,Frontend_Bound,33.50,% Slots,,,,6.18,
95.392031607,C2,Backend_Bound,42.25,% Slots,,,,6.18,
95.392031607,C2,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,,6.13,
95.392031607,C2,Backend_Bound.Memory_Bound,45.00,% Slots,,,,6.15,
95.392031607,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,,6.14,
95.392031607,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,33.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.14,<==
95.392031607,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.88,% Clocks,,,,6.14,
95.392031607,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_Calculated,,br_misp_retired.all_branches,,4.22,
95.392031607,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,,6.14,
95.392031607,C3,Backend_Bound,28.32,% Slots,,,,6.17,
95.392031607,C3,Backend_Bound.Core_Bound,20.90,% Slots,,,,6.14,<==
