Classic Timing Analyzer report for LCD_Picture_Disp
Fri May 05 23:08:21 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                               ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.473 ns                        ; data[6]~en                                                                         ; data[6]                                                                                                     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 117.73 MHz ( period = 8.494 ns ) ; addr_rom[9]                                                                        ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6] ; data[6]~reg0                                                                                                ; clk        ; clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                    ;                                                                                                             ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 117.73 MHz ( period = 8.494 ns )                    ; addr_rom[9]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 117.80 MHz ( period = 8.489 ns )                    ; addr_rom[6]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.573 ns                ;
; N/A                                     ; 117.81 MHz ( period = 8.488 ns )                    ; addr_rom[6]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 118.01 MHz ( period = 8.474 ns )                    ; addr_rom[7]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; 118.01 MHz ( period = 8.474 ns )                    ; addr_rom[8]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; 118.06 MHz ( period = 8.470 ns )                    ; addr_rom[7]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.554 ns                ;
; N/A                                     ; 118.15 MHz ( period = 8.464 ns )                    ; addr_rom[5]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.548 ns                ;
; N/A                                     ; 118.16 MHz ( period = 8.463 ns )                    ; addr_rom[0]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 118.20 MHz ( period = 8.460 ns )                    ; addr_rom[3]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 118.20 MHz ( period = 8.460 ns )                    ; addr_rom[8]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 118.20 MHz ( period = 8.460 ns )                    ; addr_rom[0]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; 118.27 MHz ( period = 8.455 ns )                    ; addr_rom[4]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 118.27 MHz ( period = 8.455 ns )                    ; addr_rom[9]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 118.27 MHz ( period = 8.455 ns )                    ; addr_rom[4]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 118.32 MHz ( period = 8.452 ns )                    ; addr_rom[1]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 118.33 MHz ( period = 8.451 ns )                    ; addr_rom[3]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; addr_rom[2]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 118.55 MHz ( period = 8.435 ns )                    ; addr_rom[5]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.519 ns                ;
; N/A                                     ; 118.57 MHz ( period = 8.434 ns )                    ; addr_rom[1]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 118.62 MHz ( period = 8.430 ns )                    ; addr_rom[2]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.514 ns                ;
; N/A                                     ; 190.33 MHz ( period = 5.254 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.993 ns                ;
; N/A                                     ; 196.58 MHz ( period = 5.087 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 198.93 MHz ( period = 5.027 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 205.76 MHz ( period = 4.860 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; 213.86 MHz ( period = 4.676 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.422 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; 218.82 MHz ( period = 4.570 ns )                    ; addr_rom[2]                                                                                                 ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.24 MHz ( period = 4.520 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 224.77 MHz ( period = 4.449 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.189 ns                ;
; N/A                                     ; 227.84 MHz ( period = 4.389 ns )                    ; LCD_count[7]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.128 ns                ;
; N/A                                     ; 234.63 MHz ( period = 4.262 ns )                    ; state.WRITERAM                                                                                              ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 235.02 MHz ( period = 4.255 ns )                    ; LCD_count[9]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; LCD_count[9]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 237.08 MHz ( period = 4.218 ns )                    ; addr_rom[3]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 237.19 MHz ( period = 4.216 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; addr_rom[3]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 240.67 MHz ( period = 4.155 ns )                    ; LCD_count[9]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; 241.84 MHz ( period = 4.135 ns )                    ; addr_rom[1]                                                                                                 ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 242.07 MHz ( period = 4.131 ns )                    ; addr_rom[4]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; addr_rom[0]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; addr_rom[0]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 250.88 MHz ( period = 3.986 ns )                    ; LCD_count[8]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; LCD_count[8]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; 254.00 MHz ( period = 3.937 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 254.07 MHz ( period = 3.936 ns )                    ; LCD_count[7]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 254.07 MHz ( period = 3.936 ns )                    ; addr_rom[1]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; addr_rom[1]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; addr_rom[5]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; addr_rom[9]                                                                                                 ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; addr_rom[8]                                                                                                 ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; LCD_count[8]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; addr_rom[4]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 258.00 MHz ( period = 3.876 ns )                    ; state.WRITERAM                                                                                              ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; LCD_count[9]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 260.28 MHz ( period = 3.842 ns )                    ; LCD_count[7]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 261.99 MHz ( period = 3.817 ns )                    ; state.WRITERAM                                                                                              ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.556 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; LCD_count[7]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; addr_rom[8]                                                                                                 ; addr_rom[8]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 262.54 MHz ( period = 3.809 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; addr_rom[9]                                                                                                 ; addr_rom[9]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; addr_rom[6]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 264.83 MHz ( period = 3.776 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 267.38 MHz ( period = 3.740 ns )                    ; LCD_count[7]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.05 MHz ( period = 3.703 ns )                    ; addr_rom[2]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; addr_rom[2]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; addr_rom[5]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; LCD_count[9]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[9]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[5]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[5]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[7]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[1]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[6]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.276 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[1]                                                                                                ; LCD_count[4]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[5]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[1]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.208 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[6]                                                                                                 ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_count[4]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[4]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[9]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[3]                                                                                                 ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[7]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[4]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.077 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[3]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[2]                                                                                                 ; addr_rom[2]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[1]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[8]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[11]                                                                                               ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[11]                                                                                               ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[3]                                                                                                 ; state.WRITERAM                                                                                              ; clk        ; clk      ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[5]                                                                                                 ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[3]                                                                                                ; LCD_count[4]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.DISPLAY0                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[6]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.937 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.916 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6] ; data[6]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[5] ; data[5]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[7] ; data[7]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[3] ; data[3]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[2] ; data[2]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[4] ; data[4]~reg0 ; clk        ; clk      ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[0] ; data[0]~reg0 ; clk        ; clk      ; None                       ; None                       ; 4.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[1] ; data[1]~reg0 ; clk        ; clk      ; None                       ; None                       ; 4.794 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 13.473 ns  ; data[6]~en   ; data[6] ; clk        ;
; N/A   ; None         ; 13.423 ns  ; rs~reg0      ; rs      ; clk        ;
; N/A   ; None         ; 13.400 ns  ; flag         ; en      ; clk        ;
; N/A   ; None         ; 13.394 ns  ; data[6]~reg0 ; data[6] ; clk        ;
; N/A   ; None         ; 12.913 ns  ; data[2]~en   ; data[2] ; clk        ;
; N/A   ; None         ; 12.892 ns  ; data[5]~en   ; data[5] ; clk        ;
; N/A   ; None         ; 12.884 ns  ; data[7]~en   ; data[7] ; clk        ;
; N/A   ; None         ; 12.805 ns  ; data[7]~reg0 ; data[7] ; clk        ;
; N/A   ; None         ; 12.801 ns  ; data[5]~reg0 ; data[5] ; clk        ;
; N/A   ; None         ; 12.792 ns  ; data[2]~reg0 ; data[2] ; clk        ;
; N/A   ; None         ; 12.630 ns  ; data[3]~reg0 ; data[3] ; clk        ;
; N/A   ; None         ; 12.477 ns  ; data[4]~en   ; data[4] ; clk        ;
; N/A   ; None         ; 12.466 ns  ; data[3]~en   ; data[3] ; clk        ;
; N/A   ; None         ; 12.463 ns  ; data[1]~en   ; data[1] ; clk        ;
; N/A   ; None         ; 12.463 ns  ; data[0]~en   ; data[0] ; clk        ;
; N/A   ; None         ; 12.382 ns  ; data[1]~reg0 ; data[1] ; clk        ;
; N/A   ; None         ; 12.382 ns  ; data[0]~reg0 ; data[0] ; clk        ;
; N/A   ; None         ; 12.381 ns  ; data[4]~reg0 ; data[4] ; clk        ;
; N/A   ; None         ; 10.793 ns  ; LCD_clk      ; en      ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri May 05 23:08:20 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_Picture_Disp -c LCD_Picture_Disp --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_clk" as buffer
Info: Clock "clk" has Internal fmax of 117.73 MHz between source register "addr_rom[9]" and destination memory "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9" (period= 8.494 ns)
    Info: + Longest register to memory delay is 2.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y16_N9; Fanout = 6; REG Node = 'addr_rom[9]'
        Info: 2: + IC(2.195 ns) + CELL(0.383 ns) = 2.578 ns; Loc. = M4K_X17_Y15; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9'
        Info: Total cell delay = 0.383 ns ( 14.86 % )
        Info: Total interconnect delay = 2.195 ns ( 85.14 % )
    Info: - Smallest clock skew is -5.599 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.973 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y15; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|ram_block1a4~porta_address_reg9'
            Info: Total cell delay = 2.191 ns ( 73.70 % )
            Info: Total interconnect delay = 0.782 ns ( 26.30 % )
        Info: - Longest clock path from clock "clk" to source register is 8.572 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X19_Y6_N8; Fanout = 39; REG Node = 'LCD_clk'
            Info: 3: + IC(4.728 ns) + CELL(0.711 ns) = 8.572 ns; Loc. = LC_X23_Y16_N9; Fanout = 6; REG Node = 'addr_rom[9]'
            Info: Total cell delay = 3.115 ns ( 36.34 % )
            Info: Total interconnect delay = 5.457 ns ( 63.66 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.093 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]" and destination pin or register "data[6]~reg0" for clock "clk" (Hold time is 2.579 ns)
    Info: + Largest clock skew is 5.613 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.572 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X19_Y6_N8; Fanout = 39; REG Node = 'LCD_clk'
            Info: 3: + IC(4.728 ns) + CELL(0.711 ns) = 8.572 ns; Loc. = LC_X25_Y17_N8; Fanout = 1; REG Node = 'data[6]~reg0'
            Info: Total cell delay = 3.115 ns ( 36.34 % )
            Info: Total interconnect delay = 5.457 ns ( 63.66 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.959 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.959 ns; Loc. = M4K_X17_Y15; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]'
            Info: Total cell delay = 2.177 ns ( 73.57 % )
            Info: Total interconnect delay = 0.782 ns ( 26.43 % )
    Info: - Micro clock to output delay of source is 0.650 ns
    Info: - Shortest memory to register delay is 2.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y15; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_3831:auto_generated|q_a[6]'
        Info: 2: + IC(1.817 ns) + CELL(0.478 ns) = 2.399 ns; Loc. = LC_X25_Y17_N8; Fanout = 1; REG Node = 'data[6]~reg0'
        Info: Total cell delay = 0.582 ns ( 24.26 % )
        Info: Total interconnect delay = 1.817 ns ( 75.74 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tco from clock "clk" to destination pin "data[6]" through register "data[6]~en" is 13.473 ns
    Info: + Longest clock path from clock "clk" to source register is 8.572 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
        Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X19_Y6_N8; Fanout = 39; REG Node = 'LCD_clk'
        Info: 3: + IC(4.728 ns) + CELL(0.711 ns) = 8.572 ns; Loc. = LC_X25_Y17_N4; Fanout = 1; REG Node = 'data[6]~en'
        Info: Total cell delay = 3.115 ns ( 36.34 % )
        Info: Total interconnect delay = 5.457 ns ( 63.66 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y17_N4; Fanout = 1; REG Node = 'data[6]~en'
        Info: 2: + IC(2.603 ns) + CELL(2.074 ns) = 4.677 ns; Loc. = PIN_166; Fanout = 0; PIN Node = 'data[6]'
        Info: Total cell delay = 2.074 ns ( 44.34 % )
        Info: Total interconnect delay = 2.603 ns ( 55.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri May 05 23:08:22 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


