module shifter (
    input a[16],  // For data to be shifted
    input b[5],  // Shift counter
    input alufn_signal[6],
    output out[16]
   ) {

  always {
  
    case(alufn_signal[1:0]){
      b00: out = a << b; // shift left
      b01: out = a >> b; // shift right
      b11: out = $signed(a) >>> b; // shift w signed
      default: out = a; // default
  }
}
