# Loading project testePrintModule
vsim work.printModule work.printModuleTest -t ns
# vsim work.printModule work.printModuleTest -t ns 
# Start time: 10:37:50 on Mar 28,2020
# Loading work.printModule
# Loading work.printModuleTest
add wave -position insertpoint sim:/printModuleTest/*
force -freeze sim:/printModuleTest/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModuleTest/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(47)
#    Time: 85 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 47
restart
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModuleTest/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModuleTest/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
add wave -position insertpoint sim:/printModule/*
restart
force -freeze sim:/printModuleTest/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModuleTest/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
add wave -position insertpoint sim:/printModule/*
add wave -position insertpoint sim:/printModuleTest/*
restart
force -freeze sim:/printModuleTest/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModuleTest/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModuleTest/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModuleTest/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10150 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
restart
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10150 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
restart
restart
step -over
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10085 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10020 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10020 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
restart
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10020 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(49)
#    Time: 10020 ns  Iteration: 0  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 49
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
# End time: 11:20:01 on Mar 28,2020, Elapsed time: 0:42:11
# Errors: 0, Warnings: 15
# Closing project /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/testePrintModule.mpf
# reading /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
cd /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest
vsim work.controleUnitTeste work.controlUnit -t ns
# vsim work.controleUnitTeste work.controlUnit -t ns 
# Start time: 11:20:56 on Mar 28,2020
# Loading work.controleUnitTeste
# Loading work.controlUnit
add wave -position insertpoint sim:/controleUnitTeste/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Entrada           0
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           1
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada           2
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           3
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           4
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           5
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           6
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada           7
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada           8
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           9
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          10
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          11
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          12
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          13
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          14
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          15
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          16
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          17
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          18
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          19
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          20
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          21
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          22
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          23
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          24
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          25
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada          26
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          27
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          28
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          29
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          30
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          31
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest/controlUnitTeste.v(58)
#    Time: 1320 ns  Iteration: 1  Instance: /controleUnitTeste
# Break in Module controleUnitTeste at /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest/controlUnitTeste.v line 58
force -freeze sim:/controleUnitTeste/clk 1 0, 0 {10 ns} -r 20
restart
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Entrada           0
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           1
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada           2
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           3
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           4
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           5
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           6
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada           7
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada           8
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           9
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          10
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          11
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          12
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          13
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          14
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          15
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          16
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          17
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          18
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          19
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          20
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          21
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          22
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          23
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          24
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          25
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada          26
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          27
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          28
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          29
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          30
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          31
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest/controlUnitTeste.v(58)
#    Time: 1320 ns  Iteration: 1  Instance: /controleUnitTeste
# Break in Module controleUnitTeste at /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest/controlUnitTeste.v line 58
force -freeze sim:/controleUnitTeste/clk 1 0, 0 {10 ns} -r 20
restart
force -freeze sim:/controleUnitTeste/clk 1 0, 0 {10 ns} -r 20
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Entrada           0
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           1
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada           2
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           3
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           4
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada           5
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           6
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada           7
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada           8
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada           9
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          10
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          11
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          12
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          13
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          14
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          15
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          16
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          17
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          18
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          19
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          20
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          21
# Saida do sistema: 1x0000111x
# //////////////////////////////////
# Entrada          22
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          23
# Saida do sistema: 1x0010111x
# //////////////////////////////////
# Entrada          24
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          25
# Saida do sistema: 11xxxxx000
# //////////////////////////////////
# Entrada          26
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          27
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          28
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          29
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# Entrada          30
# Saida do sistema: 10xxxx0xx1
# //////////////////////////////////
# Entrada          31
# Saida do sistema: 0xxxxxxxxx
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest/controlUnitTeste.v(58)
#    Time: 680 ns  Iteration: 0  Instance: /controleUnitTeste
# Break in Module controleUnitTeste at /home/gabriel/Documents/ConsoleFPGA/testes/ControlUnitTest/controlUnitTeste.v line 58
quit
# End time: 11:26:39 on Mar 28,2020, Elapsed time: 0:05:43
# Errors: 0, Warnings: 3
