# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../07_tff.srcs/sources_1/new/tff.vhd" \
"../../../../07_tff.srcs/sim_1/new/tb_tff.vhd" \

# Do not sort compile order
nosort
