var group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p =
[
    [ "Register : Select source for EMAC0 signals (HPS Pins or FPGA Interface) - pinmux_emac0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a" ],
    [ "Register : Select source for EMAC1 signals (HPS Pins or FPGA Interface) - pinmux_emac1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c1___u_s_e_f_p_g_a" ],
    [ "Register : Select source for EMAC2 signals (HPS Pins or FPGA Interface) - pinmux_emac2_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a" ],
    [ "Register : Select source for I2C0 signals (HPS Pins or FPGA Interface) - pinmux_i2c0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c0___u_s_e_f_p_g_a" ],
    [ "Register : Select source for I2C1 signals (HPS Pins or FPGA Interface) - pinmux_i2c1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c1___u_s_e_f_p_g_a" ],
    [ "Register : Select source for I2C_EMAC0 signals (HPS Pins or FPGA Interface) - pinmux_i2c_emac0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c0___u_s_e_f_p_g_a" ],
    [ "Register : Select source for I2C_EMAC1 signals (HPS Pins or FPGA Interface) - pinmux_i2c_emac1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c1___u_s_e_f_p_g_a" ],
    [ "Register : Select source for I2C_EMAC2 signals (HPS Pins or FPGA Interface) - pinmux_i2c_emac2_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i2_c___e_m_a_c2___u_s_e_f_p_g_a" ],
    [ "Register : Select source for NAND signals (HPS Pins or FPGA Interface) - pinmux_nand_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___n_a_n_d___u_s_e_f_p_g_a" ],
    [ "Register : Select source for QSPI signals (HPS Pins or FPGA Interface) - pinmux_qspi_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a" ],
    [ "Register : Select source for SDMMC signals (HPS Pins or FPGA Interface) - pinmux_sdmmc_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_d_m_m_c___u_s_e_f_p_g_a" ],
    [ "Register : Select source for SPIM0 signals (HPS Pins or FPGA Interface) - pinmux_spim0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m0___u_s_e_f_p_g_a" ],
    [ "Register : Select source for SPIM1 signals (HPS Pins or FPGA Interface) - pinmux_spim1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_m1___u_s_e_f_p_g_a" ],
    [ "Register : Select source for SPIS0 signals (HPS Pins or FPGA Interface) - pinmux_spis0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s0___u_s_e_f_p_g_a" ],
    [ "Register : Select source for SPIS1 signals (HPS Pins or FPGA Interface) - pinmux_spis1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___s_p_i_s1___u_s_e_f_p_g_a" ],
    [ "Register : Select source for UART0 signals (HPS Pins or FPGA Interface) - pinmux_uart0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t0___u_s_e_f_p_g_a" ],
    [ "Register : Select source for UART1 signals (HPS Pins or FPGA Interface) - pinmux_uart1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a.html", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___u_a_r_t1___u_s_e_f_p_g_a" ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__s", [
      [ "pinmux_emac0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a42487f456a207bda99f9c2ed4f5deb30", null ],
      [ "pinmux_emac1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a33376535868f73ad0a85d35a860cca67", null ],
      [ "pinmux_emac2_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a41c3bf09203bfe9be244ed3b4cd82a72", null ],
      [ "pinmux_i2c0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a568c6d62e8e0e7b899be55858670ef62", null ],
      [ "pinmux_i2c1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a5dd75c6d896c7cbc76ba4a9eb0810f8b", null ],
      [ "pinmux_i2c_emac0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#abd0866837bcad7f1375f24f5564c16d2", null ],
      [ "pinmux_i2c_emac1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a0dfaa16f5a0b2dd0465aafc492cf077d", null ],
      [ "pinmux_i2c_emac2_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ad6a94445469e1d4c4b9f52495f7e62bb", null ],
      [ "pinmux_nand_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a482bf10ded825c4a15f98e2657f7ad86", null ],
      [ "pinmux_qspi_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a60dce174a7b19db99641c27f81784a24", null ],
      [ "pinmux_sdmmc_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#abaf00747089928d85f607802fefadde2", null ],
      [ "pinmux_spim0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ab825938f2c94f13c466f75c2d2ab3618", null ],
      [ "pinmux_spim1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a1553cab6c96a566f95831dbaf56fb718", null ],
      [ "pinmux_spis0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a0dd4538dca278b83ee41c34eca2b4f3c", null ],
      [ "pinmux_spis1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a94cd9bf28bc1b673a6cc38c76d8f0359", null ],
      [ "pinmux_uart0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ab0e99fb6f221d8d2453f65289b73e422", null ],
      [ "pinmux_uart1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a7f8ce92f0c8d58be597861ea18598a38", null ],
      [ "_pad_0x44_0x100", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#aef8d527a872b23da094f3677081dc660", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_raw_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p__raw__s", [
      [ "pinmux_emac0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a6fae118836cf316c50cc3663959a220c", null ],
      [ "pinmux_emac1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a1b7b41df459e07aeec8fdf9a7ac6c608", null ],
      [ "pinmux_emac2_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ad40b8d645cb41791b9f7653431908413", null ],
      [ "pinmux_i2c0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a333f452b77fc5fa34e74643314fc4048", null ],
      [ "pinmux_i2c1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a6e3282feee54f48d224c49918ebd2863", null ],
      [ "pinmux_i2c_emac0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a6d5dea89d3c19df347eb1f829ad9ccfe", null ],
      [ "pinmux_i2c_emac1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a3f4fba58fa86b4bc9ec1d03469557c67", null ],
      [ "pinmux_i2c_emac2_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a837c42011f602683c8f2a3fd5842838c", null ],
      [ "pinmux_nand_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a90cc01245764ceab113d412830bca446", null ],
      [ "pinmux_qspi_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a516d0b865156e0d31e6d0375eaae07b3", null ],
      [ "pinmux_sdmmc_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#aa0b60f35245b02ec9a2066fff760ff23", null ],
      [ "pinmux_spim0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a8ba974163bee8138e65a7fa941863607", null ],
      [ "pinmux_spim1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#a6bdb601e23d452533679b92ec40df5bf", null ],
      [ "pinmux_spis0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#abf635c9134ee46cc98098e89a79ad09f", null ],
      [ "pinmux_spis1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ac2f08a6f76b532d2643fb7c768d54211", null ],
      [ "pinmux_uart0_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ae816c5bb027cfb92e6f89bdf2c8c2618", null ],
      [ "pinmux_uart1_usefpga", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#af6c85146d600a186b0b7b7326b47c590", null ],
      [ "_pad_0x44_0x100", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ab636da65e476794ba156b9de0b16086e", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ga9f5301f9ca54f9f298967348c46e0aee", null ],
    [ "ALT_PINMUX_FPGA_INTERFACE_GRP_raw_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___i_n_t_e_r_f_a_c_e___g_r_p.html#ga59ddf1253a811ccc8e85f1ce79f75bab", null ]
];