# Loading project CLK_Divider
quit -sim
# reading /home/hieu/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project UART
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 12 errors.
# Compile of UART_TX.vhd failed with 4 errors.
# 5 compiles, 2 failed with 16 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 12 errors.
# Compile of UART_TX.vhd failed with 4 errors.
# 5 compiles, 2 failed with 16 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 12 errors.
# Compile of UART_TX.vhd failed with 3 errors.
# 5 compiles, 2 failed with 15 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 12 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 12 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 12 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 12 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 5 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 5 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 5 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 5 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 3 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 3 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 1 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 1 error.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd was successful.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.UART_tb
# vsim -gui work.UART_tb 
# Start time: 11:28:22 on Aug 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mylib
# Loading work.uart_tb(bev)
# Loading work.uart(rtl)
# Loading work.uart_tx(rtl)
# Loading work.uart_rx(rtl)
add wave *
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
vsim -gui work.UART_tb
# End time: 11:29:38 on Aug 03,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 15
# vsim -gui work.UART_tb 
# Start time: 11:29:38 on Aug 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mylib
# Loading work.uart_tb(bev)
# Loading work.uart(rtl)
# Loading work.uart_tx(rtl)
# Loading work.uart_rx(rtl)
add wave *
run
run
run
run
run
run
run
run
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd failed with 8 errors.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 1 failed with 8 errors.
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd was successful.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.UART_tb
# End time: 11:39:27 on Aug 03,2024, Elapsed time: 0:09:49
# Errors: 0, Warnings: 3
# vsim -gui work.UART_tb 
# Start time: 11:39:27 on Aug 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mylib
# Loading work.uart_tb(bev)
# Loading work.uart(rtl)
# Loading work.uart_tx(rtl)
# Loading work.uart_rx(rtl)
add wave *
run
# ** Fatal: (vsim-3421) Value 8 is out of range 0 to 7.
#    Time: 58550 ns  Iteration: 1  Process: /uart_tb/UUT/RX/line__31 File: /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd Line: 74
# Fatal error in Process line__31 at /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd line 74
# 
# HDL call sequence:
# Stopped at /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd 74 Process line__31
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd 74 Process line__31
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd 74 Process line__31
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd 74 Process line__31
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/hieu/Documents/Workspace/VHDL_prj/UART/UART_RX.vhd 74 Process line__31
# 
# Compile of MyLib.vhd was successful.
# Compile of UART.vhd was successful.
# Compile of UART_RX.vhd was successful.
# Compile of UART_tb.vhd was successful.
# Compile of UART_TX.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.UART_tb
# End time: 11:40:45 on Aug 03,2024, Elapsed time: 0:01:18
# Errors: 1, Warnings: 2
# vsim -gui work.UART_tb 
# Start time: 11:40:45 on Aug 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mylib
# Loading work.uart_tb(bev)
# Loading work.uart(rtl)
# Loading work.uart_tx(rtl)
# Loading work.uart_rx(rtl)
add wave *
run
run
# End time: 11:49:22 on Aug 03,2024, Elapsed time: 0:08:37
# Errors: 0, Warnings: 1
