\hypertarget{struct_m_t_b___mem_map}{}\section{M\+T\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b___mem_map}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_af02973e301b85c6ea0c6ba7520b59173}{P\+O\+S\+I\+T\+I\+ON}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a4398e867901c87b7b9d86f7a4730d1c2}{M\+A\+S\+T\+ER}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a69ea771a865eb621e80af63894c65982}{F\+L\+OW}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a11667e8893e740c2275248dafcc874ed}{B\+A\+SE}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_a172ff600859c461e34dc403b3a6dc3ed}\label{struct_m_t_b___mem_map_a172ff600859c461e34dc403b3a6dc3ed}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}3824\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_afb3fb2741fa86e77bf0e514f4d4dc96e}{M\+O\+D\+E\+C\+T\+RL}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_a404eebe408f9386a32efe60d533a89ea}\label{struct_m_t_b___mem_map_a404eebe408f9386a32efe60d533a89ea}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}156\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a5709bb3455f82d56406ad14e3a8c182e}{T\+A\+G\+S\+ET}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a341492ac466b6c26b188093417006f72}{T\+A\+G\+C\+L\+E\+AR}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_a6a9efecd836ca4d1dd3d7058600f042e}\label{struct_m_t_b___mem_map_a6a9efecd836ca4d1dd3d7058600f042e}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a6fea4948a50a4c0283e2fe15468ddb41}{L\+O\+C\+K\+A\+C\+C\+E\+SS}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aac267fb66879aa477f7e0185507d688b}{L\+O\+C\+K\+S\+T\+AT}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a5bc0007724226eb21df485ee381283e1}{A\+U\+T\+H\+S\+T\+AT}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a64a9fe1c83fa72b2b38696ed80856b73}{D\+E\+V\+I\+C\+E\+A\+R\+CH}
\item 
\mbox{\Hypertarget{struct_m_t_b___mem_map_adaf45585328ad77c4b9c56ded53c3acc}\label{struct_m_t_b___mem_map_adaf45585328ad77c4b9c56ded53c3acc}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a85b25744edf0f8a61d1d40bdf636e87e}{D\+E\+V\+I\+C\+E\+C\+FG}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_ae15d7775b4603c2f81ab69dcd560c523}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a1e121406a44ce4c5261292e960a86e29}{P\+E\+R\+I\+P\+H\+ID} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aad4a8dcad1e9b3d04375b85c6c37f09f}{C\+O\+M\+P\+ID} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+TB -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_m_t_b___mem_map_a5bc0007724226eb21df485ee381283e1}\label{struct_m_t_b___mem_map_a5bc0007724226eb21df485ee381283e1}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!A\+U\+T\+H\+S\+T\+AT@{A\+U\+T\+H\+S\+T\+AT}}
\index{A\+U\+T\+H\+S\+T\+AT@{A\+U\+T\+H\+S\+T\+AT}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{A\+U\+T\+H\+S\+T\+AT}{AUTHSTAT}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+A\+U\+T\+H\+S\+T\+AT}

Authentication Status Register, offset\+: 0x\+F\+B8 \mbox{\Hypertarget{struct_m_t_b___mem_map_a11667e8893e740c2275248dafcc874ed}\label{struct_m_t_b___mem_map_a11667e8893e740c2275248dafcc874ed}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!B\+A\+SE@{B\+A\+SE}}
\index{B\+A\+SE@{B\+A\+SE}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{B\+A\+SE}{BASE}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+B\+A\+SE}

M\+TB Base Register, offset\+: 0xC \mbox{\Hypertarget{struct_m_t_b___mem_map_aad4a8dcad1e9b3d04375b85c6c37f09f}\label{struct_m_t_b___mem_map_aad4a8dcad1e9b3d04375b85c6c37f09f}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!C\+O\+M\+P\+ID@{C\+O\+M\+P\+ID}}
\index{C\+O\+M\+P\+ID@{C\+O\+M\+P\+ID}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+M\+P\+ID}{COMPID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+C\+O\+M\+P\+ID\mbox{[}4\mbox{]}}

Component ID Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a64a9fe1c83fa72b2b38696ed80856b73}\label{struct_m_t_b___mem_map_a64a9fe1c83fa72b2b38696ed80856b73}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+A\+R\+CH@{D\+E\+V\+I\+C\+E\+A\+R\+CH}}
\index{D\+E\+V\+I\+C\+E\+A\+R\+CH@{D\+E\+V\+I\+C\+E\+A\+R\+CH}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+A\+R\+CH}{DEVICEARCH}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+A\+R\+CH}

Device Architecture Register, offset\+: 0x\+F\+BC \mbox{\Hypertarget{struct_m_t_b___mem_map_a85b25744edf0f8a61d1d40bdf636e87e}\label{struct_m_t_b___mem_map_a85b25744edf0f8a61d1d40bdf636e87e}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+C\+FG@{D\+E\+V\+I\+C\+E\+C\+FG}}
\index{D\+E\+V\+I\+C\+E\+C\+FG@{D\+E\+V\+I\+C\+E\+C\+FG}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+C\+FG}{DEVICECFG}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+C\+FG}

Device Configuration Register, offset\+: 0x\+F\+C8 \mbox{\Hypertarget{struct_m_t_b___mem_map_ae15d7775b4603c2f81ab69dcd560c523}\label{struct_m_t_b___mem_map_ae15d7775b4603c2f81ab69dcd560c523}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}}
\index{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}{DEVICETYPID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+C\+E\+T\+Y\+P\+ID}

Device Type Identifier Register, offset\+: 0x\+F\+CC \mbox{\Hypertarget{struct_m_t_b___mem_map_a69ea771a865eb621e80af63894c65982}\label{struct_m_t_b___mem_map_a69ea771a865eb621e80af63894c65982}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!F\+L\+OW@{F\+L\+OW}}
\index{F\+L\+OW@{F\+L\+OW}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{F\+L\+OW}{FLOW}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+F\+L\+OW}

M\+TB Flow Register, offset\+: 0x8 \mbox{\Hypertarget{struct_m_t_b___mem_map_a6fea4948a50a4c0283e2fe15468ddb41}\label{struct_m_t_b___mem_map_a6fea4948a50a4c0283e2fe15468ddb41}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!L\+O\+C\+K\+A\+C\+C\+E\+SS@{L\+O\+C\+K\+A\+C\+C\+E\+SS}}
\index{L\+O\+C\+K\+A\+C\+C\+E\+SS@{L\+O\+C\+K\+A\+C\+C\+E\+SS}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+O\+C\+K\+A\+C\+C\+E\+SS}{LOCKACCESS}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+L\+O\+C\+K\+A\+C\+C\+E\+SS}

Lock Access Register, offset\+: 0x\+F\+B0 \mbox{\Hypertarget{struct_m_t_b___mem_map_aac267fb66879aa477f7e0185507d688b}\label{struct_m_t_b___mem_map_aac267fb66879aa477f7e0185507d688b}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!L\+O\+C\+K\+S\+T\+AT@{L\+O\+C\+K\+S\+T\+AT}}
\index{L\+O\+C\+K\+S\+T\+AT@{L\+O\+C\+K\+S\+T\+AT}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{L\+O\+C\+K\+S\+T\+AT}{LOCKSTAT}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+L\+O\+C\+K\+S\+T\+AT}

Lock Status Register, offset\+: 0x\+F\+B4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a4398e867901c87b7b9d86f7a4730d1c2}\label{struct_m_t_b___mem_map_a4398e867901c87b7b9d86f7a4730d1c2}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!M\+A\+S\+T\+ER@{M\+A\+S\+T\+ER}}
\index{M\+A\+S\+T\+ER@{M\+A\+S\+T\+ER}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+A\+S\+T\+ER}{MASTER}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+M\+A\+S\+T\+ER}

M\+TB Master Register, offset\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_afb3fb2741fa86e77bf0e514f4d4dc96e}\label{struct_m_t_b___mem_map_afb3fb2741fa86e77bf0e514f4d4dc96e}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!M\+O\+D\+E\+C\+T\+RL@{M\+O\+D\+E\+C\+T\+RL}}
\index{M\+O\+D\+E\+C\+T\+RL@{M\+O\+D\+E\+C\+T\+RL}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{M\+O\+D\+E\+C\+T\+RL}{MODECTRL}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+M\+O\+D\+E\+C\+T\+RL}

Integration Mode Control Register, offset\+: 0x\+F00 \mbox{\Hypertarget{struct_m_t_b___mem_map_a1e121406a44ce4c5261292e960a86e29}\label{struct_m_t_b___mem_map_a1e121406a44ce4c5261292e960a86e29}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!P\+E\+R\+I\+P\+H\+ID@{P\+E\+R\+I\+P\+H\+ID}}
\index{P\+E\+R\+I\+P\+H\+ID@{P\+E\+R\+I\+P\+H\+ID}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+E\+R\+I\+P\+H\+ID}{PERIPHID}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+P\+E\+R\+I\+P\+H\+ID\mbox{[}8\mbox{]}}

Peripheral ID Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \mbox{\Hypertarget{struct_m_t_b___mem_map_af02973e301b85c6ea0c6ba7520b59173}\label{struct_m_t_b___mem_map_af02973e301b85c6ea0c6ba7520b59173}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!P\+O\+S\+I\+T\+I\+ON@{P\+O\+S\+I\+T\+I\+ON}}
\index{P\+O\+S\+I\+T\+I\+ON@{P\+O\+S\+I\+T\+I\+ON}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+O\+S\+I\+T\+I\+ON}{POSITION}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+P\+O\+S\+I\+T\+I\+ON}

M\+TB Position Register, offset\+: 0x0 \mbox{\Hypertarget{struct_m_t_b___mem_map_a341492ac466b6c26b188093417006f72}\label{struct_m_t_b___mem_map_a341492ac466b6c26b188093417006f72}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!T\+A\+G\+C\+L\+E\+AR@{T\+A\+G\+C\+L\+E\+AR}}
\index{T\+A\+G\+C\+L\+E\+AR@{T\+A\+G\+C\+L\+E\+AR}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+A\+G\+C\+L\+E\+AR}{TAGCLEAR}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+T\+A\+G\+C\+L\+E\+AR}

Claim T\+AG Clear Register, offset\+: 0x\+F\+A4 \mbox{\Hypertarget{struct_m_t_b___mem_map_a5709bb3455f82d56406ad14e3a8c182e}\label{struct_m_t_b___mem_map_a5709bb3455f82d56406ad14e3a8c182e}} 
\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!T\+A\+G\+S\+ET@{T\+A\+G\+S\+ET}}
\index{T\+A\+G\+S\+ET@{T\+A\+G\+S\+ET}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{T\+A\+G\+S\+ET}{TAGSET}}
{\footnotesize\ttfamily uint32\+\_\+t M\+T\+B\+\_\+\+Mem\+Map\+::\+T\+A\+G\+S\+ET}

Claim T\+AG Set Register, offset\+: 0x\+F\+A0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
