============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 21:46:16 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.167696s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (42.8%)

RUN-1004 : used memory is 230 MB, reserved memory is 204 MB, peak memory is 233 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_foc_controller/u_foc_top/init_done" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_foc_controller/u_foc_top/init_done as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_foc_controller/u_foc_top/init_done to drive 12 clock pins.
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 3454 instances
RUN-0007 : 1175 luts, 1296 seqs, 605 mslices, 332 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4825 nets
RUN-1001 : 3369 nets have 2 pins
RUN-1001 : 1123 nets have [3 - 5] pins
RUN-1001 : 185 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     40      
RUN-1001 :   No   |  No   |  Yes  |     433     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     814     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  30   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 34
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3451 instances, 1175 luts, 1296 seqs, 937 slices, 126 macros(937 instances: 605 mslices 332 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 671726
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 426392, overlap = 74.1562
PHY-3002 : Step(2): len = 396574, overlap = 71.0312
PHY-3002 : Step(3): len = 251298, overlap = 87.0312
PHY-3002 : Step(4): len = 228094, overlap = 123.938
PHY-3002 : Step(5): len = 203596, overlap = 116.438
PHY-3002 : Step(6): len = 180830, overlap = 135.469
PHY-3002 : Step(7): len = 167912, overlap = 144.75
PHY-3002 : Step(8): len = 149263, overlap = 159.312
PHY-3002 : Step(9): len = 135756, overlap = 169.844
PHY-3002 : Step(10): len = 124525, overlap = 181.406
PHY-3002 : Step(11): len = 108963, overlap = 187.312
PHY-3002 : Step(12): len = 96007.7, overlap = 198.656
PHY-3002 : Step(13): len = 88355.5, overlap = 216.688
PHY-3002 : Step(14): len = 82410.9, overlap = 233.125
PHY-3002 : Step(15): len = 79080.2, overlap = 240.094
PHY-3002 : Step(16): len = 73554.8, overlap = 240.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.82034e-06
PHY-3002 : Step(17): len = 75193.1, overlap = 237.375
PHY-3002 : Step(18): len = 76612.2, overlap = 235.938
PHY-3002 : Step(19): len = 79461.7, overlap = 224.031
PHY-3002 : Step(20): len = 82142.4, overlap = 197.406
PHY-3002 : Step(21): len = 78969.5, overlap = 188.844
PHY-3002 : Step(22): len = 79808.3, overlap = 187.781
PHY-3002 : Step(23): len = 76796.4, overlap = 187.75
PHY-3002 : Step(24): len = 77164.9, overlap = 186.656
PHY-3002 : Step(25): len = 77445.5, overlap = 174.312
PHY-3002 : Step(26): len = 77253.9, overlap = 159.312
PHY-3002 : Step(27): len = 76254.3, overlap = 152.312
PHY-3002 : Step(28): len = 75773.2, overlap = 136.469
PHY-3002 : Step(29): len = 75942.2, overlap = 136.844
PHY-3002 : Step(30): len = 75711.5, overlap = 127.875
PHY-3002 : Step(31): len = 75565.7, overlap = 134.125
PHY-3002 : Step(32): len = 74460.4, overlap = 116.438
PHY-3002 : Step(33): len = 73649.5, overlap = 113.219
PHY-3002 : Step(34): len = 72763.8, overlap = 114.094
PHY-3002 : Step(35): len = 72969.1, overlap = 111.281
PHY-3002 : Step(36): len = 72490.1, overlap = 107.344
PHY-3002 : Step(37): len = 72329.2, overlap = 104.625
PHY-3002 : Step(38): len = 72050.9, overlap = 106
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.16407e-05
PHY-3002 : Step(39): len = 71788.3, overlap = 106.5
PHY-3002 : Step(40): len = 71863.8, overlap = 106.344
PHY-3002 : Step(41): len = 72094.5, overlap = 103.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.07709e-05
PHY-3002 : Step(42): len = 73632.4, overlap = 97.9375
PHY-3002 : Step(43): len = 74006.5, overlap = 96.5938
PHY-3002 : Step(44): len = 75788.9, overlap = 94.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4825.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 109024, over cnt = 491(4%), over = 3007, worst = 38
PHY-1001 : End global iterations;  0.242919s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.6%)

PHY-1001 : Congestion index: top1 = 110.28, top5 = 75.31, top10 = 58.45, top15 = 49.20.
PHY-3001 : End congestion estimation;  0.324487s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (38.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29686e-06
PHY-3002 : Step(45): len = 96566.4, overlap = 127.688
PHY-3002 : Step(46): len = 96717.1, overlap = 131.812
PHY-3002 : Step(47): len = 91138.1, overlap = 170.75
PHY-3002 : Step(48): len = 91130.4, overlap = 196.938
PHY-3002 : Step(49): len = 87771.4, overlap = 218.094
PHY-3002 : Step(50): len = 87268.7, overlap = 212.719
PHY-3002 : Step(51): len = 84612.2, overlap = 215.719
PHY-3002 : Step(52): len = 84243.2, overlap = 211.25
PHY-3002 : Step(53): len = 82011.7, overlap = 211.094
PHY-3002 : Step(54): len = 82318.5, overlap = 223.812
PHY-3002 : Step(55): len = 79868.1, overlap = 232.094
PHY-3002 : Step(56): len = 78917.7, overlap = 221.844
PHY-3002 : Step(57): len = 79105.6, overlap = 221.719
PHY-3002 : Step(58): len = 77373.2, overlap = 223.75
PHY-3002 : Step(59): len = 77606.1, overlap = 223.406
PHY-3002 : Step(60): len = 77724.8, overlap = 213.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.59373e-06
PHY-3002 : Step(61): len = 76623.3, overlap = 211
PHY-3002 : Step(62): len = 76623.3, overlap = 211
PHY-3002 : Step(63): len = 77053.2, overlap = 209.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.18746e-06
PHY-3002 : Step(64): len = 83047.6, overlap = 202.469
PHY-3002 : Step(65): len = 84557.4, overlap = 200.688
PHY-3002 : Step(66): len = 87739.4, overlap = 178.219
PHY-3002 : Step(67): len = 88971.3, overlap = 150.781
PHY-3002 : Step(68): len = 88306, overlap = 137.656
PHY-3002 : Step(69): len = 89431.6, overlap = 132.812
PHY-3002 : Step(70): len = 90716.7, overlap = 121.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.03749e-05
PHY-3002 : Step(71): len = 89995.5, overlap = 126.094
PHY-3002 : Step(72): len = 90421.9, overlap = 126.938
PHY-3002 : Step(73): len = 92348.7, overlap = 131
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.07498e-05
PHY-3002 : Step(74): len = 93706.4, overlap = 118
PHY-3002 : Step(75): len = 95102.8, overlap = 103.094
PHY-3002 : Step(76): len = 97554, overlap = 102.688
PHY-3002 : Step(77): len = 99069.8, overlap = 101.719
PHY-3002 : Step(78): len = 98205.8, overlap = 92.7812
PHY-3002 : Step(79): len = 99131.9, overlap = 90.0312
PHY-3002 : Step(80): len = 98606.9, overlap = 83.9375
PHY-3002 : Step(81): len = 97999.1, overlap = 82.0625
PHY-3002 : Step(82): len = 96647.3, overlap = 77.25
PHY-3002 : Step(83): len = 96727, overlap = 76.0312
PHY-3002 : Step(84): len = 95681.9, overlap = 63.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.14997e-05
PHY-3002 : Step(85): len = 97696.3, overlap = 64.6875
PHY-3002 : Step(86): len = 97696.3, overlap = 64.6875
PHY-3002 : Step(87): len = 97347.7, overlap = 65.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.90497e-05
PHY-3002 : Step(88): len = 103098, overlap = 56.75
PHY-3002 : Step(89): len = 104169, overlap = 55.5312
PHY-3002 : Step(90): len = 105340, overlap = 47.1875
PHY-3002 : Step(91): len = 106028, overlap = 47.6875
PHY-3002 : Step(92): len = 106478, overlap = 37.7812
PHY-3002 : Step(93): len = 106890, overlap = 35.9062
PHY-3002 : Step(94): len = 106610, overlap = 34.5312
PHY-3002 : Step(95): len = 106340, overlap = 36.1875
PHY-3002 : Step(96): len = 106133, overlap = 36.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000158099
PHY-3002 : Step(97): len = 107785, overlap = 40.0625
PHY-3002 : Step(98): len = 108370, overlap = 40.5625
PHY-3002 : Step(99): len = 109271, overlap = 36.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000316199
PHY-3002 : Step(100): len = 110502, overlap = 38.1875
PHY-3002 : Step(101): len = 111153, overlap = 38.2812
PHY-3002 : Step(102): len = 113546, overlap = 36.4688
PHY-3002 : Step(103): len = 114026, overlap = 34.7812
PHY-3002 : Step(104): len = 114395, overlap = 33.4062
PHY-3002 : Step(105): len = 114682, overlap = 31.0312
PHY-3002 : Step(106): len = 115151, overlap = 28.1875
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2/4825.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 127992, over cnt = 600(5%), over = 2790, worst = 30
PHY-1001 : End global iterations;  0.253614s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (49.3%)

PHY-1001 : Congestion index: top1 = 86.53, top5 = 58.78, top10 = 47.65, top15 = 41.79.
PHY-3001 : End congestion estimation;  0.336772s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (51.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.80718e-05
PHY-3002 : Step(107): len = 115674, overlap = 188.562
PHY-3002 : Step(108): len = 116375, overlap = 184.625
PHY-3002 : Step(109): len = 113415, overlap = 188.094
PHY-3002 : Step(110): len = 113680, overlap = 164.375
PHY-3002 : Step(111): len = 113193, overlap = 152.438
PHY-3002 : Step(112): len = 111489, overlap = 160.688
PHY-3002 : Step(113): len = 110987, overlap = 162.125
PHY-3002 : Step(114): len = 108439, overlap = 158.344
PHY-3002 : Step(115): len = 108175, overlap = 159.344
PHY-3002 : Step(116): len = 106792, overlap = 170.531
PHY-3002 : Step(117): len = 104950, overlap = 191
PHY-3002 : Step(118): len = 103505, overlap = 194.25
PHY-3002 : Step(119): len = 103011, overlap = 183.688
PHY-3002 : Step(120): len = 102066, overlap = 194.344
PHY-3002 : Step(121): len = 101155, overlap = 189.438
PHY-3002 : Step(122): len = 99981.2, overlap = 190.312
PHY-3002 : Step(123): len = 99457, overlap = 189.625
PHY-3002 : Step(124): len = 99294.6, overlap = 188.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.61437e-05
PHY-3002 : Step(125): len = 101291, overlap = 181.344
PHY-3002 : Step(126): len = 101826, overlap = 176.781
PHY-3002 : Step(127): len = 102860, overlap = 173.812
PHY-3002 : Step(128): len = 103337, overlap = 174.312
PHY-3002 : Step(129): len = 103779, overlap = 165.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152287
PHY-3002 : Step(130): len = 105942, overlap = 151.031
PHY-3002 : Step(131): len = 106618, overlap = 148.312
PHY-3002 : Step(132): len = 108113, overlap = 139.594
PHY-3002 : Step(133): len = 109152, overlap = 135.531
PHY-3002 : Step(134): len = 110064, overlap = 128.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000304575
PHY-3002 : Step(135): len = 111365, overlap = 126.438
PHY-3002 : Step(136): len = 111685, overlap = 126.031
PHY-3002 : Step(137): len = 112701, overlap = 123.344
PHY-3002 : Step(138): len = 113577, overlap = 121.531
PHY-3002 : Step(139): len = 114484, overlap = 122.125
PHY-3002 : Step(140): len = 115679, overlap = 123.906
PHY-3002 : Step(141): len = 116047, overlap = 119.219
PHY-3002 : Step(142): len = 116190, overlap = 117.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000609149
PHY-3002 : Step(143): len = 116791, overlap = 115.094
PHY-3002 : Step(144): len = 117807, overlap = 109.594
PHY-3002 : Step(145): len = 118840, overlap = 107.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000985604
PHY-3002 : Step(146): len = 119064, overlap = 107.5
PHY-3002 : Step(147): len = 119307, overlap = 108.156
PHY-3002 : Step(148): len = 119900, overlap = 110.594
PHY-3002 : Step(149): len = 120957, overlap = 108.406
PHY-3002 : Step(150): len = 122012, overlap = 108.781
PHY-3002 : Step(151): len = 122994, overlap = 108.125
PHY-3002 : Step(152): len = 123791, overlap = 105.219
PHY-3002 : Step(153): len = 124460, overlap = 102.844
PHY-3002 : Step(154): len = 124810, overlap = 103.594
PHY-3002 : Step(155): len = 124890, overlap = 102.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00193153
PHY-3002 : Step(156): len = 125094, overlap = 102.062
PHY-3002 : Step(157): len = 125924, overlap = 102.031
PHY-3002 : Step(158): len = 126715, overlap = 98.125
PHY-3002 : Step(159): len = 126941, overlap = 99.75
PHY-3002 : Step(160): len = 127050, overlap = 99.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00312521
PHY-3002 : Step(161): len = 127187, overlap = 99.7812
PHY-3002 : Step(162): len = 127599, overlap = 102.656
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 102.66 peak overflow 1.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 195/4825.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 147168, over cnt = 711(6%), over = 2450, worst = 22
PHY-1001 : End global iterations;  0.300983s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (51.9%)

PHY-1001 : Congestion index: top1 = 74.17, top5 = 55.19, top10 = 46.59, top15 = 42.05.
PHY-1001 : End incremental global routing;  0.352783s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (53.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 17736, tnet num: 4822, tinst num: 3451, tnode num: 22565, tedge num: 30920.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.428338s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (69.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.854886s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (64.0%)

OPT-1001 : Current memory(MB): used = 299, reserve = 274, peak = 299.
OPT-1001 : End physical optimization;  0.890473s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (64.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1175 LUT to BLE ...
SYN-4008 : Packed 1175 LUT and 699 SEQ to BLE.
SYN-4003 : Packing 597 remaining SEQ's ...
SYN-4005 : Packed 301 SEQ with LUT/SLICE
SYN-4006 : 291 single LUT's are left
SYN-4006 : 296 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 1471/2454 primitive instances ...
PHY-3001 : End packing;  0.142359s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (87.8%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 1772 instances
RUN-1001 : 863 mslices, 863 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4202 nets
RUN-1001 : 2807 nets have 2 pins
RUN-1001 : 1061 nets have [3 - 5] pins
RUN-1001 : 193 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1769 instances, 1726 slices, 126 macros(937 instances: 605 mslices 332 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 126687, Over = 121.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2435/4202.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 147160, over cnt = 528(4%), over = 1456, worst = 22
PHY-1002 : len = 153664, over cnt = 281(2%), over = 462, worst = 14
PHY-1002 : len = 156792, over cnt = 51(0%), over = 81, worst = 7
PHY-1002 : len = 157840, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 157888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.461929s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (50.7%)

PHY-1001 : Congestion index: top1 = 61.04, top5 = 47.07, top10 = 41.45, top15 = 38.30.
PHY-3001 : End congestion estimation;  0.524247s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (53.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.16141e-05
PHY-3002 : Step(163): len = 111041, overlap = 134
PHY-3002 : Step(164): len = 108684, overlap = 137.5
PHY-3002 : Step(165): len = 107811, overlap = 140.25
PHY-3002 : Step(166): len = 108276, overlap = 137.75
PHY-3002 : Step(167): len = 108463, overlap = 137.75
PHY-3002 : Step(168): len = 107966, overlap = 141.5
PHY-3002 : Step(169): len = 107265, overlap = 139
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.32282e-05
PHY-3002 : Step(170): len = 110158, overlap = 131.75
PHY-3002 : Step(171): len = 111255, overlap = 131.25
PHY-3002 : Step(172): len = 112496, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000126456
PHY-3002 : Step(173): len = 114494, overlap = 120.75
PHY-3002 : Step(174): len = 115483, overlap = 115.75
PHY-3002 : Step(175): len = 117764, overlap = 110.5
PHY-3002 : Step(176): len = 118725, overlap = 109
PHY-3002 : Step(177): len = 119089, overlap = 107.5
PHY-3002 : Step(178): len = 118996, overlap = 106
PHY-3002 : Step(179): len = 118949, overlap = 108
PHY-3002 : Step(180): len = 118974, overlap = 110
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000238852
PHY-3002 : Step(181): len = 121041, overlap = 106.75
PHY-3002 : Step(182): len = 122241, overlap = 102.5
PHY-3002 : Step(183): len = 123151, overlap = 99.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000477705
PHY-3002 : Step(184): len = 124085, overlap = 97.25
PHY-3002 : Step(185): len = 125640, overlap = 90.25
PHY-3002 : Step(186): len = 126982, overlap = 87.25
PHY-3002 : Step(187): len = 127270, overlap = 86.75
PHY-3002 : Step(188): len = 127887, overlap = 82.75
PHY-3002 : Step(189): len = 128539, overlap = 83
PHY-3002 : Step(190): len = 128854, overlap = 83.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000828121
PHY-3002 : Step(191): len = 129577, overlap = 78.25
PHY-3002 : Step(192): len = 130473, overlap = 72.75
PHY-3002 : Step(193): len = 131165, overlap = 73.75
PHY-3002 : Step(194): len = 131725, overlap = 74.5
PHY-3002 : Step(195): len = 132078, overlap = 74.75
PHY-3002 : Step(196): len = 132385, overlap = 72.25
PHY-3002 : Step(197): len = 132809, overlap = 69
PHY-3002 : Step(198): len = 133079, overlap = 67
PHY-3002 : Step(199): len = 133024, overlap = 69.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00138476
PHY-3002 : Step(200): len = 133433, overlap = 67.75
PHY-3002 : Step(201): len = 134033, overlap = 65.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.572578s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (35.5%)

PHY-3001 : Trial Legalized: Len = 141578
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 302/4202.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 165432, over cnt = 437(3%), over = 727, worst = 9
PHY-1002 : len = 168424, over cnt = 228(2%), over = 309, worst = 4
PHY-1002 : len = 170504, over cnt = 95(0%), over = 128, worst = 4
PHY-1002 : len = 172280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.482886s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.8%)

PHY-1001 : Congestion index: top1 = 57.64, top5 = 43.11, top10 = 38.36, top15 = 35.58.
PHY-3001 : End congestion estimation;  0.555144s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.01031e-05
PHY-3002 : Step(202): len = 131417, overlap = 49.25
PHY-3002 : Step(203): len = 128664, overlap = 54
PHY-3002 : Step(204): len = 128427, overlap = 55.25
PHY-3002 : Step(205): len = 128444, overlap = 55.25
PHY-3002 : Step(206): len = 127806, overlap = 52
PHY-3002 : Step(207): len = 127647, overlap = 50.5
PHY-3002 : Step(208): len = 127356, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140206
PHY-3002 : Step(209): len = 129117, overlap = 48.75
PHY-3002 : Step(210): len = 129325, overlap = 46.75
PHY-3002 : Step(211): len = 129575, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280412
PHY-3002 : Step(212): len = 130601, overlap = 40
PHY-3002 : Step(213): len = 131073, overlap = 41.25
PHY-3002 : Step(214): len = 132163, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 133477, Over = 0
PHY-3001 : End spreading;  0.009687s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.3%)

PHY-3001 : Final: Len = 133477, Over = 0
RUN-1003 : finish command "place" in  10.686994s wall, 3.656250s user + 0.578125s system = 4.234375s CPU (39.6%)

RUN-1004 : used memory is 282 MB, reserved memory is 257 MB, peak memory is 300 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.082058s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (69.3%)

RUN-1004 : used memory is 272 MB, reserved memory is 247 MB, peak memory is 356 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1772 instances
RUN-1001 : 863 mslices, 863 lslices, 18 pads, 11 brams, 10 dsps
RUN-1001 : There are total 4202 nets
RUN-1001 : 2807 nets have 2 pins
RUN-1001 : 1061 nets have [3 - 5] pins
RUN-1001 : 193 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 15008, tnet num: 4199, tinst num: 1769, tnode num: 18375, tedge num: 27537.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 863 mslices, 863 lslices, 18 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1552 clock pins, and constraint 3365 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 154784, over cnt = 419(3%), over = 726, worst = 9
PHY-1002 : len = 158240, over cnt = 229(2%), over = 315, worst = 6
PHY-1002 : len = 159928, over cnt = 132(1%), over = 178, worst = 6
PHY-1002 : len = 162168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 162200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.503180s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.1%)

PHY-1001 : Congestion index: top1 = 55.97, top5 = 42.76, top10 = 38.06, top15 = 35.16.
PHY-1001 : End global routing;  0.575078s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (35.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 344, reserve = 318, peak = 356.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 429, reserve = 405, peak = 429.
PHY-1001 : End build detailed router design. 1.943055s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (49.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 70720, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.351529s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.6%)

PHY-1001 : Current memory(MB): used = 440, reserve = 416, peak = 440.
PHY-1001 : End phase 1; 0.353291s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 376984, over cnt = 144(0%), over = 144, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 441, reserve = 417, peak = 441.
PHY-1001 : End initial routed; 3.247184s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (32.2%)

PHY-1001 : Current memory(MB): used = 441, reserve = 417, peak = 441.
PHY-1001 : End phase 2; 3.247234s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (32.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 375584, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.151089s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 375800, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.047377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 19 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.561664s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (30.6%)

PHY-1001 : Current memory(MB): used = 460, reserve = 436, peak = 460.
PHY-1001 : End phase 3; 0.814908s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (32.6%)

PHY-1003 : Routed, final wirelength = 375800
PHY-1001 : Current memory(MB): used = 460, reserve = 437, peak = 460.
PHY-1001 : End export database. 0.011023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.497998s wall, 2.406250s user + 0.062500s system = 2.468750s CPU (38.0%)

RUN-1003 : finish command "route" in  7.750086s wall, 2.937500s user + 0.062500s system = 3.000000s CPU (38.7%)

RUN-1004 : used memory is 395 MB, reserved memory is 375 MB, peak memory is 460 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                     3063   out of   5824   52.59%
#reg                     1308   out of   5824   22.46%
#le                      3359
  #lut only              2051   out of   3359   61.06%
  #reg only               296   out of   3359    8.81%
  #lut&reg               1012   out of   3359   30.13%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     1
  #oreg                    10
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                                               Fanout
#1        u_foc_controller/u_adc_ad7928/clk       GCLK               pll                u_pll/pll_inst.clkc1                                 769
#2        u_foc_controller/u_foc_top/init_done    GCLK               lslice             u_foc_controller/u_foc_top/u_svpwm/z2_n_syn_12.q0    8
#3        I_clk_25m_dup_1                         GeneralRouting     io                 I_clk_25m_syn_2.di                                   1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP       NONE     
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        OREG     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance                |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                     |TOP_test          |3359   |2126    |937     |1320    |11      |10      |
|  u_foc_controller      |foc_controller    |3090   |1895    |899     |1164    |11      |10      |
|    u_adc_ad7928        |adc_ad7928        |135    |80      |28      |79      |0       |0       |
|    u_as5600_encoder    |as5600_encoder    |416    |250     |156     |93      |0       |0       |
|      u_as5600_read     |i2c_register_read |258    |174     |82      |55      |0       |0       |
|    u_foc_top           |foc_top           |2538   |1564    |715     |992     |11      |10      |
|      u_adc_sn_ctrl     |hold_detect       |20     |16      |4       |8       |0       |0       |
|      u_cartesian2polar |cartesian2polar   |367    |287     |59      |196     |8       |1       |
|      u_clark_tr        |clark_tr          |154    |64      |44      |87      |0       |0       |
|      u_id_pi           |pi_controller     |568    |332     |206     |166     |0       |3       |
|      u_iq_pi           |pi_controller     |648    |362     |240     |169     |0       |2       |
|      u_park_tr         |park_tr           |195    |139     |44      |91      |2       |4       |
|        u_sincos        |sincos            |133    |107     |26      |61      |2       |0       |
|      u_svpwm           |svpwm             |457    |305     |93      |194     |1       |0       |
|    u_hall_encoder      |hall_encoder      |1      |1       |0       |0       |0       |0       |
|  u_pll                 |pll               |0      |0       |0       |0       |0       |0       |
|  u_uart_monitor        |uart_monitor      |192    |176     |16      |109     |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2786  
    #2          2       573   
    #3          3       425   
    #4          4        63   
    #5        5-10      213   
    #6        11-50     110   
    #7       51-100      5    
    #8       101-500     2    
  Average     2.40            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.179147s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (78.2%)

RUN-1004 : used memory is 401 MB, reserved memory is 382 MB, peak memory is 476 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 6b861322dd0de563203fbe03c30b788e711c277bbb67479877cd6350b45f30ee -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1769
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 4202, pip num: 33160
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1063 valid insts, and 104959 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.186894s wall, 22.359375s user + 0.203125s system = 22.562500s CPU (708.0%)

RUN-1004 : used memory is 406 MB, reserved memory is 396 MB, peak memory is 582 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_214616.log"
