// generated from rosidl_adapter/resource/srv.idl.em
// with input from base_interfaces/srv/Addints.srv
// generated code does not contain a copyright notice


module base_interfaces {
  module srv {
    @verbatim (language="comment", text=
      "请求参数")
    struct Addints_Request {
      int32 num1;

      int32 num2;
    };
    @verbatim (language="comment", text=
      "返回参数")
    struct Addints_Response {
      int32 sum;
    };
  };
};
