/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_0z = ~((in_data[27] & in_data[6]) | (in_data[70] & in_data[57]));
  assign celloutsig_0_21z = ~((celloutsig_0_5z & in_data[46]) | (celloutsig_0_9z & celloutsig_0_4z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[69]) | (in_data[52] & celloutsig_0_1z));
  assign celloutsig_0_23z = ~((_00_[2] & celloutsig_0_0z) | (in_data[25] & celloutsig_0_0z));
  assign celloutsig_0_25z = ~((celloutsig_0_18z & celloutsig_0_23z) | (celloutsig_0_17z & celloutsig_0_0z));
  assign celloutsig_0_28z = ~((celloutsig_0_4z & celloutsig_0_25z) | (celloutsig_0_17z & celloutsig_0_7z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[6]) | (celloutsig_0_1z & in_data[0]));
  assign celloutsig_0_32z = ~((celloutsig_0_21z & celloutsig_0_16z) | (celloutsig_0_5z & celloutsig_0_28z));
  assign celloutsig_0_33z = ~((celloutsig_0_2z & celloutsig_0_7z) | (celloutsig_0_23z & celloutsig_0_5z));
  assign celloutsig_0_34z = ~((celloutsig_0_25z & celloutsig_0_13z) | (celloutsig_0_7z & celloutsig_0_14z));
  assign celloutsig_0_4z = ~((in_data[35] & celloutsig_0_0z) | (celloutsig_0_2z & in_data[13]));
  assign celloutsig_0_43z = ~((celloutsig_0_34z & celloutsig_0_14z) | (celloutsig_0_21z & celloutsig_0_17z));
  assign celloutsig_0_51z = ~((celloutsig_0_43z & celloutsig_0_32z) | (_00_[0] & in_data[6]));
  assign celloutsig_0_5z = ~((celloutsig_0_0z & in_data[35]) | (celloutsig_0_3z & celloutsig_0_2z));
  assign celloutsig_0_52z = ~((_00_[1] & celloutsig_0_51z) | (celloutsig_0_14z & celloutsig_0_33z));
  assign celloutsig_1_0z = ~((in_data[172] & in_data[154]) | (in_data[125] & in_data[112]));
  assign celloutsig_1_1z = ~((in_data[165] & celloutsig_1_0z) | (in_data[168] & in_data[130]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z) | (in_data[99] & celloutsig_1_0z));
  assign celloutsig_1_3z = ~((in_data[113] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_0z) | (celloutsig_1_2z & in_data[100]));
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_4z & celloutsig_1_2z));
  assign celloutsig_1_6z = ~((in_data[158] & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_5z) | (celloutsig_1_4z & celloutsig_1_3z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_9z = ~((in_data[118] & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_1z) | (celloutsig_1_5z & celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_7z) | (celloutsig_1_6z & celloutsig_1_10z));
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_5z) | (celloutsig_1_6z & celloutsig_1_6z));
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_9z) | (celloutsig_1_0z & celloutsig_1_11z));
  assign celloutsig_1_14z = ~((celloutsig_1_8z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_11z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_14z) | (celloutsig_1_4z & celloutsig_1_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_3z) | (in_data[48] & celloutsig_0_6z));
  assign celloutsig_1_19z = ~((celloutsig_1_0z & celloutsig_1_13z) | (celloutsig_1_0z & celloutsig_1_6z));
  assign celloutsig_0_9z = ~((in_data[36] & in_data[79]) | (in_data[67] & celloutsig_0_4z));
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_6z) | (celloutsig_0_4z & celloutsig_0_7z));
  assign celloutsig_0_11z = ~((celloutsig_0_5z & in_data[82]) | (celloutsig_0_9z & _00_[2]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[65]));
  assign celloutsig_0_12z = ~((celloutsig_0_10z & in_data[21]) | (celloutsig_0_1z & celloutsig_0_11z));
  assign celloutsig_0_13z = ~((celloutsig_0_4z & celloutsig_0_11z) | (celloutsig_0_9z & celloutsig_0_3z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z & celloutsig_0_13z) | (in_data[69] & celloutsig_0_7z));
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_12z) | (celloutsig_0_12z & celloutsig_0_4z));
  assign celloutsig_0_16z = ~((celloutsig_0_15z & celloutsig_0_15z) | (celloutsig_0_6z & celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_14z & celloutsig_0_15z) | (celloutsig_0_5z & celloutsig_0_15z));
  assign celloutsig_0_18z = ~((celloutsig_0_6z & celloutsig_0_12z) | (celloutsig_0_16z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
