// Seed: 3796963208
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    input  logic id_1,
    input  logic id_2,
    input  logic id_3,
    output logic id_4
);
  assign id_4 = 1'b0;
  logic id_5;
  logic id_6 = id_6;
  assign id_6 = id_0;
  assign id_6 = id_5;
  type_15 id_7 (.id_0(1));
endmodule
