library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

Entity U_D_Bin_Counter4bit is port
	(
		CLK				:	in std_logic := '0';
		RESET_n			:	in std_logic := '0';
		CLK_EN			:	in std_logic := '0';
		UP1_DOWN0		:	in std_logic := '0';
		COUNTER_BITS	:	in std_logic_vector(3 downto 0)
	);
	end Entity;
	
	ARCHITECTURE one of U_D_Bin_Counter4bit IS
	
	signal ud_bin_counter	: UNSIGNED(3 downto 0);
	
BEGIN

process (CLK, RESET_n) is
begin
	if (RESET_n = '0') then
				ud_bin_counter <= "0000";
	elsif (rising_edge(CLK)) then
		
		if (( UP1_DOWN0 = '1') AND (CLK_EN = '1')) then
				ud_bin_counter <= (ud_bin_counter + 1);
		elsif (( UP1_DOWN0 = '0') AND (CLK_EN = '1')) then
				ud_bin_counter <= (ud_bin_counter - 1);
		end if;
	end if;
end process;

COUNTER_BITS <= std_logic_vector(ud_bin_counter);

end;
		