set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[0]}]
set_property PULLUP true [get_ports {CPU_ADDR[0]}]
set_property PACKAGE_PIN B26 [get_ports {CPU_ADDR[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[1]}]
set_property PULLUP true [get_ports {CPU_ADDR[1]}]
set_property PACKAGE_PIN C26 [get_ports {CPU_ADDR[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[2]}]
set_property PULLUP true [get_ports {CPU_ADDR[2]}]
set_property PACKAGE_PIN A24 [get_ports {CPU_ADDR[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[3]}]
set_property PULLUP true [get_ports {CPU_ADDR[3]}]
set_property PACKAGE_PIN B24 [get_ports {CPU_ADDR[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[4]}]
set_property PULLUP true [get_ports {CPU_ADDR[4]}]
set_property PACKAGE_PIN A25 [get_ports {CPU_ADDR[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[5]}]
set_property PULLUP true [get_ports {CPU_ADDR[5]}]
set_property PACKAGE_PIN B25 [get_ports {CPU_ADDR[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[6]}]
set_property PULLUP true [get_ports {CPU_ADDR[6]}]
set_property PACKAGE_PIN D24 [get_ports {CPU_ADDR[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[7]}]
set_property PULLUP true [get_ports {CPU_ADDR[7]}]
set_property PACKAGE_PIN C24 [get_ports {CPU_ADDR[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[8]}]
set_property PULLUP true [get_ports {CPU_ADDR[8]}]
set_property PACKAGE_PIN D23 [get_ports {CPU_ADDR[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[9]}]
set_property PULLUP true [get_ports {CPU_ADDR[9]}]
set_property PACKAGE_PIN C23 [get_ports {CPU_ADDR[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[10]}]
set_property PULLUP true [get_ports {CPU_ADDR[10]}]
set_property PACKAGE_PIN E22 [get_ports {CPU_ADDR[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[11]}]
set_property PULLUP true [get_ports {CPU_ADDR[11]}]
set_property PACKAGE_PIN C22 [get_ports {CPU_ADDR[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[12]}]
set_property PULLUP true [get_ports {CPU_ADDR[12]}]
set_property PACKAGE_PIN A23 [get_ports {CPU_ADDR[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[13]}]
set_property PULLUP true [get_ports {CPU_ADDR[13]}]
set_property PACKAGE_PIN D21 [get_ports {CPU_ADDR[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[14]}]
set_property PULLUP true [get_ports {CPU_ADDR[14]}]
set_property PACKAGE_PIN C21 [get_ports {CPU_ADDR[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[15]}]
set_property PULLUP true [get_ports {CPU_ADDR[15]}]
set_property PACKAGE_PIN A22 [get_ports {CPU_ADDR[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_ADDR[16]}]
set_property PULLUP true [get_ports {CPU_ADDR[16]}]
set_property PACKAGE_PIN B22 [get_ports {CPU_ADDR[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[0]}]
set_property DRIVE 12 [get_ports {CPU_DATA[0]}]
set_property SLEW FAST [get_ports {CPU_DATA[0]}]
set_property PULLUP true [get_ports {CPU_DATA[0]}]
set_property PACKAGE_PIN A17 [get_ports {CPU_DATA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[1]}]
set_property DRIVE 12 [get_ports {CPU_DATA[1]}]
set_property SLEW FAST [get_ports {CPU_DATA[1]}]
set_property PULLUP true [get_ports {CPU_DATA[1]}]
set_property PACKAGE_PIN B17 [get_ports {CPU_DATA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[2]}]
set_property DRIVE 12 [get_ports {CPU_DATA[2]}]
set_property SLEW FAST [get_ports {CPU_DATA[2]}]
set_property PULLUP true [get_ports {CPU_DATA[2]}]
set_property PACKAGE_PIN A18 [get_ports {CPU_DATA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[3]}]
set_property DRIVE 12 [get_ports {CPU_DATA[3]}]
set_property SLEW FAST [get_ports {CPU_DATA[3]}]
set_property PULLUP true [get_ports {CPU_DATA[3]}]
set_property PACKAGE_PIN A19 [get_ports {CPU_DATA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[4]}]
set_property DRIVE 12 [get_ports {CPU_DATA[4]}]
set_property SLEW FAST [get_ports {CPU_DATA[4]}]
set_property PULLUP true [get_ports {CPU_DATA[4]}]
set_property PACKAGE_PIN B19 [get_ports {CPU_DATA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[5]}]
set_property DRIVE 12 [get_ports {CPU_DATA[5]}]
set_property SLEW FAST [get_ports {CPU_DATA[5]}]
set_property PULLUP true [get_ports {CPU_DATA[5]}]
set_property PACKAGE_PIN A20 [get_ports {CPU_DATA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[6]}]
set_property DRIVE 12 [get_ports {CPU_DATA[6]}]
set_property SLEW FAST [get_ports {CPU_DATA[6]}]
set_property PULLUP true [get_ports {CPU_DATA[6]}]
set_property PACKAGE_PIN B20 [get_ports {CPU_DATA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[7]}]
set_property DRIVE 12 [get_ports {CPU_DATA[7]}]
set_property SLEW FAST [get_ports {CPU_DATA[7]}]
set_property PULLUP true [get_ports {CPU_DATA[7]}]
set_property PACKAGE_PIN B21 [get_ports {CPU_DATA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[8]}]
set_property DRIVE 12 [get_ports {CPU_DATA[8]}]
set_property SLEW FAST [get_ports {CPU_DATA[8]}]
set_property PULLUP true [get_ports {CPU_DATA[8]}]
set_property PACKAGE_PIN E20 [get_ports {CPU_DATA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[9]}]
set_property DRIVE 12 [get_ports {CPU_DATA[9]}]
set_property SLEW FAST [get_ports {CPU_DATA[9]}]
set_property PULLUP true [get_ports {CPU_DATA[9]}]
set_property PACKAGE_PIN D20 [get_ports {CPU_DATA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[10]}]
set_property DRIVE 12 [get_ports {CPU_DATA[10]}]
set_property SLEW FAST [get_ports {CPU_DATA[10]}]
set_property PULLUP true [get_ports {CPU_DATA[10]}]
set_property PACKAGE_PIN C19 [get_ports {CPU_DATA[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[11]}]
set_property DRIVE 12 [get_ports {CPU_DATA[11]}]
set_property SLEW FAST [get_ports {CPU_DATA[11]}]
set_property PULLUP true [get_ports {CPU_DATA[11]}]
set_property PACKAGE_PIN D19 [get_ports {CPU_DATA[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[12]}]
set_property DRIVE 12 [get_ports {CPU_DATA[12]}]
set_property SLEW FAST [get_ports {CPU_DATA[12]}]
set_property PULLUP true [get_ports {CPU_DATA[12]}]
set_property PACKAGE_PIN C18 [get_ports {CPU_DATA[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[13]}]
set_property DRIVE 12 [get_ports {CPU_DATA[13]}]
set_property SLEW FAST [get_ports {CPU_DATA[13]}]
set_property PULLUP true [get_ports {CPU_DATA[13]}]
set_property PACKAGE_PIN D18 [get_ports {CPU_DATA[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[14]}]
set_property DRIVE 12 [get_ports {CPU_DATA[14]}]
set_property SLEW FAST [get_ports {CPU_DATA[14]}]
set_property PULLUP true [get_ports {CPU_DATA[14]}]
set_property PACKAGE_PIN C17 [get_ports {CPU_DATA[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CPU_DATA[15]}]
set_property DRIVE 12 [get_ports {CPU_DATA[15]}]
set_property SLEW FAST [get_ports {CPU_DATA[15]}]
set_property PULLUP true [get_ports {CPU_DATA[15]}]
set_property PACKAGE_PIN D16 [get_ports {CPU_DATA[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[1]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[1]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[1]}]
set_property PULLUP true [get_ports {XDCR_OUT[1]}]
set_property PACKAGE_PIN H22 [get_ports {XDCR_OUT[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[2]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[2]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[2]}]
set_property PULLUP true [get_ports {XDCR_OUT[2]}]
set_property PACKAGE_PIN Y25 [get_ports {XDCR_OUT[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[3]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[3]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[3]}]
set_property PULLUP true [get_ports {XDCR_OUT[3]}]
set_property PACKAGE_PIN U26 [get_ports {XDCR_OUT[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[4]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[4]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[4]}]
set_property PULLUP true [get_ports {XDCR_OUT[4]}]
set_property PACKAGE_PIN N22 [get_ports {XDCR_OUT[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[5]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[5]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[5]}]
set_property PULLUP true [get_ports {XDCR_OUT[5]}]
set_property PACKAGE_PIN K22 [get_ports {XDCR_OUT[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[6]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[6]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[6]}]
set_property PULLUP true [get_ports {XDCR_OUT[6]}]
set_property PACKAGE_PIN D25 [get_ports {XDCR_OUT[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[7]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[7]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[7]}]
set_property PULLUP true [get_ports {XDCR_OUT[7]}]
set_property PACKAGE_PIN V1 [get_ports {XDCR_OUT[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[8]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[8]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[8]}]
set_property PULLUP true [get_ports {XDCR_OUT[8]}]
set_property PACKAGE_PIN V2 [get_ports {XDCR_OUT[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[9]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[9]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[9]}]
set_property PULLUP true [get_ports {XDCR_OUT[9]}]
set_property PACKAGE_PIN V3 [get_ports {XDCR_OUT[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[10]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[10]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[10]}]
set_property PULLUP true [get_ports {XDCR_OUT[10]}]
set_property PACKAGE_PIN V4 [get_ports {XDCR_OUT[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[11]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[11]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[11]}]
set_property PULLUP true [get_ports {XDCR_OUT[11]}]
set_property PACKAGE_PIN W1 [get_ports {XDCR_OUT[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[12]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[12]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[12]}]
set_property PULLUP true [get_ports {XDCR_OUT[12]}]
set_property PACKAGE_PIN W4 [get_ports {XDCR_OUT[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[13]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[13]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[13]}]
set_property PULLUP true [get_ports {XDCR_OUT[13]}]
set_property PACKAGE_PIN Y3 [get_ports {XDCR_OUT[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[14]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[14]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[14]}]
set_property PULLUP true [get_ports {XDCR_OUT[14]}]
set_property PACKAGE_PIN Y1 [get_ports {XDCR_OUT[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[15]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[15]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[15]}]
set_property PULLUP true [get_ports {XDCR_OUT[15]}]
set_property PACKAGE_PIN AA3 [get_ports {XDCR_OUT[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[16]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[16]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[16]}]
set_property PULLUP true [get_ports {XDCR_OUT[16]}]
set_property PACKAGE_PIN Y2 [get_ports {XDCR_OUT[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[17]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[17]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[17]}]
set_property PULLUP true [get_ports {XDCR_OUT[17]}]
set_property PACKAGE_PIN AA2 [get_ports {XDCR_OUT[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[18]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[18]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[18]}]
set_property PULLUP true [get_ports {XDCR_OUT[18]}]
set_property PACKAGE_PIN AA4 [get_ports {XDCR_OUT[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[19]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[19]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[19]}]
set_property PULLUP true [get_ports {XDCR_OUT[19]}]
set_property PACKAGE_PIN F22 [get_ports {XDCR_OUT[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[20]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[20]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[20]}]
set_property PULLUP true [get_ports {XDCR_OUT[20]}]
set_property PACKAGE_PIN T7 [get_ports {XDCR_OUT[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[21]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[21]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[21]}]
set_property PULLUP true [get_ports {XDCR_OUT[21]}]
set_property PACKAGE_PIN T8 [get_ports {XDCR_OUT[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[22]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[22]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[22]}]
set_property PULLUP true [get_ports {XDCR_OUT[22]}]
set_property PACKAGE_PIN N26 [get_ports {XDCR_OUT[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[23]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[23]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[23]}]
set_property PULLUP true [get_ports {XDCR_OUT[23]}]
set_property PACKAGE_PIN J24 [get_ports {XDCR_OUT[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[24]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[24]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[24]}]
set_property PULLUP true [get_ports {XDCR_OUT[24]}]
set_property PACKAGE_PIN F24 [get_ports {XDCR_OUT[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[25]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[25]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[25]}]
set_property PULLUP true [get_ports {XDCR_OUT[25]}]
set_property PACKAGE_PIN AE25 [get_ports {XDCR_OUT[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[26]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[26]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[26]}]
set_property PULLUP true [get_ports {XDCR_OUT[26]}]
set_property PACKAGE_PIN AF20 [get_ports {XDCR_OUT[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[27]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[27]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[27]}]
set_property PULLUP true [get_ports {XDCR_OUT[27]}]
set_property PACKAGE_PIN AE26 [get_ports {XDCR_OUT[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[28]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[28]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[28]}]
set_property PULLUP true [get_ports {XDCR_OUT[28]}]
set_property PACKAGE_PIN AE20 [get_ports {XDCR_OUT[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[29]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[29]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[29]}]
set_property PULLUP true [get_ports {XDCR_OUT[29]}]
set_property PACKAGE_PIN AE21 [get_ports {XDCR_OUT[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[30]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[30]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[30]}]
set_property PULLUP true [get_ports {XDCR_OUT[30]}]
set_property PACKAGE_PIN AD25 [get_ports {XDCR_OUT[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[31]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[31]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[31]}]
set_property PULLUP true [get_ports {XDCR_OUT[31]}]
set_property PACKAGE_PIN AD26 [get_ports {XDCR_OUT[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[32]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[32]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[32]}]
set_property PULLUP true [get_ports {XDCR_OUT[32]}]
set_property PACKAGE_PIN AF22 [get_ports {XDCR_OUT[32]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[33]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[33]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[33]}]
set_property PULLUP true [get_ports {XDCR_OUT[33]}]
set_property PACKAGE_PIN AE22 [get_ports {XDCR_OUT[33]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[34]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[34]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[34]}]
set_property PULLUP true [get_ports {XDCR_OUT[34]}]
set_property PACKAGE_PIN W3 [get_ports {XDCR_OUT[34]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[35]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[35]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[35]}]
set_property PULLUP true [get_ports {XDCR_OUT[35]}]
set_property PACKAGE_PIN R6 [get_ports {XDCR_OUT[35]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[36]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[36]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[36]}]
set_property PULLUP true [get_ports {XDCR_OUT[36]}]
set_property PACKAGE_PIN AD3 [get_ports {XDCR_OUT[36]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[37]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[37]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[37]}]
set_property PULLUP true [get_ports {XDCR_OUT[37]}]
set_property PACKAGE_PIN R21 [get_ports {XDCR_OUT[37]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[38]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[38]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[38]}]
set_property PULLUP true [get_ports {XDCR_OUT[38]}]
set_property PACKAGE_PIN Y26 [get_ports {XDCR_OUT[38]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[39]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[39]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[39]}]
set_property PULLUP true [get_ports {XDCR_OUT[39]}]
set_property PACKAGE_PIN T25 [get_ports {XDCR_OUT[39]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[40]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[40]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[40]}]
set_property PULLUP true [get_ports {XDCR_OUT[40]}]
set_property PACKAGE_PIN M26 [get_ports {XDCR_OUT[40]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[41]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[41]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[41]}]
set_property PULLUP true [get_ports {XDCR_OUT[41]}]
set_property PACKAGE_PIN J26 [get_ports {XDCR_OUT[41]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[42]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[42]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[42]}]
set_property PULLUP true [get_ports {XDCR_OUT[42]}]
set_property PACKAGE_PIN F23 [get_ports {XDCR_OUT[42]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[43]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[43]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[43]}]
set_property PULLUP true [get_ports {XDCR_OUT[43]}]
set_property PACKAGE_PIN AD23 [get_ports {XDCR_OUT[43]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[44]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[44]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[44]}]
set_property PULLUP true [get_ports {XDCR_OUT[44]}]
set_property PACKAGE_PIN AC23 [get_ports {XDCR_OUT[44]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[45]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[45]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[45]}]
set_property PULLUP true [get_ports {XDCR_OUT[45]}]
set_property PACKAGE_PIN AF17 [get_ports {XDCR_OUT[45]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[46]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[46]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[46]}]
set_property PULLUP true [get_ports {XDCR_OUT[46]}]
set_property PACKAGE_PIN AE17 [get_ports {XDCR_OUT[46]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[47]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[47]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[47]}]
set_property PULLUP true [get_ports {XDCR_OUT[47]}]
set_property PACKAGE_PIN AD24 [get_ports {XDCR_OUT[47]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[48]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[48]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[48]}]
set_property PULLUP true [get_ports {XDCR_OUT[48]}]
set_property PACKAGE_PIN AF23 [get_ports {XDCR_OUT[48]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[49]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[49]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[49]}]
set_property PULLUP true [get_ports {XDCR_OUT[49]}]
set_property PACKAGE_PIN AF18 [get_ports {XDCR_OUT[49]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[50]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[50]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[50]}]
set_property PULLUP true [get_ports {XDCR_OUT[50]}]
set_property PACKAGE_PIN AE18 [get_ports {XDCR_OUT[50]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[51]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[51]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[51]}]
set_property PULLUP true [get_ports {XDCR_OUT[51]}]
set_property PACKAGE_PIN AE23 [get_ports {XDCR_OUT[51]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[52]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[52]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[52]}]
set_property PULLUP true [get_ports {XDCR_OUT[52]}]
set_property PACKAGE_PIN AF24 [get_ports {XDCR_OUT[52]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[53]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[53]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[53]}]
set_property PULLUP true [get_ports {XDCR_OUT[53]}]
set_property PACKAGE_PIN AF19 [get_ports {XDCR_OUT[53]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[54]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[54]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[54]}]
set_property PULLUP true [get_ports {XDCR_OUT[54]}]
set_property PACKAGE_PIN AF25 [get_ports {XDCR_OUT[54]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[55]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[55]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[55]}]
set_property PULLUP true [get_ports {XDCR_OUT[55]}]
set_property PACKAGE_PIN P21 [get_ports {XDCR_OUT[55]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[56]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[56]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[56]}]
set_property PULLUP true [get_ports {XDCR_OUT[56]}]
set_property PACKAGE_PIN Y23 [get_ports {XDCR_OUT[56]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[57]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[57]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[57]}]
set_property PULLUP true [get_ports {XDCR_OUT[57]}]
set_property PACKAGE_PIN U22 [get_ports {XDCR_OUT[57]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[58]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[58]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[58]}]
set_property PULLUP true [get_ports {XDCR_OUT[58]}]
set_property PACKAGE_PIN N23 [get_ports {XDCR_OUT[58]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[59]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[59]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[59]}]
set_property PULLUP true [get_ports {XDCR_OUT[59]}]
set_property PACKAGE_PIN J25 [get_ports {XDCR_OUT[59]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[60]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[60]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[60]}]
set_property PULLUP true [get_ports {XDCR_OUT[60]}]
set_property PACKAGE_PIN E26 [get_ports {XDCR_OUT[60]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[61]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[61]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[61]}]
set_property PULLUP true [get_ports {XDCR_OUT[61]}]
set_property PACKAGE_PIN AD19 [get_ports {XDCR_OUT[61]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[62]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[62]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[62]}]
set_property PULLUP true [get_ports {XDCR_OUT[62]}]
set_property PACKAGE_PIN Y5 [get_ports {XDCR_OUT[62]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[63]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[63]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[63]}]
set_property PULLUP true [get_ports {XDCR_OUT[63]}]
set_property PACKAGE_PIN Y6 [get_ports {XDCR_OUT[63]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[64]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[64]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[64]}]
set_property PULLUP true [get_ports {XDCR_OUT[64]}]
set_property PACKAGE_PIN AD20 [get_ports {XDCR_OUT[64]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[65]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[65]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[65]}]
set_property PULLUP true [get_ports {XDCR_OUT[65]}]
set_property PACKAGE_PIN AC21 [get_ports {XDCR_OUT[65]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[66]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[66]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[66]}]
set_property PULLUP true [get_ports {XDCR_OUT[66]}]
set_property PACKAGE_PIN W5 [get_ports {XDCR_OUT[66]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[67]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[67]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[67]}]
set_property PULLUP true [get_ports {XDCR_OUT[67]}]
set_property PACKAGE_PIN W6 [get_ports {XDCR_OUT[67]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[68]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[68]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[68]}]
set_property PULLUP true [get_ports {XDCR_OUT[68]}]
set_property PACKAGE_PIN AD21 [get_ports {XDCR_OUT[68]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[69]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[69]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[69]}]
set_property PULLUP true [get_ports {XDCR_OUT[69]}]
set_property PACKAGE_PIN AB22 [get_ports {XDCR_OUT[69]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[70]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[70]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[70]}]
set_property PULLUP true [get_ports {XDCR_OUT[70]}]
set_property PACKAGE_PIN V6 [get_ports {XDCR_OUT[70]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[71]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[71]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[71]}]
set_property PULLUP true [get_ports {XDCR_OUT[71]}]
set_property PACKAGE_PIN AC22 [get_ports {XDCR_OUT[71]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[72]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[72]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[72]}]
set_property PULLUP true [get_ports {XDCR_OUT[72]}]
set_property PACKAGE_PIN V7 [get_ports {XDCR_OUT[72]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[73]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[73]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[73]}]
set_property PULLUP true [get_ports {XDCR_OUT[73]}]
set_property PACKAGE_PIN L22 [get_ports {XDCR_OUT[73]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[74]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[74]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[74]}]
set_property PULLUP true [get_ports {XDCR_OUT[74]}]
set_property PACKAGE_PIN AA25 [get_ports {XDCR_OUT[74]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[75]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[75]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[75]}]
set_property PULLUP true [get_ports {XDCR_OUT[75]}]
set_property PACKAGE_PIN U25 [get_ports {XDCR_OUT[75]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[76]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[76]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[76]}]
set_property PULLUP true [get_ports {XDCR_OUT[76]}]
set_property PACKAGE_PIN P26 [get_ports {XDCR_OUT[76]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[77]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[77]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[77]}]
set_property PULLUP true [get_ports {XDCR_OUT[77]}]
set_property PACKAGE_PIN K23 [get_ports {XDCR_OUT[77]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[78]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[78]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[78]}]
set_property PULLUP true [get_ports {XDCR_OUT[78]}]
set_property PACKAGE_PIN E25 [get_ports {XDCR_OUT[78]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[79]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[79]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[79]}]
set_property PULLUP true [get_ports {XDCR_OUT[79]}]
set_property PACKAGE_PIN AF4 [get_ports {XDCR_OUT[79]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[80]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[80]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[80]}]
set_property PULLUP true [get_ports {XDCR_OUT[80]}]
set_property PACKAGE_PIN AE5 [get_ports {XDCR_OUT[80]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[81]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[81]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[81]}]
set_property PULLUP true [get_ports {XDCR_OUT[81]}]
set_property PACKAGE_PIN AC16 [get_ports {XDCR_OUT[81]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[82]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[82]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[82]}]
set_property PULLUP true [get_ports {XDCR_OUT[82]}]
set_property PACKAGE_PIN AC17 [get_ports {XDCR_OUT[82]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[83]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[83]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[83]}]
set_property PULLUP true [get_ports {XDCR_OUT[83]}]
set_property PACKAGE_PIN AF5 [get_ports {XDCR_OUT[83]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[84]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[84]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[84]}]
set_property PULLUP true [get_ports {XDCR_OUT[84]}]
set_property PACKAGE_PIN AB5 [get_ports {XDCR_OUT[84]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[85]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[85]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[85]}]
set_property PULLUP true [get_ports {XDCR_OUT[85]}]
set_property PACKAGE_PIN AD17 [get_ports {XDCR_OUT[85]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[86]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[86]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[86]}]
set_property PULLUP true [get_ports {XDCR_OUT[86]}]
set_property PACKAGE_PIN AB6 [get_ports {XDCR_OUT[86]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[87]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[87]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[87]}]
set_property PULLUP true [get_ports {XDCR_OUT[87]}]
set_property PACKAGE_PIN AC18 [get_ports {XDCR_OUT[87]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[88]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[88]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[88]}]
set_property PULLUP true [get_ports {XDCR_OUT[88]}]
set_property PACKAGE_PIN AD18 [get_ports {XDCR_OUT[88]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[89]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[89]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[89]}]
set_property PULLUP true [get_ports {XDCR_OUT[89]}]
set_property PACKAGE_PIN AA5 [get_ports {XDCR_OUT[89]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[90]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[90]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[90]}]
set_property PULLUP true [get_ports {XDCR_OUT[90]}]
set_property PACKAGE_PIN AC19 [get_ports {XDCR_OUT[90]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[91]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[91]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[91]}]
set_property PULLUP true [get_ports {XDCR_OUT[91]}]
set_property PACKAGE_PIN W21 [get_ports {XDCR_OUT[91]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[92]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[92]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[92]}]
set_property PULLUP true [get_ports {XDCR_OUT[92]}]
set_property PACKAGE_PIN AA24 [get_ports {XDCR_OUT[92]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[93]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[93]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[93]}]
set_property PULLUP true [get_ports {XDCR_OUT[93]}]
set_property PACKAGE_PIN V23 [get_ports {XDCR_OUT[93]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[94]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[94]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[94]}]
set_property PULLUP true [get_ports {XDCR_OUT[94]}]
set_property PACKAGE_PIN P24 [get_ports {XDCR_OUT[94]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[95]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[95]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[95]}]
set_property PULLUP true [get_ports {XDCR_OUT[95]}]
set_property PACKAGE_PIN K25 [get_ports {XDCR_OUT[95]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[96]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[96]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[96]}]
set_property PULLUP true [get_ports {XDCR_OUT[96]}]
set_property PACKAGE_PIN G22 [get_ports {XDCR_OUT[96]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[97]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[97]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[97]}]
set_property PULLUP true [get_ports {XDCR_OUT[97]}]
set_property PACKAGE_PIN AE1 [get_ports {XDCR_OUT[97]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[98]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[98]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[98]}]
set_property PULLUP true [get_ports {XDCR_OUT[98]}]
set_property PACKAGE_PIN AA20 [get_ports {XDCR_OUT[98]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[99]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[99]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[99]}]
set_property PULLUP true [get_ports {XDCR_OUT[99]}]
set_property PACKAGE_PIN AE2 [get_ports {XDCR_OUT[99]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[100]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[100]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[100]}]
set_property PULLUP true [get_ports {XDCR_OUT[100]}]
set_property PACKAGE_PIN AF2 [get_ports {XDCR_OUT[100]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[101]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[101]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[101]}]
set_property PULLUP true [get_ports {XDCR_OUT[101]}]
set_property PACKAGE_PIN AB19 [get_ports {XDCR_OUT[101]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[102]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[102]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[102]}]
set_property PULLUP true [get_ports {XDCR_OUT[102]}]
set_property PACKAGE_PIN AB17 [get_ports {XDCR_OUT[102]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[103]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[103]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[103]}]
set_property PULLUP true [get_ports {XDCR_OUT[103]}]
set_property PACKAGE_PIN AE3 [get_ports {XDCR_OUT[103]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[104]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[104]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[104]}]
set_property PULLUP true [get_ports {XDCR_OUT[104]}]
set_property PACKAGE_PIN AB16 [get_ports {XDCR_OUT[104]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[105]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[105]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[105]}]
set_property PULLUP true [get_ports {XDCR_OUT[105]}]
set_property PACKAGE_PIN AA18 [get_ports {XDCR_OUT[105]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[106]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[106]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[106]}]
set_property PULLUP true [get_ports {XDCR_OUT[106]}]
set_property PACKAGE_PIN AF3 [get_ports {XDCR_OUT[106]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[107]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[107]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[107]}]
set_property PULLUP true [get_ports {XDCR_OUT[107]}]
set_property PACKAGE_PIN AA17 [get_ports {XDCR_OUT[107]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[108]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[108]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[108]}]
set_property PULLUP true [get_ports {XDCR_OUT[108]}]
set_property PACKAGE_PIN AA15 [get_ports {XDCR_OUT[108]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[109]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[109]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[109]}]
set_property PULLUP true [get_ports {XDCR_OUT[109]}]
set_property PACKAGE_PIN T22 [get_ports {XDCR_OUT[109]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[110]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[110]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[110]}]
set_property PULLUP true [get_ports {XDCR_OUT[110]}]
set_property PACKAGE_PIN Y22 [get_ports {XDCR_OUT[110]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[111]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[111]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[111]}]
set_property PULLUP true [get_ports {XDCR_OUT[111]}]
set_property PACKAGE_PIN U24 [get_ports {XDCR_OUT[111]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[112]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[112]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[112]}]
set_property PULLUP true [get_ports {XDCR_OUT[112]}]
set_property PACKAGE_PIN P23 [get_ports {XDCR_OUT[112]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[113]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[113]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[113]}]
set_property PULLUP true [get_ports {XDCR_OUT[113]}]
set_property PACKAGE_PIN L24 [get_ports {XDCR_OUT[113]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[114]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[114]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[114]}]
set_property PULLUP true [get_ports {XDCR_OUT[114]}]
set_property PACKAGE_PIN F25 [get_ports {XDCR_OUT[114]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[115]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[115]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[115]}]
set_property PULLUP true [get_ports {XDCR_OUT[115]}]
set_property PACKAGE_PIN AB4 [get_ports {XDCR_OUT[115]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[116]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[116]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[116]}]
set_property PULLUP true [get_ports {XDCR_OUT[116]}]
set_property PACKAGE_PIN AB1 [get_ports {XDCR_OUT[116]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[117]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[117]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[117]}]
set_property PULLUP true [get_ports {XDCR_OUT[117]}]
set_property PACKAGE_PIN AB2 [get_ports {XDCR_OUT[117]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[118]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[118]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[118]}]
set_property PULLUP true [get_ports {XDCR_OUT[118]}]
set_property PACKAGE_PIN AC3 [get_ports {XDCR_OUT[118]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[119]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[119]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[119]}]
set_property PULLUP true [get_ports {XDCR_OUT[119]}]
set_property PACKAGE_PIN AC4 [get_ports {XDCR_OUT[119]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[120]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[120]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[120]}]
set_property PULLUP true [get_ports {XDCR_OUT[120]}]
set_property PACKAGE_PIN AC1 [get_ports {XDCR_OUT[120]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[121]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[121]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[121]}]
set_property PULLUP true [get_ports {XDCR_OUT[121]}]
set_property PACKAGE_PIN AD4 [get_ports {XDCR_OUT[121]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[122]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[122]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[122]}]
set_property PULLUP true [get_ports {XDCR_OUT[122]}]
set_property PACKAGE_PIN AD5 [get_ports {XDCR_OUT[122]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[123]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[123]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[123]}]
set_property PULLUP true [get_ports {XDCR_OUT[123]}]
set_property PACKAGE_PIN AC2 [get_ports {XDCR_OUT[123]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[124]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[124]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[124]}]
set_property PULLUP true [get_ports {XDCR_OUT[124]}]
set_property PACKAGE_PIN AC6 [get_ports {XDCR_OUT[124]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[125]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[125]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[125]}]
set_property PULLUP true [get_ports {XDCR_OUT[125]}]
set_property PACKAGE_PIN AB21 [get_ports {XDCR_OUT[125]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[126]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[126]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[126]}]
set_property PULLUP true [get_ports {XDCR_OUT[126]}]
set_property PACKAGE_PIN AD1 [get_ports {XDCR_OUT[126]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[127]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[127]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[127]}]
set_property PULLUP true [get_ports {XDCR_OUT[127]}]
set_property PACKAGE_PIN M21 [get_ports {XDCR_OUT[127]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[128]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[128]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[128]}]
set_property PULLUP true [get_ports {XDCR_OUT[128]}]
set_property PACKAGE_PIN AB26 [get_ports {XDCR_OUT[128]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[129]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[129]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[129]}]
set_property PULLUP true [get_ports {XDCR_OUT[129]}]
set_property PACKAGE_PIN V26 [get_ports {XDCR_OUT[129]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[130]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[130]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[130]}]
set_property PULLUP true [get_ports {XDCR_OUT[130]}]
set_property PACKAGE_PIN P25 [get_ports {XDCR_OUT[130]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[131]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[131]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[131]}]
set_property PULLUP true [get_ports {XDCR_OUT[131]}]
set_property PACKAGE_PIN L23 [get_ports {XDCR_OUT[131]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[132]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[132]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[132]}]
set_property PULLUP true [get_ports {XDCR_OUT[132]}]
set_property PACKAGE_PIN H23 [get_ports {XDCR_OUT[132]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[133]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[133]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[133]}]
set_property PULLUP true [get_ports {XDCR_OUT[133]}]
set_property PACKAGE_PIN G6 [get_ports {XDCR_OUT[133]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[134]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[134]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[134]}]
set_property PULLUP true [get_ports {XDCR_OUT[134]}]
set_property PACKAGE_PIN G7 [get_ports {XDCR_OUT[134]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[135]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[135]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[135]}]
set_property PULLUP true [get_ports {XDCR_OUT[135]}]
set_property PACKAGE_PIN C4 [get_ports {XDCR_OUT[135]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[136]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[136]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[136]}]
set_property PULLUP true [get_ports {XDCR_OUT[136]}]
set_property PACKAGE_PIN F4 [get_ports {XDCR_OUT[136]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[137]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[137]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[137]}]
set_property PULLUP true [get_ports {XDCR_OUT[137]}]
set_property PACKAGE_PIN H4 [get_ports {XDCR_OUT[137]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[138]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[138]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[138]}]
set_property PULLUP true [get_ports {XDCR_OUT[138]}]
set_property PACKAGE_PIN J3 [get_ports {XDCR_OUT[138]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[139]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[139]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[139]}]
set_property PULLUP true [get_ports {XDCR_OUT[139]}]
set_property PACKAGE_PIN M4 [get_ports {XDCR_OUT[139]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[140]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[140]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[140]}]
set_property PULLUP true [get_ports {XDCR_OUT[140]}]
set_property PACKAGE_PIN H2 [get_ports {XDCR_OUT[140]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[141]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[141]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[141]}]
set_property PULLUP true [get_ports {XDCR_OUT[141]}]
set_property PACKAGE_PIN J1 [get_ports {XDCR_OUT[141]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[142]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[142]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[142]}]
set_property PULLUP true [get_ports {XDCR_OUT[142]}]
set_property PACKAGE_PIN M2 [get_ports {XDCR_OUT[142]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[143]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[143]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[143]}]
set_property PULLUP true [get_ports {XDCR_OUT[143]}]
set_property PACKAGE_PIN K8 [get_ports {XDCR_OUT[143]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[144]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[144]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[144]}]
set_property PULLUP true [get_ports {XDCR_OUT[144]}]
set_property PACKAGE_PIN R1 [get_ports {XDCR_OUT[144]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[145]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[145]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[145]}]
set_property PULLUP true [get_ports {XDCR_OUT[145]}]
set_property PACKAGE_PIN V22 [get_ports {XDCR_OUT[145]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[146]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[146]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[146]}]
set_property PULLUP true [get_ports {XDCR_OUT[146]}]
set_property PACKAGE_PIN AB24 [get_ports {XDCR_OUT[146]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[147]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[147]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[147]}]
set_property PULLUP true [get_ports {XDCR_OUT[147]}]
set_property PACKAGE_PIN W23 [get_ports {XDCR_OUT[147]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[148]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[148]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[148]}]
set_property PULLUP true [get_ports {XDCR_OUT[148]}]
set_property PACKAGE_PIN R23 [get_ports {XDCR_OUT[148]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[149]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[149]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[149]}]
set_property PULLUP true [get_ports {XDCR_OUT[149]}]
set_property PACKAGE_PIN K26 [get_ports {XDCR_OUT[149]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[150]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[150]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[150]}]
set_property PULLUP true [get_ports {XDCR_OUT[150]}]
set_property PACKAGE_PIN G24 [get_ports {XDCR_OUT[150]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[151]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[151]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[151]}]
set_property PULLUP true [get_ports {XDCR_OUT[151]}]
set_property PACKAGE_PIN L5 [get_ports {XDCR_OUT[151]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[152]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[152]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[152]}]
set_property PULLUP true [get_ports {XDCR_OUT[152]}]
set_property PACKAGE_PIN F8 [get_ports {XDCR_OUT[152]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[153]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[153]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[153]}]
set_property PULLUP true [get_ports {XDCR_OUT[153]}]
set_property PACKAGE_PIN H9 [get_ports {XDCR_OUT[153]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[154]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[154]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[154]}]
set_property PULLUP true [get_ports {XDCR_OUT[154]}]
set_property PACKAGE_PIN B5 [get_ports {XDCR_OUT[154]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[155]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[155]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[155]}]
set_property PULLUP true [get_ports {XDCR_OUT[155]}]
set_property PACKAGE_PIN A2 [get_ports {XDCR_OUT[155]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[156]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[156]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[156]}]
set_property PULLUP true [get_ports {XDCR_OUT[156]}]
set_property PACKAGE_PIN K3 [get_ports {XDCR_OUT[156]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[157]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[157]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[157]}]
set_property PULLUP true [get_ports {XDCR_OUT[157]}]
set_property PACKAGE_PIN N4 [get_ports {XDCR_OUT[157]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[158]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[158]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[158]}]
set_property PULLUP true [get_ports {XDCR_OUT[158]}]
set_property PACKAGE_PIN R5 [get_ports {XDCR_OUT[158]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[159]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[159]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[159]}]
set_property PULLUP true [get_ports {XDCR_OUT[159]}]
set_property PACKAGE_PIN T3 [get_ports {XDCR_OUT[159]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[160]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[160]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[160]}]
set_property PULLUP true [get_ports {XDCR_OUT[160]}]
set_property PACKAGE_PIN T2 [get_ports {XDCR_OUT[160]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[161]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[161]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[161]}]
set_property PULLUP true [get_ports {XDCR_OUT[161]}]
set_property PACKAGE_PIN N2 [get_ports {XDCR_OUT[161]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[162]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[162]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[162]}]
set_property PULLUP true [get_ports {XDCR_OUT[162]}]
set_property PACKAGE_PIN R2 [get_ports {XDCR_OUT[162]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[163]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[163]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[163]}]
set_property PULLUP true [get_ports {XDCR_OUT[163]}]
set_property PACKAGE_PIN U21 [get_ports {XDCR_OUT[163]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[164]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[164]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[164]}]
set_property PULLUP true [get_ports {XDCR_OUT[164]}]
set_property PACKAGE_PIN AA23 [get_ports {XDCR_OUT[164]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[165]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[165]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[165]}]
set_property PULLUP true [get_ports {XDCR_OUT[165]}]
set_property PACKAGE_PIN V24 [get_ports {XDCR_OUT[165]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[166]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[166]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[166]}]
set_property PULLUP true [get_ports {XDCR_OUT[166]}]
set_property PACKAGE_PIN R22 [get_ports {XDCR_OUT[166]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[167]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[167]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[167]}]
set_property PULLUP true [get_ports {XDCR_OUT[167]}]
set_property PACKAGE_PIN M24 [get_ports {XDCR_OUT[167]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[168]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[168]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[168]}]
set_property PULLUP true [get_ports {XDCR_OUT[168]}]
set_property PACKAGE_PIN G25 [get_ports {XDCR_OUT[168]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[169]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[169]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[169]}]
set_property PULLUP true [get_ports {XDCR_OUT[169]}]
set_property PACKAGE_PIN K5 [get_ports {XDCR_OUT[169]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[170]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[170]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[170]}]
set_property PULLUP true [get_ports {XDCR_OUT[170]}]
set_property PACKAGE_PIN J6 [get_ports {XDCR_OUT[170]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[171]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[171]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[171]}]
set_property PULLUP true [get_ports {XDCR_OUT[171]}]
set_property PACKAGE_PIN D5 [get_ports {XDCR_OUT[171]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[172]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[172]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[172]}]
set_property PULLUP true [get_ports {XDCR_OUT[172]}]
set_property PACKAGE_PIN A4 [get_ports {XDCR_OUT[172]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[173]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[173]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[173]}]
set_property PULLUP true [get_ports {XDCR_OUT[173]}]
set_property PACKAGE_PIN F3 [get_ports {XDCR_OUT[173]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[174]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[174]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[174]}]
set_property PULLUP true [get_ports {XDCR_OUT[174]}]
set_property PACKAGE_PIN B1 [get_ports {XDCR_OUT[174]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[175]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[175]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[175]}]
set_property PULLUP true [get_ports {XDCR_OUT[175]}]
set_property PACKAGE_PIN E2 [get_ports {XDCR_OUT[175]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[176]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[176]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[176]}]
set_property PULLUP true [get_ports {XDCR_OUT[176]}]
set_property PACKAGE_PIN F2 [get_ports {XDCR_OUT[176]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[177]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[177]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[177]}]
set_property PULLUP true [get_ports {XDCR_OUT[177]}]
set_property PACKAGE_PIN T5 [get_ports {XDCR_OUT[177]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[178]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[178]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[178]}]
set_property PULLUP true [get_ports {XDCR_OUT[178]}]
set_property PACKAGE_PIN U1 [get_ports {XDCR_OUT[178]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[179]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[179]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[179]}]
set_property PULLUP true [get_ports {XDCR_OUT[179]}]
set_property PACKAGE_PIN H8 [get_ports {XDCR_OUT[179]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[180]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[180]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[180]}]
set_property PULLUP true [get_ports {XDCR_OUT[180]}]
set_property PACKAGE_PIN P3 [get_ports {XDCR_OUT[180]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[181]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[181]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[181]}]
set_property PULLUP true [get_ports {XDCR_OUT[181]}]
set_property PACKAGE_PIN N21 [get_ports {XDCR_OUT[181]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[182]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[182]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[182]}]
set_property PULLUP true [get_ports {XDCR_OUT[182]}]
set_property PACKAGE_PIN AC26 [get_ports {XDCR_OUT[182]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[183]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[183]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[183]}]
set_property PULLUP true [get_ports {XDCR_OUT[183]}]
set_property PACKAGE_PIN W25 [get_ports {XDCR_OUT[183]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[184]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[184]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[184]}]
set_property PULLUP true [get_ports {XDCR_OUT[184]}]
set_property PACKAGE_PIN R25 [get_ports {XDCR_OUT[184]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[185]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[185]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[185]}]
set_property PULLUP true [get_ports {XDCR_OUT[185]}]
set_property PACKAGE_PIN M22 [get_ports {XDCR_OUT[185]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[186]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[186]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[186]}]
set_property PULLUP true [get_ports {XDCR_OUT[186]}]
set_property PACKAGE_PIN J23 [get_ports {XDCR_OUT[186]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[187]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[187]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[187]}]
set_property PULLUP true [get_ports {XDCR_OUT[187]}]
set_property PACKAGE_PIN F5 [get_ports {XDCR_OUT[187]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[188]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[188]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[188]}]
set_property PULLUP true [get_ports {XDCR_OUT[188]}]
set_property PACKAGE_PIN H6 [get_ports {XDCR_OUT[188]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[189]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[189]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[189]}]
set_property PULLUP true [get_ports {XDCR_OUT[189]}]
set_property PACKAGE_PIN E5 [get_ports {XDCR_OUT[189]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[190]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[190]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[190]}]
set_property PULLUP true [get_ports {XDCR_OUT[190]}]
set_property PACKAGE_PIN D3 [get_ports {XDCR_OUT[190]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[191]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[191]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[191]}]
set_property PULLUP true [get_ports {XDCR_OUT[191]}]
set_property PACKAGE_PIN G4 [get_ports {XDCR_OUT[191]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[192]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[192]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[192]}]
set_property PULLUP true [get_ports {XDCR_OUT[192]}]
set_property PACKAGE_PIN C2 [get_ports {XDCR_OUT[192]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[193]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[193]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[193]}]
set_property PULLUP true [get_ports {XDCR_OUT[193]}]
set_property PACKAGE_PIN L4 [get_ports {XDCR_OUT[193]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[194]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[194]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[194]}]
set_property PULLUP true [get_ports {XDCR_OUT[194]}]
set_property PACKAGE_PIN G2 [get_ports {XDCR_OUT[194]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[195]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[195]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[195]}]
set_property PULLUP true [get_ports {XDCR_OUT[195]}]
set_property PACKAGE_PIN H1 [get_ports {XDCR_OUT[195]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[196]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[196]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[196]}]
set_property PULLUP true [get_ports {XDCR_OUT[196]}]
set_property PACKAGE_PIN K2 [get_ports {XDCR_OUT[196]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[197]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[197]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[197]}]
set_property PULLUP true [get_ports {XDCR_OUT[197]}]
set_property PACKAGE_PIN M1 [get_ports {XDCR_OUT[197]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[198]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[198]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[198]}]
set_property PULLUP true [get_ports {XDCR_OUT[198]}]
set_property PACKAGE_PIN E6 [get_ports {XDCR_OUT[198]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[199]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[199]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[199]}]
set_property PULLUP true [get_ports {XDCR_OUT[199]}]
set_property PACKAGE_PIN E23 [get_ports {XDCR_OUT[199]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[200]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[200]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[200]}]
set_property PULLUP true [get_ports {XDCR_OUT[200]}]
set_property PACKAGE_PIN AB25 [get_ports {XDCR_OUT[200]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[201]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[201]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[201]}]
set_property PULLUP true [get_ports {XDCR_OUT[201]}]
set_property PACKAGE_PIN W26 [get_ports {XDCR_OUT[201]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[202]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[202]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[202]}]
set_property PULLUP true [get_ports {XDCR_OUT[202]}]
set_property PACKAGE_PIN R26 [get_ports {XDCR_OUT[202]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[203]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[203]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[203]}]
set_property PULLUP true [get_ports {XDCR_OUT[203]}]
set_property PACKAGE_PIN M25 [get_ports {XDCR_OUT[203]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[204]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[204]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[204]}]
set_property PULLUP true [get_ports {XDCR_OUT[204]}]
set_property PACKAGE_PIN H24 [get_ports {XDCR_OUT[204]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[205]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[205]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[205]}]
set_property PULLUP true [get_ports {XDCR_OUT[205]}]
set_property PACKAGE_PIN G5 [get_ports {XDCR_OUT[205]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[206]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[206]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[206]}]
set_property PULLUP true [get_ports {XDCR_OUT[206]}]
set_property PACKAGE_PIN F7 [get_ports {XDCR_OUT[206]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[207]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[207]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[207]}]
set_property PULLUP true [get_ports {XDCR_OUT[207]}]
set_property PACKAGE_PIN G8 [get_ports {XDCR_OUT[207]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[208]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[208]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[208]}]
set_property PULLUP true [get_ports {XDCR_OUT[208]}]
set_property PACKAGE_PIN D4 [get_ports {XDCR_OUT[208]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[209]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[209]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[209]}]
set_property PULLUP true [get_ports {XDCR_OUT[209]}]
set_property PACKAGE_PIN B4 [get_ports {XDCR_OUT[209]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[210]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[210]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[210]}]
set_property PULLUP true [get_ports {XDCR_OUT[210]}]
set_property PACKAGE_PIN H3 [get_ports {XDCR_OUT[210]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[211]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[211]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[211]}]
set_property PULLUP true [get_ports {XDCR_OUT[211]}]
set_property PACKAGE_PIN L3 [get_ports {XDCR_OUT[211]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[212]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[212]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[212]}]
set_property PULLUP true [get_ports {XDCR_OUT[212]}]
set_property PACKAGE_PIN N3 [get_ports {XDCR_OUT[212]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[213]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[213]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[213]}]
set_property PULLUP true [get_ports {XDCR_OUT[213]}]
set_property PACKAGE_PIN R3 [get_ports {XDCR_OUT[213]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[214]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[214]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[214]}]
set_property PULLUP true [get_ports {XDCR_OUT[214]}]
set_property PACKAGE_PIN K1 [get_ports {XDCR_OUT[214]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[215]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[215]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[215]}]
set_property PULLUP true [get_ports {XDCR_OUT[215]}]
set_property PACKAGE_PIN U2 [get_ports {XDCR_OUT[215]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[216]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[216]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[216]}]
set_property PULLUP true [get_ports {XDCR_OUT[216]}]
set_property PACKAGE_PIN N1 [get_ports {XDCR_OUT[216]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[217]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[217]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[217]}]
set_property PULLUP true [get_ports {XDCR_OUT[217]}]
set_property PACKAGE_PIN V21 [get_ports {XDCR_OUT[217]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[218]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[218]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[218]}]
set_property PULLUP true [get_ports {XDCR_OUT[218]}]
set_property PACKAGE_PIN AC24 [get_ports {XDCR_OUT[218]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[219]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[219]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[219]}]
set_property PULLUP true [get_ports {XDCR_OUT[219]}]
set_property PACKAGE_PIN Y21 [get_ports {XDCR_OUT[219]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[220]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[220]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[220]}]
set_property PULLUP true [get_ports {XDCR_OUT[220]}]
set_property PACKAGE_PIN T24 [get_ports {XDCR_OUT[220]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[221]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[221]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[221]}]
set_property PULLUP true [get_ports {XDCR_OUT[221]}]
set_property PACKAGE_PIN L25 [get_ports {XDCR_OUT[221]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[222]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[222]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[222]}]
set_property PULLUP true [get_ports {XDCR_OUT[222]}]
set_property PACKAGE_PIN H26 [get_ports {XDCR_OUT[222]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[223]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[223]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[223]}]
set_property PULLUP true [get_ports {XDCR_OUT[223]}]
set_property PACKAGE_PIN P5 [get_ports {XDCR_OUT[223]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[224]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[224]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[224]}]
set_property PULLUP true [get_ports {XDCR_OUT[224]}]
set_property PACKAGE_PIN J5 [get_ports {XDCR_OUT[224]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[225]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[225]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[225]}]
set_property PULLUP true [get_ports {XDCR_OUT[225]}]
set_property PACKAGE_PIN G9 [get_ports {XDCR_OUT[225]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[226]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[226]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[226]}]
set_property PULLUP true [get_ports {XDCR_OUT[226]}]
set_property PACKAGE_PIN A5 [get_ports {XDCR_OUT[226]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[227]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[227]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[227]}]
set_property PULLUP true [get_ports {XDCR_OUT[227]}]
set_property PACKAGE_PIN A3 [get_ports {XDCR_OUT[227]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[228]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[228]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[228]}]
set_property PULLUP true [get_ports {XDCR_OUT[228]}]
set_property PACKAGE_PIN J4 [get_ports {XDCR_OUT[228]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[229]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[229]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[229]}]
set_property PULLUP true [get_ports {XDCR_OUT[229]}]
set_property PACKAGE_PIN C1 [get_ports {XDCR_OUT[229]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[230]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[230]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[230]}]
set_property PULLUP true [get_ports {XDCR_OUT[230]}]
set_property PACKAGE_PIN P4 [get_ports {XDCR_OUT[230]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[231]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[231]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[231]}]
set_property PULLUP true [get_ports {XDCR_OUT[231]}]
set_property PACKAGE_PIN T4 [get_ports {XDCR_OUT[231]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[232]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[232]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[232]}]
set_property PULLUP true [get_ports {XDCR_OUT[232]}]
set_property PACKAGE_PIN U4 [get_ports {XDCR_OUT[232]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[233]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[233]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[233]}]
set_property PULLUP true [get_ports {XDCR_OUT[233]}]
set_property PACKAGE_PIN H7 [get_ports {XDCR_OUT[233]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[234]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[234]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[234]}]
set_property PULLUP true [get_ports {XDCR_OUT[234]}]
set_property PACKAGE_PIN P1 [get_ports {XDCR_OUT[234]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[235]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[235]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[235]}]
set_property PULLUP true [get_ports {XDCR_OUT[235]}]
set_property PACKAGE_PIN D26 [get_ports {XDCR_OUT[235]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[236]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[236]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[236]}]
set_property PULLUP true [get_ports {XDCR_OUT[236]}]
set_property PACKAGE_PIN AA22 [get_ports {XDCR_OUT[236]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[237]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[237]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[237]}]
set_property PULLUP true [get_ports {XDCR_OUT[237]}]
set_property PACKAGE_PIN W24 [get_ports {XDCR_OUT[237]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[238]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[238]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[238]}]
set_property PULLUP true [get_ports {XDCR_OUT[238]}]
set_property PACKAGE_PIN T23 [get_ports {XDCR_OUT[238]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[239]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[239]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[239]}]
set_property PULLUP true [get_ports {XDCR_OUT[239]}]
set_property PACKAGE_PIN N24 [get_ports {XDCR_OUT[239]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[240]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[240]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[240]}]
set_property PULLUP true [get_ports {XDCR_OUT[240]}]
set_property PACKAGE_PIN G26 [get_ports {XDCR_OUT[240]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[241]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[241]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[241]}]
set_property PULLUP true [get_ports {XDCR_OUT[241]}]
set_property PACKAGE_PIN M5 [get_ports {XDCR_OUT[241]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[242]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[242]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[242]}]
set_property PULLUP true [get_ports {XDCR_OUT[242]}]
set_property PACKAGE_PIN K6 [get_ports {XDCR_OUT[242]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[243]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[243]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[243]}]
set_property PULLUP true [get_ports {XDCR_OUT[243]}]
set_property PACKAGE_PIN D6 [get_ports {XDCR_OUT[243]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[244]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[244]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[244]}]
set_property PULLUP true [get_ports {XDCR_OUT[244]}]
set_property PACKAGE_PIN C3 [get_ports {XDCR_OUT[244]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[245]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[245]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[245]}]
set_property PULLUP true [get_ports {XDCR_OUT[245]}]
set_property PACKAGE_PIN E3 [get_ports {XDCR_OUT[245]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[246]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[246]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[246]}]
set_property PULLUP true [get_ports {XDCR_OUT[246]}]
set_property PACKAGE_PIN B2 [get_ports {XDCR_OUT[246]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[247]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[247]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[247]}]
set_property PULLUP true [get_ports {XDCR_OUT[247]}]
set_property PACKAGE_PIN D1 [get_ports {XDCR_OUT[247]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[248]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[248]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[248]}]
set_property PULLUP true [get_ports {XDCR_OUT[248]}]
set_property PACKAGE_PIN E1 [get_ports {XDCR_OUT[248]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[249]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[249]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[249]}]
set_property PULLUP true [get_ports {XDCR_OUT[249]}]
set_property PACKAGE_PIN G1 [get_ports {XDCR_OUT[249]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[250]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[250]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[250]}]
set_property PULLUP true [get_ports {XDCR_OUT[250]}]
set_property PACKAGE_PIN U5 [get_ports {XDCR_OUT[250]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[251]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[251]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[251]}]
set_property PULLUP true [get_ports {XDCR_OUT[251]}]
set_property PACKAGE_PIN L2 [get_ports {XDCR_OUT[251]}]
set_property IOSTANDARD LVCMOS33 [get_ports {XDCR_OUT[252]}]
set_property DRIVE 12 [get_ports {XDCR_OUT[252]}]
set_property SLEW SLOW [get_ports {XDCR_OUT[252]}]
set_property PULLUP true [get_ports {XDCR_OUT[252]}]
set_property PACKAGE_PIN J8 [get_ports {XDCR_OUT[252]}]
set_property IOSTANDARD LVCMOS33 [get_ports CPU_CKIO]
set_property PULLUP true [get_ports CPU_CKIO]
set_property PACKAGE_PIN E17 [get_ports CPU_CKIO]
set_property IOSTANDARD LVCMOS33 [get_ports CPU_CS1_N]
set_property PULLUP true [get_ports CPU_CS1_N]
set_property PACKAGE_PIN G17 [get_ports CPU_CS1_N]
set_property IOSTANDARD LVCMOS33 [get_ports RESET_N]
set_property PULLUP true [get_ports RESET_N]
set_property PACKAGE_PIN H16 [get_ports RESET_N]
set_property IOSTANDARD LVCMOS33 [get_ports CPU_WE0_N]
set_property PULLUP true [get_ports CPU_WE0_N]
set_property PACKAGE_PIN E21 [get_ports CPU_WE0_N]
set_property IOSTANDARD LVCMOS33 [get_ports CPU_WE1_N]
set_property PULLUP true [get_ports CPU_WE1_N]
set_property PACKAGE_PIN E18 [get_ports CPU_WE1_N]
set_property IOSTANDARD LVCMOS33 [get_ports CPU_RD_N]
set_property PULLUP true [get_ports CPU_RD_N]
set_property PACKAGE_PIN F17 [get_ports CPU_RD_N]
set_property PACKAGE_PIN F15 [get_ports CPU_RDWR]
set_property IOSTANDARD LVCMOS33 [get_ports CPU_RDWR]
set_property PULLUP true [get_ports CPU_RDWR]
set_property IOSTANDARD LVCMOS33 [get_ports MRCC_25P6M]
set_property PULLUP true [get_ports MRCC_25P6M]
set_property PACKAGE_PIN H21 [get_ports MRCC_25P6M]
set_property IOSTANDARD LVCMOS33 [get_ports CAT_SYNC0]
set_property PULLUP true [get_ports CAT_SYNC0]
set_property PACKAGE_PIN H15 [get_ports CAT_SYNC0]
set_property IOSTANDARD LVCMOS33 [get_ports FORCE_FAN]
set_property PULLUP true [get_ports FORCE_FAN]
set_property PACKAGE_PIN K17 [get_ports FORCE_FAN]
set_property SLEW SLOW [get_ports FORCE_FAN]
set_property IOSTANDARD LVCMOS33 [get_ports THERMO]
set_property PULLUP true [get_ports THERMO]
set_property PACKAGE_PIN M19 [get_ports THERMO]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_IN[0]}]
set_property PULLUP true [get_ports {GPIO_IN[0]}]
set_property PACKAGE_PIN W20 [get_ports {GPIO_IN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_IN[1]}]
set_property PULLUP true [get_ports {GPIO_IN[1]}]
set_property PACKAGE_PIN U19 [get_ports {GPIO_IN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_IN[2]}]
set_property PULLUP true [get_ports {GPIO_IN[2]}]
set_property PACKAGE_PIN W19 [get_ports {GPIO_IN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_IN[3]}]
set_property PULLUP true [get_ports {GPIO_IN[3]}]
set_property PACKAGE_PIN AA19 [get_ports {GPIO_IN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_OUT[0]}]
set_property PULLUP true [get_ports {GPIO_OUT[0]}]
set_property PACKAGE_PIN Y20 [get_ports {GPIO_OUT[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_OUT[1]}]
set_property PULLUP true [get_ports {GPIO_OUT[1]}]
set_property PACKAGE_PIN T19 [get_ports {GPIO_OUT[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_OUT[2]}]
set_property PULLUP true [get_ports {GPIO_OUT[2]}]
set_property PACKAGE_PIN V19 [get_ports {GPIO_OUT[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {GPIO_OUT[3]}]
set_property PULLUP true [get_ports {GPIO_OUT[3]}]
set_property PACKAGE_PIN AB20 [get_ports {GPIO_OUT[3]}]

create_clock -period 13.300 -name cpu_bsc_75M -waveform {0.000 6.650} [get_ports CPU_CKIO]
create_clock -period 39.062 -name main_25P6M -waveform {0.000 19.531} [get_ports MRCC_25P6M]

set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list MRCC_25P6M_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phased[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/phase[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phased[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/phase[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {duty[1][0]} {duty[1][1]} {duty[1][2]} {duty[1][3]} {duty[1][4]} {duty[1][5]} {duty[1][6]} {duty[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 15 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {mod_idx[0]} {mod_idx[1]} {mod_idx[2]} {mod_idx[3]} {mod_idx[4]} {mod_idx[5]} {mod_idx[6]} {mod_idx[7]} {mod_idx[8]} {mod_idx[9]} {mod_idx[10]} {mod_idx[11]} {mod_idx[12]} {mod_idx[13]} {mod_idx[14]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {delay[0][0]} {delay[0][1]} {delay[0][2]} {delay[0][3]} {delay[0][4]} {delay[0][5]} {delay[0][6]} {delay[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {delay[1][0]} {delay[1][1]} {delay[1][2]} {delay[1][3]} {delay[1][4]} {delay[1][5]} {delay[1][6]} {delay[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {duty[0][0]} {duty[0][1]} {duty[0][2]} {duty[0][3]} {duty[0][4]} {duty[0][5]} {duty[0][6]} {duty[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {phase[0][0]} {phase[0][1]} {phase[0][2]} {phase[0][3]} {phase[0][4]} {phase[0][5]} {phase[0][6]} {phase[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {phase[1][0]} {phase[1][1]} {phase[1][2]} {phase[1][3]} {phase[1][4]} {phase[1][5]} {phase[1][6]} {phase[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 10 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {time_cnt[0]} {time_cnt[1]} {time_cnt[2]} {time_cnt[3]} {time_cnt[4]} {time_cnt[5]} {time_cnt[6]} {time_cnt[7]} {time_cnt[8]} {time_cnt[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {stm_idx[0]} {stm_idx[1]} {stm_idx[2]} {stm_idx[3]} {stm_idx[4]} {stm_idx[5]} {stm_idx[6]} {stm_idx[7]} {stm_idx[8]} {stm_idx[9]} {stm_idx[10]} {stm_idx[11]} {stm_idx[12]} {stm_idx[13]} {stm_idx[14]} {stm_idx[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {operator_selector/stm_operator/tr_cnt_y[0]} {operator_selector/stm_operator/tr_cnt_y[1]} {operator_selector/stm_operator/tr_cnt_y[2]} {operator_selector/stm_operator/tr_cnt_y[3]} {operator_selector/stm_operator/tr_cnt_y[4]} {operator_selector/stm_operator/tr_cnt_y[5]} {operator_selector/stm_operator/tr_cnt_y[6]} {operator_selector/stm_operator/tr_cnt_y[7]} {operator_selector/stm_operator/tr_cnt_y[8]} {operator_selector/stm_operator/tr_cnt_y[9]} {operator_selector/stm_operator/tr_cnt_y[10]} {operator_selector/stm_operator/tr_cnt_y[11]} {operator_selector/stm_operator/tr_cnt_y[12]} {operator_selector/stm_operator/tr_cnt_y[13]} {operator_selector/stm_operator/tr_cnt_y[14]} {operator_selector/stm_operator/tr_cnt_y[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {operator_selector/stm_operator/tr_cnt_uid[0]} {operator_selector/stm_operator/tr_cnt_uid[1]} {operator_selector/stm_operator/tr_cnt_uid[2]} {operator_selector/stm_operator/tr_cnt_uid[3]} {operator_selector/stm_operator/tr_cnt_uid[4]} {operator_selector/stm_operator/tr_cnt_uid[5]} {operator_selector/stm_operator/tr_cnt_uid[6]} {operator_selector/stm_operator/tr_cnt_uid[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {operator_selector/stm_operator/bram_idx_old[0]} {operator_selector/stm_operator/bram_idx_old[1]} {operator_selector/stm_operator/bram_idx_old[2]} {operator_selector/stm_operator/bram_idx_old[3]} {operator_selector/stm_operator/bram_idx_old[4]} {operator_selector/stm_operator/bram_idx_old[5]} {operator_selector/stm_operator/bram_idx_old[6]} {operator_selector/stm_operator/bram_idx_old[7]} {operator_selector/stm_operator/bram_idx_old[8]} {operator_selector/stm_operator/bram_idx_old[9]} {operator_selector/stm_operator/bram_idx_old[10]} {operator_selector/stm_operator/bram_idx_old[11]} {operator_selector/stm_operator/bram_idx_old[12]} {operator_selector/stm_operator/bram_idx_old[13]} {operator_selector/stm_operator/bram_idx_old[14]} {operator_selector/stm_operator/bram_idx_old[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {operator_selector/stm_operator/duty[0]} {operator_selector/stm_operator/duty[1]} {operator_selector/stm_operator/duty[2]} {operator_selector/stm_operator/duty[3]} {operator_selector/stm_operator/duty[4]} {operator_selector/stm_operator/duty[5]} {operator_selector/stm_operator/duty[6]} {operator_selector/stm_operator/duty[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {operator_selector/stm_operator/tr_cnt_x[0]} {operator_selector/stm_operator/tr_cnt_x[1]} {operator_selector/stm_operator/tr_cnt_x[2]} {operator_selector/stm_operator/tr_cnt_x[3]} {operator_selector/stm_operator/tr_cnt_x[4]} {operator_selector/stm_operator/tr_cnt_x[5]} {operator_selector/stm_operator/tr_cnt_x[6]} {operator_selector/stm_operator/tr_cnt_x[7]} {operator_selector/stm_operator/tr_cnt_x[8]} {operator_selector/stm_operator/tr_cnt_x[9]} {operator_selector/stm_operator/tr_cnt_x[10]} {operator_selector/stm_operator/tr_cnt_x[11]} {operator_selector/stm_operator/tr_cnt_x[12]} {operator_selector/stm_operator/tr_cnt_x[13]} {operator_selector/stm_operator/tr_cnt_x[14]} {operator_selector/stm_operator/tr_cnt_x[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {operator_selector/stm_operator/bram_idx[0]} {operator_selector/stm_operator/bram_idx[1]} {operator_selector/stm_operator/bram_idx[2]} {operator_selector/stm_operator/bram_idx[3]} {operator_selector/stm_operator/bram_idx[4]} {operator_selector/stm_operator/bram_idx[5]} {operator_selector/stm_operator/bram_idx[6]} {operator_selector/stm_operator/bram_idx[7]} {operator_selector/stm_operator/bram_idx[8]} {operator_selector/stm_operator/bram_idx[9]} {operator_selector/stm_operator/bram_idx[10]} {operator_selector/stm_operator/bram_idx[11]} {operator_selector/stm_operator/bram_idx[12]} {operator_selector/stm_operator/bram_idx[13]} {operator_selector/stm_operator/bram_idx[14]} {operator_selector/stm_operator/bram_idx[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list operator_selector/stm_operator/fc_trig]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list operator_selector/stm_operator/idx_change]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list CPU_CKIO_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/dd[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[1].tr/d[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 8 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/dd[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 8 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[0]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[1]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[2]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[3]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[4]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[5]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[6]} {transducers_array/TRANSDUCERS_GEN.genblk1[0].tr/d[7]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CPU_CKIO_IBUF_BUFG]
