{
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "synch_fifo_tb"
    ],
    "PrevCompiledModules": {
        "synch_fifo_tb": {
            "Yc7nv_d": {
                "bytes": 30046,
                "mod": "synch_fifo_tb",
                "out": "Yc7nv_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.1/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7378,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.021923000000000002,
            "ru_stime_sec": 0.030275,
            "ru_nivcsw": 6,
            "ru_nvcsw": 30,
            "ru_maxrss_kb": 83452,
            "ru_majflt": 0,
            "ru_minflt": 5070
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0092580000000000006,
            "ru_nivcsw": 1,
            "ru_nvcsw": 3,
            "ru_maxrss_kb": 70692,
            "ru_majflt": 0,
            "ru_minflt": 781
        },
        "CodeGen(%)": 12.872585645020262,
        "nMops": 1532,
        "outputSizePerQuad": 148.0,
        "nQuads": 600,
        "totalObjSize": 88969,
        "ru_self_end": {
            "ru_utime_sec": 0.025162,
            "ru_stime_sec": 0.037742999999999999,
            "ru_nivcsw": 6,
            "ru_nvcsw": 35,
            "ru_maxrss_kb": 90580,
            "ru_majflt": 0,
            "ru_minflt": 6246
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0011900000000000001,
            "ru_stime_sec": 0.010448000000000001,
            "ru_nivcsw": 2,
            "ru_nvcsw": 4,
            "ru_maxrss_kb": 84112,
            "ru_majflt": 0,
            "ru_minflt": 1002
        },
        "Frontend(%)": 87.127414354979749
    },
    "Misc": {
        "cwd": "/home/wen/Desktop/workspace/coding/verilog_module/FIFO",
        "csrc_abs": "/home/wen/Desktop/workspace/coding/verilog_module/FIFO/csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/wen/Desktop/workspace/coding/verilog_module/FIFO/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.1"
    },
    "NameTable": {
        "synch_fifo_tb": [
            "synch_fifo_tb",
            "Yc7nv",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88969
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.17524.json"
    ],
    "CompileStatus": "Successful"
}