memory: initializing from /Users/shiraitouma/riscv/share/riscv-tests/isa/rv64ui-p-st_ld.bin.hex

#                    0
IF ------
     pc : 0000000000000000
 is req : 0
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    1
IF ------
     pc : 0000000000000004
 is req : 1
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    2
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    3
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
  0000000000000000 : 0500006f
  itype : 100000
  imm   : 0000000000000050
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    4
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000000 : 0500006f
  op1     : 0000000000000000
  op2     : 0000000000000050
  alu     : 0000000000000050
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    5
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000000 : 0500006f
	mem stall : 0
	mem rdata : ffffffffffffff93
 JUMP TO : 0000000000000050
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    6
IF ------
     pc : 0000000000000050
 is req : 0
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
  0000000000000000 : 0500006f
  reg[ 0] <= 0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    7
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    8
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    9
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000050 : 00000093
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   10
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000054 : 00000113
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000050 : 00000093
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   11
IF ------
     pc : 0000000000000064
 is req : 1
 pc req : 0000000000000060
ID ------
  0000000000000058 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000054 : 00000113
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000050 : 00000093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   12
IF ------
     pc : 0000000000000068
 is req : 1
 pc req : 0000000000000064
ID ------
  000000000000005c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000058 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000054 : 00000113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000050 : 00000093
  reg[ 1] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   13
IF ------
     pc : 000000000000006c
 is req : 1
 pc req : 0000000000000068
ID ------
  0000000000000060 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000005c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000058 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000054 : 00000113
  reg[ 2] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                   14
IF ------
     pc : 0000000000000070
 is req : 1
 pc req : 000000000000006c
ID ------
  0000000000000064 : 00000313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000060 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000005c : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000058 : 00000193
  reg[ 3] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                   15
IF ------
     pc : 0000000000000074
 is req : 1
 pc req : 0000000000000070
ID ------
  0000000000000068 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000064 : 00000313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000060 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000005c : 00000213
  reg[ 4] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                   16
IF ------
     pc : 0000000000000078
 is req : 1
 pc req : 0000000000000074
ID ------
  000000000000006c : 00000413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000068 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000064 : 00000313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000060 : 00000293
  reg[ 5] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                   17
IF ------
     pc : 000000000000007c
 is req : 1
 pc req : 0000000000000078
ID ------
  0000000000000070 : 00000493
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000006c : 00000413
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000068 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000064 : 00000313
  reg[ 6] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                   18
IF ------
     pc : 0000000000000080
 is req : 1
 pc req : 000000000000007c
ID ------
  0000000000000074 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000070 : 00000493
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000006c : 00000413
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000068 : 00000393
  reg[ 7] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                   19
IF ------
     pc : 0000000000000084
 is req : 1
 pc req : 0000000000000080
ID ------
  0000000000000078 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000074 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000070 : 00000493
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000006c : 00000413
  reg[ 8] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  9
exs_rs1_addr =  0
compare = 0
check_start

#                   20
IF ------
     pc : 0000000000000088
 is req : 1
 pc req : 0000000000000084
ID ------
  000000000000007c : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000078 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=9
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000074 : 00000513
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000070 : 00000493
  reg[ 9] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   21
IF ------
     pc : 000000000000008c
 is req : 1
 pc req : 0000000000000088
ID ------
  0000000000000080 : 00000693
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000007c : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000078 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000074 : 00000513
  reg[10] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                   22
IF ------
     pc : 0000000000000090
 is req : 1
 pc req : 000000000000008c
ID ------
  0000000000000084 : 00000713
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000080 : 00000693
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000007c : 00000613
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000078 : 00000593
  reg[11] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                   23
IF ------
     pc : 0000000000000094
 is req : 1
 pc req : 0000000000000090
ID ------
  0000000000000088 : 00000793
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000084 : 00000713
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000080 : 00000693
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000007c : 00000613
  reg[12] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                   24
IF ------
     pc : 0000000000000098
 is req : 1
 pc req : 0000000000000094
ID ------
  000000000000008c : 00000813
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000088 : 00000793
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000084 : 00000713
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000080 : 00000693
  reg[13] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                   25
IF ------
     pc : 000000000000009c
 is req : 1
 pc req : 0000000000000098
ID ------
  0000000000000090 : 00000893
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 00000813
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000088 : 00000793
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000084 : 00000713
  reg[14] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                   26
IF ------
     pc : 00000000000000a0
 is req : 1
 pc req : 000000000000009c
ID ------
  0000000000000094 : 00000913
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 00000893
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000008c : 00000813
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000088 : 00000793
  reg[15] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                   27
IF ------
     pc : 00000000000000a4
 is req : 1
 pc req : 00000000000000a0
ID ------
  0000000000000098 : 00000993
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000094 : 00000913
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000090 : 00000893
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000008c : 00000813
  reg[16] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                   28
IF ------
     pc : 00000000000000a8
 is req : 1
 pc req : 00000000000000a4
ID ------
  000000000000009c : 00000a13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000098 : 00000993
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000094 : 00000913
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000090 : 00000893
  reg[17] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 18
exs_rs1_addr =  0
compare = 0
check_start

#                   29
IF ------
     pc : 00000000000000ac
 is req : 1
 pc req : 00000000000000a8
ID ------
  00000000000000a0 : 00000a93
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : 00000a13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=18
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000098 : 00000993
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000094 : 00000913
  reg[18] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 19
exs_rs1_addr =  0
compare = 0
check_start

#                   30
IF ------
     pc : 00000000000000b0
 is req : 1
 pc req : 00000000000000ac
ID ------
  00000000000000a4 : 00000b13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a0 : 00000a93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=19
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000009c : 00000a13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000098 : 00000993
  reg[19] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                   31
IF ------
     pc : 00000000000000b4
 is req : 1
 pc req : 00000000000000b0
ID ------
  00000000000000a8 : 00000b93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a4 : 00000b13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a0 : 00000a93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000009c : 00000a13
  reg[20] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                   32
IF ------
     pc : 00000000000000b8
 is req : 1
 pc req : 00000000000000b4
ID ------
  00000000000000ac : 00000c13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : 00000b93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a4 : 00000b13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a0 : 00000a93
  reg[21] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 22
exs_rs1_addr =  0
compare = 0
check_start

#                   33
IF ------
     pc : 00000000000000bc
 is req : 1
 pc req : 00000000000000b8
ID ------
  00000000000000b0 : 00000c93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ac : 00000c13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=22
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a8 : 00000b93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a4 : 00000b13
  reg[22] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 23
exs_rs1_addr =  0
compare = 0
check_start

#                   34
IF ------
     pc : 00000000000000c0
 is req : 1
 pc req : 00000000000000bc
ID ------
  00000000000000b4 : 00000d13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00000c93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=23
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000ac : 00000c13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a8 : 00000b93
  reg[23] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                   35
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
  00000000000000b8 : 00000d93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00000d13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b0 : 00000c93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000ac : 00000c13
  reg[24] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                   36
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
  00000000000000bc : 00000e13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b8 : 00000d93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b4 : 00000d13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b0 : 00000c93
  reg[25] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 26
exs_rs1_addr =  0
compare = 0
check_start

#                   37
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000c0 : 00000e93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000bc : 00000e13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=26
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b8 : 00000d93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b4 : 00000d13
  reg[26] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 27
exs_rs1_addr =  0
compare = 0
check_start

#                   38
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000c4 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c0 : 00000e93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=27
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000bc : 00000e13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b8 : 00000d93
  reg[27] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                   39
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000c8 : 00000f93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c4 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c0 : 00000e93
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000bc : 00000e13
  reg[28] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                   40
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000cc : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c8 : 00000f93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c4 : 00000f13
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000c0 : 00000e93
  reg[29] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                   41
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000d0 : 00051063
  itype : 001000
  imm   : 0000000000000000
EX -----
  00000000000000cc : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c8 : 00000f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000c4 : 00000f13
  reg[30] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr =  0
compare = 0
check_start

#                   42
IF ------
     pc : 00000000000000e0
 is req : 1
 pc req : 00000000000000dc
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000000cc : f1402573
	mem stall : 0
	mem rdata : 0000000001028293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000c8 : 00000f93
  reg[31] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   43
IF ------
     pc : 00000000000000e4
 is req : 1
 pc req : 00000000000000e0
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000000cc : f1402573
  reg[10] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   44
IF ------
     pc : 00000000000000e8
 is req : 1
 pc req : 00000000000000e4
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   45
IF ------
     pc : 00000000000000ec
 is req : 1
 pc req : 00000000000000e8
ID ------
  00000000000000d8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000d4 : 00000297
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000d0 : 00051063
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   46
IF ------
     pc : 00000000000000f0
 is req : 1
 pc req : 00000000000000ec
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  00000000000000d0 : 00051063
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   47
IF ------
     pc : 00000000000000f4
 is req : 1
 pc req : 00000000000000f0
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d4 : 00000297
  reg[ 5] <= 00000000000000d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   48
IF ------
     pc : 00000000000000f8
 is req : 1
 pc req : 00000000000000f4
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 00000000000000d4
  op2     : 0000000000000010
  alu     : 00000000000000e4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   49
IF ------
     pc : 00000000000000fc
 is req : 1
 pc req : 00000000000000f8
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   50
IF ------
     pc : 0000000000000100
 is req : 1
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d8 : 01028293
  reg[ 5] <= 00000000000000e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   51
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   52
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000e0 : 74445073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 8/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000dc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  8
compare = 0
check_start

#                   53
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e0 : 74445073
	mem stall : 0
	mem rdata : 000000000000029b
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000dc : 30529073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   54
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e0 : 74445073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   55
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   56
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e4 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   57
IF ------
     pc : 0000000000000104
 is req : 1
 pc req : 0000000000000100
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e4 : 00000297
  reg[ 5] <= 00000000000000e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   58
IF ------
     pc : 0000000000000108
 is req : 1
 pc req : 0000000000000104
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   59
IF ------
     pc : 000000000000010c
 is req : 1
 pc req : 0000000000000108
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   60
IF ------
     pc : 0000000000000110
 is req : 1
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e8 : 01028293
  reg[ 5] <= 00000000000000f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   61
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   62
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000ec : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9073
 csr rdata : 00000000000000e4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   63
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000ec : 30529073
  reg[ 0] <= 00000000000000e4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   64
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   65
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f0 : 18005073
	mem stall : 0
	mem rdata : 0000000000000293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   66
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f0 : 18005073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   67
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   68
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   69
IF ------
     pc : 0000000000000114
 is req : 1
 pc req : 0000000000000110
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f4 : 00000297
  reg[ 5] <= 00000000000000f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   70
IF ------
     pc : 0000000000000118
 is req : 1
 pc req : 0000000000000114
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   71
IF ------
     pc : 000000000000011c
 is req : 1
 pc req : 0000000000000118
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f8 : 02428293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   72
IF ------
     pc : 0000000000000120
 is req : 1
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f8 : 02428293
  reg[ 5] <= 0000000000000118
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   73
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000118/0000000000000118
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   74
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000fc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8293
 csr rdata : 00000000000000f4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   75
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000fc : 30529073
  reg[ 0] <= 00000000000000f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   76
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   77
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000100 : 0010029b
	mem stall : 0
	mem rdata : ffffffffffffff82
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   78
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000100 : 0010029b
  reg[ 5] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   79
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000001
  op2     : 0000000000000035
  alu     : 0020000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   80
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000104 : 03529293
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   81
IF ------
     pc : 0000000000000124
 is req : 1
 pc req : 0000000000000120
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000104 : 03529293
  reg[ 5] <= 0020000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   82
IF ------
     pc : 0000000000000128
 is req : 1
 pc req : 0000000000000124
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0020000000000000
  op2     : ffffffffffffffff
  alu     : 001fffffffffffff
  rs1/rs2 : 5/31
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   83
IF ------
     pc : 000000000000012c
 is req : 1
 pc req : 0000000000000128
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000108 : fff28293
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   84
IF ------
     pc : 0000000000000130
 is req : 1
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000108 : fff28293
  reg[ 5] <= 001fffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   85
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/16
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   86
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000010c : 3b029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   87
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000010c : 3b029073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   88
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   89
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000110 : 01f00293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   90
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000110 : 01f00293
  reg[ 5] <= 000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   91
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 000000000000001f
  op2     : 0000000000000000
  alu     : 000000000000001f
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   92
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000114 : 3a029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   93
IF ------
     pc : 0000000000000134
 is req : 1
 pc req : 0000000000000130
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000114 : 3a029073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   94
IF ------
     pc : 0000000000000138
 is req : 1
 pc req : 0000000000000134
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   95
IF ------
     pc : 000000000000013c
 is req : 1
 pc req : 0000000000000138
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000118 : 30405073
	mem stall : 0
	mem rdata : 0000000000008293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   96
IF ------
     pc : 0000000000000140
 is req : 1
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000118 : 30405073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   97
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   98
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000011c : 00000297
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   99
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000011c : 00000297
  reg[ 5] <= 000000000000011c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  100
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000011c
  op2     : 0000000000000014
  alu     : 0000000000000130
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000011c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  101
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000120 : 01428293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  102
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000120 : 01428293
  reg[ 5] <= 0000000000000130
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  103
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000130/0000000000000130
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  104
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000124 : 30529073
	mem stall : 0
	mem rdata : 0000000000000513
 csr rdata : 0000000000000118
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  105
IF ------
     pc : 0000000000000144
 is req : 1
 pc req : 0000000000000140
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000124 : 30529073
  reg[ 0] <= 0000000000000118
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  106
IF ------
     pc : 0000000000000148
 is req : 1
 pc req : 0000000000000144
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  107
IF ------
     pc : 000000000000014c
 is req : 1
 pc req : 0000000000000148
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000128 : 30205073
	mem stall : 0
	mem rdata : 0000000000005c63
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  108
IF ------
     pc : 0000000000000150
 is req : 1
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000128 : 30205073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  109
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  110
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000012c : 30305073
	mem stall : 0
	mem rdata : 0000000000000193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  111
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000012c : 30305073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  112
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  113
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : ed028293
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000000134 : 00000297
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000130 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  114
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000134 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000130 : 00000193
  reg[ 3] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  115
IF ------
     pc : 0000000000000154
 is req : 1
 pc req : 0000000000000150
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000134 : 00000297
  reg[ 5] <= 0000000000000134
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  116
IF ------
     pc : 0000000000000158
 is req : 1
 pc req : 0000000000000154
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000134
  op2     : fffffffffffffed0
  alu     : 0000000000000004
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000134/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  117
IF ------
     pc : 000000000000015c
 is req : 1
 pc req : 0000000000000158
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000138 : ed028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  118
IF ------
     pc : 0000000000000160
 is req : 1
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000138 : ed028293
  reg[ 5] <= 0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  119
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000004/0000000000000004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  120
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000013c : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8a63
 csr rdata : 0000000000000130
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  121
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000013c : 30529073
  reg[ 0] <= 0000000000000130
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  122
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  123
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000140 : 00100513
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  124
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000140 : 00100513
  reg[10] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  125
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000001
  op2     : 000000000000001f
  alu     : 0000000080000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  126
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000144 : 01f51513
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  127
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000144 : 01f51513
  reg[10] <= 0000000080000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  128
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000080000000
  op2     : 0000000000000000
  alu     : 0000000080000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000080000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  129
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000150 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000014c : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000148 : 00055c63
	mem stall : 0
	mem rdata : 0000000000009073
 JUMP TO : 0000000000000160
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  130
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 0000000000000168
ID ------
EX -----
MEM -----
WB ----
  0000000000000148 : 00055c63
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  131
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  132
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  133
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000160 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  134
IF ------
     pc : 0000000000000170
 is req : 1
 pc req : 000000000000016c
ID ------
  0000000000000164 : 00028a63
  itype : 001000
  imm   : 0000000000000014
EX -----
  0000000000000160 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  135
IF ------
     pc : 0000000000000174
 is req : 1
 pc req : 0000000000000170
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000160 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  136
IF ------
     pc : 0000000000000178
 is req : 1
 pc req : 0000000000000174
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000160 : 00000293
  reg[ 5] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  137
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  138
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
  000000000000016c : 0000b2b7
  itype : 010000
  imm   : 000000000000b000
EX -----
  0000000000000168 : 10529073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000164 : 00028a63
	mem stall : 0
	mem rdata : 0000000000000073
 JUMP TO : 0000000000000178
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  139
IF ------
     pc : 0000000000000178
 is req : 0
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
  0000000000000164 : 00028a63
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  140
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  141
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  142
IF ------
     pc : 0000000000000184
 is req : 1
 pc req : 0000000000000180
ID ------
  0000000000000178 : 30005073
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  143
IF ------
     pc : 0000000000000188
 is req : 1
 pc req : 0000000000000184
ID ------
  000000000000017c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000178 : 30005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  144
IF ------
     pc : 000000000000018c
 is req : 1
 pc req : 0000000000000188
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000178 : 30005073
	mem stall : 0
	mem rdata : 0000000000002573
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  145
IF ------
     pc : 0000000000000190
 is req : 1
 pc req : 000000000000018c
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000178 : 30005073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  146
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  147
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000017c : 00000297
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  148
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000017c : 00000297
  reg[ 5] <= 000000000000017c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  149
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 000000000000017c
  op2     : 0000000000000014
  alu     : 0000000000000190
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  150
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000180 : 01428293
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  151
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000180 : 01428293
  reg[ 5] <= 0000000000000190
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  152
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 0000000000000190
  op2     : 0000000000000000
  alu     : 0000000000000190
  rs1/rs2 : 5/1
  reg1/reg2 : 0000000000000190/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  153
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000184 : 34129073
	mem stall : 0
	mem rdata : 0000000000000393
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  154
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000184 : 34129073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  155
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  156
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000018c : 30200073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000188 : f1402573
	mem stall : 0
	mem rdata : fffffffffdd00393
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000190
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  157
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000194 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000018c : 30200073
	mem stall : 0
	mem rdata : ffffffffffffff93
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000190
WB ----
  0000000000000188 : f1402573
  reg[10] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  158
IF ------
     pc : 0000000000000190
 is req : 0
 pc req : 00000000000001a4
ID ------
EX -----
MEM -----
WB ----
  000000000000018c : 30200073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  159
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  160
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  161
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  162
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000194 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  163
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000198 : e6c10113
  itype : 000010
  imm   : fffffffffffffe6c
EX -----
  0000000000000194 : 00002117
  op1     : 0000000000000194
  op2     : 0000000000002000
  alu     : 0000000000002194
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000190 : 00200193
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  164
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  000000000000019c : fdd00093
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  0000000000000198 : e6c10113
  op1     : 0000000000000000
  op2     : fffffffffffffe6c
  alu     : fffffffffffffe6c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000194 : 00002117
	mem stall : 0
	mem rdata : 0000000000010703
WB ----
  0000000000000190 : 00200193
  reg[ 3] <= 0000000000000002
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  165
IF ------
     pc : 00000000000001ac
 is req : 1
 pc req : 00000000000001a8
ID ------
  000000000000019c : fdd00093
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  0000000000000198 : e6c10113
  op1     : 0000000000000000
  op2     : fffffffffffffe6c
  alu     : fffffffffffffe6c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000194 : 00002117
  reg[ 2] <= 0000000000002194
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  166
IF ------
     pc : 00000000000001b0
 is req : 1
 pc req : 00000000000001ac
ID ------
  000000000000019c : fdd00093
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  0000000000000198 : e6c10113
  op1     : 0000000000002194
  op2     : fffffffffffffe6c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002194/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  167
IF ------
     pc : 00000000000001b4
 is req : 1
 pc req : 00000000000001b0
ID ------
  00000000000001a0 : 00110023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000019c : fdd00093
  op1     : 0000000000000000
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffdd
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000198 : e6c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  168
IF ------
     pc : 00000000000001b8
 is req : 1
 pc req : 00000000000001b4
ID ------
  00000000000001a4 : 00010703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001a0 : 00110023
  op1     : 0000000000002194
  op2     : 0000000000000000
  alu     : 0000000000002194
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002194/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000019c : fdd00093
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
  0000000000000198 : e6c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  169
IF ------
     pc : 00000000000001bc
 is req : 1
 pc req : 00000000000001b8
ID ------
  00000000000001a4 : 00010703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001a0 : 00110023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000019c : fdd00093
  reg[ 1] <= ffffffffffffffdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  170
IF ------
     pc : 00000000000001c0
 is req : 1
 pc req : 00000000000001bc
ID ------
  00000000000001a4 : 00010703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000001a0 : 00110023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  171
IF ------
     pc : 00000000000001c4
 is req : 1
 pc req : 00000000000001c0
ID ------
  00000000000001a8 : fdd00393
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  00000000000001a4 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a0 : 00110023
	mem stall : 1
	mem rdata : ffffffffffffffa3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  172
IF ------
     pc : 00000000000001c8
 is req : 1
 pc req : 00000000000001c4
ID ------
  00000000000001a8 : fdd00393
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  00000000000001a4 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a0 : 00110023
	mem stall : 1
	mem rdata : ffffffffffffffa3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  173
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001a8 : fdd00393
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  00000000000001a4 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a0 : 00110023
	mem stall : 1
	mem rdata : ffffffffffffffef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  174
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001a8 : fdd00393
  itype : 000010
  imm   : ffffffffffffffdd
EX -----
  00000000000001a4 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a0 : 00110023
	mem stall : 0
	mem rdata : ffffffffffffffef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  175
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001ac : 28771ae3
  itype : 001000
  imm   : 0000000000000a94
EX -----
  00000000000001a8 : fdd00393
  op1     : 0000000000000000
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffdd
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a4 : 00010703
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
  00000000000001a0 : 00110023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  176
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001ac : 28771ae3
  itype : 001000
  imm   : 0000000000000a94
EX -----
  00000000000001a8 : fdd00393
  op1     : 0000000000000000
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffdd
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001a4 : 00010703
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  177
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001ac : 28771ae3
  itype : 001000
  imm   : 0000000000000a94
EX -----
  00000000000001a8 : fdd00393
  op1     : 0000000000000000
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffdd
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a4 : 00010703
	mem stall : 0
	mem rdata : ffffffffffffffdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  178
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b0 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001ac : 28771ae3
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001a8 : fdd00393
	mem stall : 0
	mem rdata : 000000000000001a
WB ----
  00000000000001a4 : 00010703
  reg[14] <= ffffffffffffffdd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  179
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b0 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001ac : 28771ae3
  op1     : ffffffffffffffdd
  op2     : 0000000000000000
  alu     : ffffffffffffffdd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001a8 : fdd00393
  reg[ 7] <= ffffffffffffffdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  180
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b0 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001ac : 28771ae3
  op1     : ffffffffffffffdd
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffba
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffdd/ffffffffffffffdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  181
IF ------
     pc : 00000000000001c8
 is req : 0
 pc req : 00000000000001c4
ID ------
  00000000000001b4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001b0 : 00300193
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ac : 28771ae3
	mem stall : 0
	mem rdata : fffffffffffffcd0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  182
IF ------
     pc : 00000000000001cc
 is req : 1
 pc req : 00000000000001c8
ID ------
  00000000000001b8 : e4c10113
  itype : 000010
  imm   : fffffffffffffe4c
EX -----
  00000000000001b4 : 00002117
  op1     : 00000000000001b4
  op2     : 0000000000002000
  alu     : 00000000000021b4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001b0 : 00300193
	mem stall : 0
	mem rdata : fffffffffffffffc
WB ----
  00000000000001ac : 28771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  183
IF ------
     pc : 00000000000001d0
 is req : 1
 pc req : 00000000000001cc
ID ------
  00000000000001bc : fcd00093
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001b8 : e4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe4c
  alu     : 0000000000001e4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001b4 : 00002117
	mem stall : 0
	mem rdata : 0000000026771ae3
WB ----
  00000000000001b0 : 00300193
  reg[ 3] <= 0000000000000003
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  184
IF ------
     pc : 00000000000001d4
 is req : 1
 pc req : 00000000000001d0
ID ------
  00000000000001bc : fcd00093
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001b8 : e4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe4c
  alu     : 0000000000001e4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001b4 : 00002117
  reg[ 2] <= 00000000000021b4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  185
IF ------
     pc : 00000000000001d8
 is req : 1
 pc req : 00000000000001d4
ID ------
  00000000000001bc : fcd00093
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001b8 : e4c10113
  op1     : 00000000000021b4
  op2     : fffffffffffffe4c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000021b4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  186
IF ------
     pc : 00000000000001dc
 is req : 1
 pc req : 00000000000001d8
ID ------
  00000000000001c0 : 001100a3
  itype : 000100
  imm   : 0000000000000001
EX -----
  00000000000001bc : fcd00093
  op1     : 0000000000000000
  op2     : ffffffffffffffcd
  alu     : ffffffffffffffcd
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001b8 : e4c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  187
IF ------
     pc : 00000000000001e0
 is req : 1
 pc req : 00000000000001dc
ID ------
  00000000000001c4 : 00110703
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000001c0 : 001100a3
  op1     : 00000000000021b4
  op2     : 0000000000000001
  alu     : 00000000000021b5
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000021b4/ffffffffffffffdd
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001bc : fcd00093
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000001b8 : e4c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  188
IF ------
     pc : 00000000000001e4
 is req : 1
 pc req : 00000000000001e0
ID ------
  00000000000001c4 : 00110703
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000001c0 : 001100a3
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffdd
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001bc : fcd00093
  reg[ 1] <= ffffffffffffffcd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  189
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001c4 : 00110703
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000001c0 : 001100a3
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  190
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001c8 : fcd00393
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001c4 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c0 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  191
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001c8 : fcd00393
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001c4 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c0 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  192
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001c8 : fcd00393
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001c4 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c0 : 001100a3
	mem stall : 1
	mem rdata : ffffffffffffffbe
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  193
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001c8 : fcd00393
  itype : 000010
  imm   : ffffffffffffffcd
EX -----
  00000000000001c4 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001c0 : 001100a3
	mem stall : 0
	mem rdata : ffffffffffffffbe
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  194
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001cc : 26771ae3
  itype : 001000
  imm   : 0000000000000a74
EX -----
  00000000000001c8 : fcd00393
  op1     : 0000000000000000
  op2     : ffffffffffffffcd
  alu     : ffffffffffffffcd
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c4 : 00110703
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
  00000000000001c0 : 001100a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  195
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001cc : 26771ae3
  itype : 001000
  imm   : 0000000000000a74
EX -----
  00000000000001c8 : fcd00393
  op1     : 0000000000000000
  op2     : ffffffffffffffcd
  alu     : ffffffffffffffcd
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001c4 : 00110703
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  196
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001cc : 26771ae3
  itype : 001000
  imm   : 0000000000000a74
EX -----
  00000000000001c8 : fcd00393
  op1     : 0000000000000000
  op2     : ffffffffffffffcd
  alu     : ffffffffffffffcd
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001c4 : 00110703
	mem stall : 0
	mem rdata : ffffffffffffffcd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  197
IF ------
     pc : 00000000000001e4
 is req : 0
 pc req : 00000000000001e0
ID ------
  00000000000001d0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001cc : 26771ae3
  op1     : ffffffffffffffdd
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffba
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffdd/ffffffffffffffdd
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001c8 : fcd00393
	mem stall : 0
	mem rdata : 0000000000000007
WB ----
  00000000000001c4 : 00110703
  reg[14] <= ffffffffffffffcd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  198
IF ------
     pc : 00000000000001e8
 is req : 1
 pc req : 00000000000001e4
ID ------
  00000000000001d0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001cc : 26771ae3
  op1     : ffffffffffffffcd
  op2     : ffffffffffffffdd
  alu     : ffffffffffffffaa
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffcd/ffffffffffffffdd
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001c8 : fcd00393
  reg[ 7] <= ffffffffffffffcd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  199
IF ------
     pc : 00000000000001ec
 is req : 1
 pc req : 00000000000001e8
ID ------
  00000000000001d0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001cc : 26771ae3
  op1     : ffffffffffffffcd
  op2     : ffffffffffffffcd
  alu     : ffffffffffffff9a
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffcd/ffffffffffffffcd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  200
IF ------
     pc : 00000000000001f0
 is req : 1
 pc req : 00000000000001ec
ID ------
  00000000000001d4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001d0 : 00400193
  op1     : 0000000000000000
  op2     : 0000000000000004
  alu     : 0000000000000004
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001cc : 26771ae3
	mem stall : 0
	mem rdata : fffffffffffffcc0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  201
IF ------
     pc : 00000000000001f4
 is req : 1
 pc req : 00000000000001f0
ID ------
  00000000000001d8 : e2c10113
  itype : 000010
  imm   : fffffffffffffe2c
EX -----
  00000000000001d4 : 00002117
  op1     : 00000000000001d4
  op2     : 0000000000002000
  alu     : 00000000000021d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d0 : 00400193
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  00000000000001cc : 26771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  202
IF ------
     pc : 00000000000001f8
 is req : 1
 pc req : 00000000000001f4
ID ------
  00000000000001dc : fcc00093
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001d8 : e2c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe2c
  alu     : 0000000000001e2c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001d4 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000001d0 : 00400193
  reg[ 3] <= 0000000000000004
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  203
IF ------
     pc : 00000000000001fc
 is req : 1
 pc req : 00000000000001f8
ID ------
  00000000000001dc : fcc00093
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001d8 : e2c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe2c
  alu     : 0000000000001e2c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001d4 : 00002117
  reg[ 2] <= 00000000000021d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  204
IF ------
     pc : 00000000000001fc
 is req : 0
 pc req : 00000000000001f8
ID ------
  00000000000001dc : fcc00093
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001d8 : e2c10113
  op1     : 00000000000021d4
  op2     : fffffffffffffe2c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000021d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  205
IF ------
     pc : 00000000000001fc
 is req : 0
 pc req : 00000000000001f8
ID ------
  00000000000001e0 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000001dc : fcc00093
  op1     : 0000000000000000
  op2     : ffffffffffffffcc
  alu     : ffffffffffffffcc
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d8 : e2c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  206
IF ------
     pc : 00000000000001fc
 is req : 0
 pc req : 00000000000001f8
ID ------
  00000000000001e4 : 00210703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000001e0 : 00110123
  op1     : 00000000000021d4
  op2     : 0000000000000002
  alu     : 00000000000021d6
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000021d4/ffffffffffffffcd
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001dc : fcc00093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001d8 : e2c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  207
IF ------
     pc : 00000000000001fc
 is req : 0
 pc req : 00000000000001f8
ID ------
  00000000000001e4 : 00210703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000001e0 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcd
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001dc : fcc00093
  reg[ 1] <= ffffffffffffffcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  208
IF ------
     pc : 00000000000001fc
 is req : 0
 pc req : 00000000000001f8
ID ------
  00000000000001e4 : 00210703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000001e0 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  209
IF ------
     pc : 00000000000001fc
 is req : 0
 pc req : 00000000000001f8
ID ------
  00000000000001e8 : fcc00393
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001e4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001e0 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  210
IF ------
     pc : 0000000000000200
 is req : 1
 pc req : 00000000000001fc
ID ------
  00000000000001e8 : fcc00393
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001e4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001e0 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  211
IF ------
     pc : 0000000000000200
 is req : 0
 pc req : 00000000000001fc
ID ------
  00000000000001e8 : fcc00393
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001e4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001e0 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffad
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  212
IF ------
     pc : 0000000000000200
 is req : 0
 pc req : 00000000000001fc
ID ------
  00000000000001e8 : fcc00393
  itype : 000010
  imm   : ffffffffffffffcc
EX -----
  00000000000001e4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001e0 : 00110123
	mem stall : 0
	mem rdata : ffffffffffffffad
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  213
IF ------
     pc : 0000000000000200
 is req : 0
 pc req : 00000000000001fc
ID ------
  00000000000001ec : 24771ae3
  itype : 001000
  imm   : 0000000000000a54
EX -----
  00000000000001e8 : fcc00393
  op1     : 0000000000000000
  op2     : ffffffffffffffcc
  alu     : ffffffffffffffcc
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001e4 : 00210703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
  00000000000001e0 : 00110123
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  214
IF ------
     pc : 0000000000000204
 is req : 1
 pc req : 0000000000000200
ID ------
  00000000000001ec : 24771ae3
  itype : 001000
  imm   : 0000000000000a54
EX -----
  00000000000001e8 : fcc00393
  op1     : 0000000000000000
  op2     : ffffffffffffffcc
  alu     : ffffffffffffffcc
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000001e4 : 00210703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  215
IF ------
     pc : 0000000000000204
 is req : 0
 pc req : 0000000000000200
ID ------
  00000000000001ec : 24771ae3
  itype : 001000
  imm   : 0000000000000a54
EX -----
  00000000000001e8 : fcc00393
  op1     : 0000000000000000
  op2     : ffffffffffffffcc
  alu     : ffffffffffffffcc
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001e4 : 00210703
	mem stall : 0
	mem rdata : ffffffffffffffcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  216
IF ------
     pc : 0000000000000208
 is req : 1
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001ec : 24771ae3
  op1     : ffffffffffffffcd
  op2     : ffffffffffffffcd
  alu     : ffffffffffffff9a
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffcd/ffffffffffffffcd
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001e8 : fcc00393
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  00000000000001e4 : 00210703
  reg[14] <= ffffffffffffffcc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  217
IF ------
     pc : 000000000000020c
 is req : 1
 pc req : 0000000000000208
ID ------
  00000000000001f0 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001ec : 24771ae3
  op1     : ffffffffffffffcc
  op2     : ffffffffffffffcd
  alu     : ffffffffffffff99
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffcc/ffffffffffffffcd
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001e8 : fcc00393
  reg[ 7] <= ffffffffffffffcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  218
IF ------
     pc : 0000000000000210
 is req : 1
 pc req : 000000000000020c
ID ------
  00000000000001f0 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001ec : 24771ae3
  op1     : ffffffffffffffcc
  op2     : ffffffffffffffcc
  alu     : ffffffffffffff98
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffcc/ffffffffffffffcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  219
IF ------
     pc : 0000000000000210
 is req : 0
 pc req : 000000000000020c
ID ------
  00000000000001f4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000001f0 : 00500193
  op1     : 0000000000000000
  op2     : 0000000000000005
  alu     : 0000000000000005
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ec : 24771ae3
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  220
IF ------
     pc : 0000000000000210
 is req : 0
 pc req : 000000000000020c
ID ------
  00000000000001f8 : e0c10113
  itype : 000010
  imm   : fffffffffffffe0c
EX -----
  00000000000001f4 : 00002117
  op1     : 00000000000001f4
  op2     : 0000000000002000
  alu     : 00000000000021f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f0 : 00500193
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
  00000000000001ec : 24771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  221
IF ------
     pc : 0000000000000210
 is req : 0
 pc req : 000000000000020c
ID ------
  00000000000001fc : fbc00093
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  00000000000001f8 : e0c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe0c
  alu     : 0000000000001e0c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001f4 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000001f0 : 00500193
  reg[ 3] <= 0000000000000005
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  222
IF ------
     pc : 0000000000000214
 is req : 1
 pc req : 0000000000000210
ID ------
  00000000000001fc : fbc00093
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  00000000000001f8 : e0c10113
  op1     : 0000000000002000
  op2     : fffffffffffffe0c
  alu     : 0000000000001e0c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001f4 : 00002117
  reg[ 2] <= 00000000000021f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  223
IF ------
     pc : 0000000000000218
 is req : 1
 pc req : 0000000000000214
ID ------
  00000000000001fc : fbc00093
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  00000000000001f8 : e0c10113
  op1     : 00000000000021f4
  op2     : fffffffffffffe0c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000021f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  224
IF ------
     pc : 000000000000021c
 is req : 1
 pc req : 0000000000000218
ID ------
  0000000000000200 : 001101a3
  itype : 000100
  imm   : 0000000000000003
EX -----
  00000000000001fc : fbc00093
  op1     : 0000000000000000
  op2     : ffffffffffffffbc
  alu     : ffffffffffffffbc
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f8 : e0c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  225
IF ------
     pc : 0000000000000220
 is req : 1
 pc req : 000000000000021c
ID ------
  0000000000000204 : 00310703
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000200 : 001101a3
  op1     : 00000000000021f4
  op2     : 0000000000000003
  alu     : 00000000000021f7
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000021f4/ffffffffffffffcc
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000001fc : fbc00093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001f8 : e0c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  226
IF ------
     pc : 0000000000000224
 is req : 1
 pc req : 0000000000000220
ID ------
  0000000000000204 : 00310703
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000200 : 001101a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffcc
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000001fc : fbc00093
  reg[ 1] <= ffffffffffffffbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  227
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  0000000000000204 : 00310703
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000200 : 001101a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  228
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  0000000000000208 : fbc00393
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  0000000000000204 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000005
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000200 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  229
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  0000000000000208 : fbc00393
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  0000000000000204 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000005
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000200 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  230
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  0000000000000208 : fbc00393
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  0000000000000204 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000005
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000200 : 001101a3
	mem stall : 1
	mem rdata : ffffffffffffffde
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  231
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  0000000000000208 : fbc00393
  itype : 000010
  imm   : ffffffffffffffbc
EX -----
  0000000000000204 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000005
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000200 : 001101a3
	mem stall : 0
	mem rdata : ffffffffffffffde
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  232
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  000000000000020c : 22771ae3
  itype : 001000
  imm   : 0000000000000a34
EX -----
  0000000000000208 : fbc00393
  op1     : 0000000000000000
  op2     : ffffffffffffffbc
  alu     : ffffffffffffffbc
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000204 : 00310703
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
  0000000000000200 : 001101a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  233
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  000000000000020c : 22771ae3
  itype : 001000
  imm   : 0000000000000a34
EX -----
  0000000000000208 : fbc00393
  op1     : 0000000000000000
  op2     : ffffffffffffffbc
  alu     : ffffffffffffffbc
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000204 : 00310703
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  234
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  000000000000020c : 22771ae3
  itype : 001000
  imm   : 0000000000000a34
EX -----
  0000000000000208 : fbc00393
  op1     : 0000000000000000
  op2     : ffffffffffffffbc
  alu     : ffffffffffffffbc
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000204 : 00310703
	mem stall : 0
	mem rdata : ffffffffffffffbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  235
IF ------
     pc : 0000000000000224
 is req : 0
 pc req : 0000000000000220
ID ------
  0000000000000210 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000020c : 22771ae3
  op1     : ffffffffffffffcc
  op2     : ffffffffffffffcc
  alu     : ffffffffffffff98
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffcc/ffffffffffffffcc
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000208 : fbc00393
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
  0000000000000204 : 00310703
  reg[14] <= ffffffffffffffbc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  236
IF ------
     pc : 0000000000000228
 is req : 1
 pc req : 0000000000000224
ID ------
  0000000000000210 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000020c : 22771ae3
  op1     : ffffffffffffffbc
  op2     : ffffffffffffffcc
  alu     : ffffffffffffff88
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffbc/ffffffffffffffcc
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000208 : fbc00393
  reg[ 7] <= ffffffffffffffbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  237
IF ------
     pc : 000000000000022c
 is req : 1
 pc req : 0000000000000228
ID ------
  0000000000000210 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000020c : 22771ae3
  op1     : ffffffffffffffbc
  op2     : ffffffffffffffbc
  alu     : ffffffffffffff78
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffbc/ffffffffffffffbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  238
IF ------
     pc : 0000000000000230
 is req : 1
 pc req : 000000000000022c
ID ------
  0000000000000214 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000210 : 00600193
  op1     : 0000000000000000
  op2     : 0000000000000006
  alu     : 0000000000000006
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000020c : 22771ae3
	mem stall : 0
	mem rdata : 0000000000000393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  239
IF ------
     pc : 0000000000000234
 is req : 1
 pc req : 0000000000000230
ID ------
  0000000000000218 : dec10113
  itype : 000010
  imm   : fffffffffffffdec
EX -----
  0000000000000214 : 00002117
  op1     : 0000000000000214
  op2     : 0000000000002000
  alu     : 0000000000002214
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000210 : 00600193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000020c : 22771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  240
IF ------
     pc : 0000000000000238
 is req : 1
 pc req : 0000000000000234
ID ------
  000000000000021c : fbb00093
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000218 : dec10113
  op1     : 0000000000002000
  op2     : fffffffffffffdec
  alu     : 0000000000001dec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000214 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000210 : 00600193
  reg[ 3] <= 0000000000000006
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  241
IF ------
     pc : 000000000000023c
 is req : 1
 pc req : 0000000000000238
ID ------
  000000000000021c : fbb00093
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000218 : dec10113
  op1     : 0000000000002000
  op2     : fffffffffffffdec
  alu     : 0000000000001dec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000214 : 00002117
  reg[ 2] <= 0000000000002214
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  242
IF ------
     pc : 000000000000023c
 is req : 0
 pc req : 0000000000000238
ID ------
  000000000000021c : fbb00093
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000218 : dec10113
  op1     : 0000000000002214
  op2     : fffffffffffffdec
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002214/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  243
IF ------
     pc : 000000000000023c
 is req : 0
 pc req : 0000000000000238
ID ------
  0000000000000220 : 00110223
  itype : 000100
  imm   : 0000000000000004
EX -----
  000000000000021c : fbb00093
  op1     : 0000000000000000
  op2     : ffffffffffffffbb
  alu     : ffffffffffffffbb
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000218 : dec10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  244
IF ------
     pc : 000000000000023c
 is req : 0
 pc req : 0000000000000238
ID ------
  0000000000000224 : 00410703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000220 : 00110223
  op1     : 0000000000002214
  op2     : 0000000000000004
  alu     : 0000000000002218
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002214/ffffffffffffffbc
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000021c : fbb00093
	mem stall : 0
	mem rdata : ffffffffffffffdc
WB ----
  0000000000000218 : dec10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  245
IF ------
     pc : 000000000000023c
 is req : 0
 pc req : 0000000000000238
ID ------
  0000000000000224 : 00410703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000220 : 00110223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffbc
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000021c : fbb00093
  reg[ 1] <= ffffffffffffffbb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  246
IF ------
     pc : 000000000000023c
 is req : 0
 pc req : 0000000000000238
ID ------
  0000000000000224 : 00410703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000220 : 00110223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffbb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  247
IF ------
     pc : 000000000000023c
 is req : 0
 pc req : 0000000000000238
ID ------
  0000000000000228 : fbb00393
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000224 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000220 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  248
IF ------
     pc : 0000000000000240
 is req : 1
 pc req : 000000000000023c
ID ------
  0000000000000228 : fbb00393
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000224 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000220 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  249
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  0000000000000228 : fbb00393
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000224 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000220 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffffef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  250
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  0000000000000228 : fbb00393
  itype : 000010
  imm   : ffffffffffffffbb
EX -----
  0000000000000224 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000220 : 00110223
	mem stall : 0
	mem rdata : ffffffffffffffef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  251
IF ------
     pc : 0000000000000240
 is req : 0
 pc req : 000000000000023c
ID ------
  000000000000022c : 20771ae3
  itype : 001000
  imm   : 0000000000000a14
EX -----
  0000000000000228 : fbb00393
  op1     : 0000000000000000
  op2     : ffffffffffffffbb
  alu     : ffffffffffffffbb
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000224 : 00410703
	mem stall : 1
	mem rdata : 0000000000000003
WB ----
  0000000000000220 : 00110223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  252
IF ------
     pc : 0000000000000244
 is req : 1
 pc req : 0000000000000240
ID ------
  000000000000022c : 20771ae3
  itype : 001000
  imm   : 0000000000000a14
EX -----
  0000000000000228 : fbb00393
  op1     : 0000000000000000
  op2     : ffffffffffffffbb
  alu     : ffffffffffffffbb
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000224 : 00410703
	mem stall : 1
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  253
IF ------
     pc : 0000000000000244
 is req : 0
 pc req : 0000000000000240
ID ------
  000000000000022c : 20771ae3
  itype : 001000
  imm   : 0000000000000a14
EX -----
  0000000000000228 : fbb00393
  op1     : 0000000000000000
  op2     : ffffffffffffffbb
  alu     : ffffffffffffffbb
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000224 : 00410703
	mem stall : 0
	mem rdata : ffffffffffffffbb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  254
IF ------
     pc : 0000000000000248
 is req : 1
 pc req : 0000000000000244
ID ------
  0000000000000230 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000022c : 20771ae3
  op1     : ffffffffffffffbc
  op2     : ffffffffffffffbc
  alu     : ffffffffffffff78
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffbc/ffffffffffffffbc
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000228 : fbb00393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000224 : 00410703
  reg[14] <= ffffffffffffffbb
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  255
IF ------
     pc : 000000000000024c
 is req : 1
 pc req : 0000000000000248
ID ------
  0000000000000230 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000022c : 20771ae3
  op1     : ffffffffffffffbb
  op2     : ffffffffffffffbc
  alu     : ffffffffffffff77
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffbb/ffffffffffffffbc
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000228 : fbb00393
  reg[ 7] <= ffffffffffffffbb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  256
IF ------
     pc : 0000000000000250
 is req : 1
 pc req : 000000000000024c
ID ------
  0000000000000230 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  000000000000022c : 20771ae3
  op1     : ffffffffffffffbb
  op2     : ffffffffffffffbb
  alu     : ffffffffffffff76
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffbb/ffffffffffffffbb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  257
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000234 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000230 : 00700193
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/ffffffffffffffbb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000022c : 20771ae3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  258
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : dcc10113
  itype : 000010
  imm   : fffffffffffffdcc
EX -----
  0000000000000234 : 00002117
  op1     : 0000000000000234
  op2     : 0000000000002000
  alu     : 0000000000002234
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000230 : 00700193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000022c : 20771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  259
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  000000000000023c : fab00093
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000238 : dcc10113
  op1     : 0000000000002000
  op2     : fffffffffffffdcc
  alu     : 0000000000001dcc
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000234 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000230 : 00700193
  reg[ 3] <= 0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  260
IF ------
     pc : 0000000000000254
 is req : 1
 pc req : 0000000000000250
ID ------
  000000000000023c : fab00093
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000238 : dcc10113
  op1     : 0000000000002000
  op2     : fffffffffffffdcc
  alu     : 0000000000001dcc
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000234 : 00002117
  reg[ 2] <= 0000000000002234
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  261
IF ------
     pc : 0000000000000258
 is req : 1
 pc req : 0000000000000254
ID ------
  000000000000023c : fab00093
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000238 : dcc10113
  op1     : 0000000000002234
  op2     : fffffffffffffdcc
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002234/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  262
IF ------
     pc : 000000000000025c
 is req : 1
 pc req : 0000000000000258
ID ------
  0000000000000240 : 001102a3
  itype : 000100
  imm   : 0000000000000005
EX -----
  000000000000023c : fab00093
  op1     : 0000000000000000
  op2     : ffffffffffffffab
  alu     : ffffffffffffffab
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000238 : dcc10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  263
IF ------
     pc : 0000000000000260
 is req : 1
 pc req : 000000000000025c
ID ------
  0000000000000244 : 00510703
  itype : 000010
  imm   : 0000000000000005
EX -----
  0000000000000240 : 001102a3
  op1     : 0000000000002234
  op2     : 0000000000000005
  alu     : 0000000000002239
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002234/ffffffffffffffbb
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000023c : fab00093
	mem stall : 0
	mem rdata : ffffffffffffffda
WB ----
  0000000000000238 : dcc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  264
IF ------
     pc : 0000000000000264
 is req : 1
 pc req : 0000000000000260
ID ------
  0000000000000244 : 00510703
  itype : 000010
  imm   : 0000000000000005
EX -----
  0000000000000240 : 001102a3
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffbb
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000023c : fab00093
  reg[ 1] <= ffffffffffffffab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  265
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000244 : 00510703
  itype : 000010
  imm   : 0000000000000005
EX -----
  0000000000000240 : 001102a3
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  266
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000248 : fab00393
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000244 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000240 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000007
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  267
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000248 : fab00393
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000244 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000240 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000007
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  268
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000248 : fab00393
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000244 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000240 : 001102a3
	mem stall : 1
	mem rdata : ffffffffffffffbe
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  269
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000248 : fab00393
  itype : 000010
  imm   : ffffffffffffffab
EX -----
  0000000000000244 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000240 : 001102a3
	mem stall : 0
	mem rdata : ffffffffffffffbe
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  270
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  000000000000024c : 1e771ae3
  itype : 001000
  imm   : 00000000000009f4
EX -----
  0000000000000248 : fab00393
  op1     : 0000000000000000
  op2     : ffffffffffffffab
  alu     : ffffffffffffffab
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000244 : 00510703
	mem stall : 1
	mem rdata : 0000000000000007
WB ----
  0000000000000240 : 001102a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  271
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  000000000000024c : 1e771ae3
  itype : 001000
  imm   : 00000000000009f4
EX -----
  0000000000000248 : fab00393
  op1     : 0000000000000000
  op2     : ffffffffffffffab
  alu     : ffffffffffffffab
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000244 : 00510703
	mem stall : 1
	mem rdata : 0000000000000007
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  272
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  000000000000024c : 1e771ae3
  itype : 001000
  imm   : 00000000000009f4
EX -----
  0000000000000248 : fab00393
  op1     : 0000000000000000
  op2     : ffffffffffffffab
  alu     : ffffffffffffffab
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000244 : 00510703
	mem stall : 0
	mem rdata : ffffffffffffffab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  273
IF ------
     pc : 0000000000000264
 is req : 0
 pc req : 0000000000000260
ID ------
  0000000000000250 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000024c : 1e771ae3
  op1     : ffffffffffffffbb
  op2     : ffffffffffffffbb
  alu     : ffffffffffffff76
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffbb/ffffffffffffffbb
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000248 : fab00393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000244 : 00510703
  reg[14] <= ffffffffffffffab
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  274
IF ------
     pc : 0000000000000268
 is req : 1
 pc req : 0000000000000264
ID ------
  0000000000000250 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000024c : 1e771ae3
  op1     : ffffffffffffffab
  op2     : ffffffffffffffbb
  alu     : ffffffffffffff66
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffab/ffffffffffffffbb
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000248 : fab00393
  reg[ 7] <= ffffffffffffffab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  275
IF ------
     pc : 000000000000026c
 is req : 1
 pc req : 0000000000000268
ID ------
  0000000000000250 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000024c : 1e771ae3
  op1     : ffffffffffffffab
  op2     : ffffffffffffffab
  alu     : ffffffffffffff56
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffab/ffffffffffffffab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  276
IF ------
     pc : 0000000000000270
 is req : 1
 pc req : 000000000000026c
ID ------
  0000000000000254 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000250 : 00800193
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000024c : 1e771ae3
	mem stall : 0
	mem rdata : 0000000000001c77
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  277
IF ------
     pc : 0000000000000274
 is req : 1
 pc req : 0000000000000270
ID ------
  0000000000000258 : dac10113
  itype : 000010
  imm   : fffffffffffffdac
EX -----
  0000000000000254 : 00002117
  op1     : 0000000000000254
  op2     : 0000000000002000
  alu     : 0000000000002254
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000250 : 00800193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000024c : 1e771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  278
IF ------
     pc : 0000000000000278
 is req : 1
 pc req : 0000000000000274
ID ------
  000000000000025c : 03300093
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000258 : dac10113
  op1     : 0000000000002000
  op2     : fffffffffffffdac
  alu     : 0000000000001dac
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000254 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000250 : 00800193
  reg[ 3] <= 0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  279
IF ------
     pc : 000000000000027c
 is req : 1
 pc req : 0000000000000278
ID ------
  000000000000025c : 03300093
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000258 : dac10113
  op1     : 0000000000002000
  op2     : fffffffffffffdac
  alu     : 0000000000001dac
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000254 : 00002117
  reg[ 2] <= 0000000000002254
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  280
IF ------
     pc : 000000000000027c
 is req : 0
 pc req : 0000000000000278
ID ------
  000000000000025c : 03300093
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000258 : dac10113
  op1     : 0000000000002254
  op2     : fffffffffffffdac
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002254/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  281
IF ------
     pc : 000000000000027c
 is req : 0
 pc req : 0000000000000278
ID ------
  0000000000000260 : 00110023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000025c : 03300093
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000258 : dac10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  282
IF ------
     pc : 000000000000027c
 is req : 0
 pc req : 0000000000000278
ID ------
  0000000000000264 : 00010703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000260 : 00110023
  op1     : 0000000000002254
  op2     : 0000000000000000
  alu     : 0000000000002254
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002254/ffffffffffffffab
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000025c : 03300093
	mem stall : 0
	mem rdata : ffffffffffffffd8
WB ----
  0000000000000258 : dac10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  283
IF ------
     pc : 000000000000027c
 is req : 0
 pc req : 0000000000000278
ID ------
  0000000000000264 : 00010703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000260 : 00110023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffffab
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000025c : 03300093
  reg[ 1] <= 0000000000000033
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  284
IF ------
     pc : 000000000000027c
 is req : 0
 pc req : 0000000000000278
ID ------
  0000000000000264 : 00010703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000260 : 00110023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000033
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  285
IF ------
     pc : 000000000000027c
 is req : 0
 pc req : 0000000000000278
ID ------
  0000000000000268 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000264 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000260 : 00110023
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  286
IF ------
     pc : 0000000000000280
 is req : 1
 pc req : 000000000000027c
ID ------
  0000000000000268 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000264 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000260 : 00110023
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  287
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  0000000000000268 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000264 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000260 : 00110023
	mem stall : 1
	mem rdata : ffffffffffffffdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  288
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  0000000000000268 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000264 : 00010703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000260 : 00110023
	mem stall : 0
	mem rdata : ffffffffffffffdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  289
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  000000000000026c : 1c771ae3
  itype : 001000
  imm   : 00000000000009d4
EX -----
  0000000000000268 : 03300393
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000264 : 00010703
	mem stall : 1
	mem rdata : ffffffffffffffa3
WB ----
  0000000000000260 : 00110023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  290
IF ------
     pc : 0000000000000284
 is req : 1
 pc req : 0000000000000280
ID ------
  000000000000026c : 1c771ae3
  itype : 001000
  imm   : 00000000000009d4
EX -----
  0000000000000268 : 03300393
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000264 : 00010703
	mem stall : 1
	mem rdata : ffffffffffffffa3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  291
IF ------
     pc : 0000000000000284
 is req : 0
 pc req : 0000000000000280
ID ------
  000000000000026c : 1c771ae3
  itype : 001000
  imm   : 00000000000009d4
EX -----
  0000000000000268 : 03300393
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000264 : 00010703
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  292
IF ------
     pc : 0000000000000288
 is req : 1
 pc req : 0000000000000284
ID ------
  0000000000000270 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000026c : 1c771ae3
  op1     : ffffffffffffffab
  op2     : ffffffffffffffab
  alu     : ffffffffffffff56
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffab/ffffffffffffffab
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000268 : 03300393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000264 : 00010703
  reg[14] <= 0000000000000033
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  293
IF ------
     pc : 000000000000028c
 is req : 1
 pc req : 0000000000000288
ID ------
  0000000000000270 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000026c : 1c771ae3
  op1     : 0000000000000033
  op2     : ffffffffffffffab
  alu     : ffffffffffffffde
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000033/ffffffffffffffab
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000268 : 03300393
  reg[ 7] <= 0000000000000033
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  294
IF ------
     pc : 0000000000000290
 is req : 1
 pc req : 000000000000028c
ID ------
  0000000000000270 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000026c : 1c771ae3
  op1     : 0000000000000033
  op2     : 0000000000000033
  alu     : 0000000000000066
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000033/0000000000000033
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  295
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000274 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000270 : 00900193
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000026c : 1c771ae3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  296
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  0000000000000278 : d8c10113
  itype : 000010
  imm   : fffffffffffffd8c
EX -----
  0000000000000274 : 00002117
  op1     : 0000000000000274
  op2     : 0000000000002000
  alu     : 0000000000002274
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000270 : 00900193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  000000000000026c : 1c771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  297
IF ------
     pc : 0000000000000290
 is req : 0
 pc req : 000000000000028c
ID ------
  000000000000027c : 02300093
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000278 : d8c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd8c
  alu     : 0000000000001d8c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000274 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000270 : 00900193
  reg[ 3] <= 0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  298
IF ------
     pc : 0000000000000294
 is req : 1
 pc req : 0000000000000290
ID ------
  000000000000027c : 02300093
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000278 : d8c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd8c
  alu     : 0000000000001d8c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000274 : 00002117
  reg[ 2] <= 0000000000002274
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  299
IF ------
     pc : 0000000000000298
 is req : 1
 pc req : 0000000000000294
ID ------
  000000000000027c : 02300093
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000278 : d8c10113
  op1     : 0000000000002274
  op2     : fffffffffffffd8c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002274/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  300
IF ------
     pc : 000000000000029c
 is req : 1
 pc req : 0000000000000298
ID ------
  0000000000000280 : 001100a3
  itype : 000100
  imm   : 0000000000000001
EX -----
  000000000000027c : 02300093
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000278 : d8c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  301
IF ------
     pc : 00000000000002a0
 is req : 1
 pc req : 000000000000029c
ID ------
  0000000000000284 : 00110703
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000280 : 001100a3
  op1     : 0000000000002274
  op2     : 0000000000000001
  alu     : 0000000000002275
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002274/0000000000000033
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000027c : 02300093
	mem stall : 0
	mem rdata : ffffffffffffffd6
WB ----
  0000000000000278 : d8c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  302
IF ------
     pc : 00000000000002a4
 is req : 1
 pc req : 00000000000002a0
ID ------
  0000000000000284 : 00110703
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000280 : 001100a3
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000033
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000027c : 02300093
  reg[ 1] <= 0000000000000023
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  303
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  0000000000000284 : 00110703
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000280 : 001100a3
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  304
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  0000000000000288 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000284 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000280 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  305
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  0000000000000288 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000284 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000280 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  306
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  0000000000000288 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000284 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000280 : 001100a3
	mem stall : 1
	mem rdata : ffffffffffffffcd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  307
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  0000000000000288 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000284 : 00110703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000280 : 001100a3
	mem stall : 0
	mem rdata : ffffffffffffffcd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  308
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  000000000000028c : 1a771ae3
  itype : 001000
  imm   : 00000000000009b4
EX -----
  0000000000000288 : 02300393
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000284 : 00110703
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
  0000000000000280 : 001100a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  309
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  000000000000028c : 1a771ae3
  itype : 001000
  imm   : 00000000000009b4
EX -----
  0000000000000288 : 02300393
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000284 : 00110703
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  310
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  000000000000028c : 1a771ae3
  itype : 001000
  imm   : 00000000000009b4
EX -----
  0000000000000288 : 02300393
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000284 : 00110703
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  311
IF ------
     pc : 00000000000002a4
 is req : 0
 pc req : 00000000000002a0
ID ------
  0000000000000290 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000028c : 1a771ae3
  op1     : 0000000000000033
  op2     : 0000000000000033
  alu     : 0000000000000066
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000033/0000000000000033
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000288 : 02300393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000284 : 00110703
  reg[14] <= 0000000000000023
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  312
IF ------
     pc : 00000000000002a8
 is req : 1
 pc req : 00000000000002a4
ID ------
  0000000000000290 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000028c : 1a771ae3
  op1     : 0000000000000023
  op2     : 0000000000000033
  alu     : 0000000000000056
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000023/0000000000000033
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000288 : 02300393
  reg[ 7] <= 0000000000000023
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  313
IF ------
     pc : 00000000000002ac
 is req : 1
 pc req : 00000000000002a8
ID ------
  0000000000000290 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000028c : 1a771ae3
  op1     : 0000000000000023
  op2     : 0000000000000023
  alu     : 0000000000000046
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000023/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  314
IF ------
     pc : 00000000000002b0
 is req : 1
 pc req : 00000000000002ac
ID ------
  0000000000000294 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000290 : 00a00193
  op1     : 0000000000000000
  op2     : 000000000000000a
  alu     : 000000000000000a
  rs1/rs2 : 0/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000028c : 1a771ae3
	mem stall : 0
	mem rdata : 0000000000001877
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  315
IF ------
     pc : 00000000000002b4
 is req : 1
 pc req : 00000000000002b0
ID ------
  0000000000000298 : d6c10113
  itype : 000010
  imm   : fffffffffffffd6c
EX -----
  0000000000000294 : 00002117
  op1     : 0000000000000294
  op2     : 0000000000002000
  alu     : 0000000000002294
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000290 : 00a00193
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000028c : 1a771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  316
IF ------
     pc : 00000000000002b8
 is req : 1
 pc req : 00000000000002b4
ID ------
  000000000000029c : 02200093
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000298 : d6c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd6c
  alu     : 0000000000001d6c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000294 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000290 : 00a00193
  reg[ 3] <= 000000000000000a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  317
IF ------
     pc : 00000000000002bc
 is req : 1
 pc req : 00000000000002b8
ID ------
  000000000000029c : 02200093
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000298 : d6c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd6c
  alu     : 0000000000001d6c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000294 : 00002117
  reg[ 2] <= 0000000000002294
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  318
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  000000000000029c : 02200093
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000298 : d6c10113
  op1     : 0000000000002294
  op2     : fffffffffffffd6c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002294/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  319
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a0 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  000000000000029c : 02200093
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002294
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000298 : d6c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  320
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a0 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  000000000000029c : 02200093
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002294
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000298 : d6c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  321
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a0 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  000000000000029c : 02200093
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  322
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a4 : 00210703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000002a0 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000029c : 02200093
	mem stall : 0
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  323
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a4 : 00210703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000002a0 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000029c : 02200093
  reg[ 1] <= 0000000000000022
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  324
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a4 : 00210703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000002a0 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000022
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  325
IF ------
     pc : 00000000000002bc
 is req : 0
 pc req : 00000000000002b8
ID ------
  00000000000002a8 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000002a4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a0 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  326
IF ------
     pc : 00000000000002c0
 is req : 1
 pc req : 00000000000002bc
ID ------
  00000000000002a8 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000002a4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a0 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  327
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a8 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000002a4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a0 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  328
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002a8 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000002a4 : 00210703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a0 : 00110123
	mem stall : 0
	mem rdata : ffffffffffffffcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  329
IF ------
     pc : 00000000000002c0
 is req : 0
 pc req : 00000000000002bc
ID ------
  00000000000002ac : 18771ae3
  itype : 001000
  imm   : 0000000000000994
EX -----
  00000000000002a8 : 02200393
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a4 : 00210703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
  00000000000002a0 : 00110123
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  330
IF ------
     pc : 00000000000002c4
 is req : 1
 pc req : 00000000000002c0
ID ------
  00000000000002ac : 18771ae3
  itype : 001000
  imm   : 0000000000000994
EX -----
  00000000000002a8 : 02200393
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002a4 : 00210703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  331
IF ------
     pc : 00000000000002c4
 is req : 0
 pc req : 00000000000002c0
ID ------
  00000000000002ac : 18771ae3
  itype : 001000
  imm   : 0000000000000994
EX -----
  00000000000002a8 : 02200393
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a4 : 00210703
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  332
IF ------
     pc : 00000000000002c8
 is req : 1
 pc req : 00000000000002c4
ID ------
  00000000000002b0 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002ac : 18771ae3
  op1     : 0000000000000023
  op2     : 0000000000000023
  alu     : 0000000000000046
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000023/0000000000000023
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000002a8 : 02200393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  00000000000002a4 : 00210703
  reg[14] <= 0000000000000022
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  333
IF ------
     pc : 00000000000002cc
 is req : 1
 pc req : 00000000000002c8
ID ------
  00000000000002b0 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002ac : 18771ae3
  op1     : 0000000000000022
  op2     : 0000000000000023
  alu     : 0000000000000045
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000022/0000000000000023
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002a8 : 02200393
  reg[ 7] <= 0000000000000022
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  334
IF ------
     pc : 00000000000002d0
 is req : 1
 pc req : 00000000000002cc
ID ------
  00000000000002b0 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  00000000000002ac : 18771ae3
  op1     : 0000000000000022
  op2     : 0000000000000022
  alu     : 0000000000000044
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000022/0000000000000022
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  335
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002b4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000002b0 : 00b00193
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002ac : 18771ae3
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  336
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002b8 : d4c10113
  itype : 000010
  imm   : fffffffffffffd4c
EX -----
  00000000000002b4 : 00002117
  op1     : 00000000000002b4
  op2     : 0000000000002000
  alu     : 00000000000022b4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002b0 : 00b00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002ac : 18771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  337
IF ------
     pc : 00000000000002d0
 is req : 0
 pc req : 00000000000002cc
ID ------
  00000000000002bc : 01200093
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002b8 : d4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd4c
  alu     : 0000000000001d4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002b4 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000002b0 : 00b00193
  reg[ 3] <= 000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  338
IF ------
     pc : 00000000000002d4
 is req : 1
 pc req : 00000000000002d0
ID ------
  00000000000002bc : 01200093
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002b8 : d4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd4c
  alu     : 0000000000001d4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002b4 : 00002117
  reg[ 2] <= 00000000000022b4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  339
IF ------
     pc : 00000000000002d8
 is req : 1
 pc req : 00000000000002d4
ID ------
  00000000000002bc : 01200093
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002b8 : d4c10113
  op1     : 00000000000022b4
  op2     : fffffffffffffd4c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000022b4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  340
IF ------
     pc : 00000000000002dc
 is req : 1
 pc req : 00000000000002d8
ID ------
  00000000000002c0 : 001101a3
  itype : 000100
  imm   : 0000000000000003
EX -----
  00000000000002bc : 01200093
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002b8 : d4c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  341
IF ------
     pc : 00000000000002e0
 is req : 1
 pc req : 00000000000002dc
ID ------
  00000000000002c4 : 00310703
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000002c0 : 001101a3
  op1     : 00000000000022b4
  op2     : 0000000000000003
  alu     : 00000000000022b7
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000022b4/0000000000000022
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002bc : 01200093
	mem stall : 0
	mem rdata : ffffffffffffffc1
WB ----
  00000000000002b8 : d4c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  342
IF ------
     pc : 00000000000002e4
 is req : 1
 pc req : 00000000000002e0
ID ------
  00000000000002c4 : 00310703
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000002c0 : 001101a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000022
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002bc : 01200093
  reg[ 1] <= 0000000000000012
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  343
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c4 : 00310703
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000002c0 : 001101a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000012
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  344
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002c4 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c0 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  345
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002c4 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c0 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  346
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002c4 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c0 : 001101a3
	mem stall : 1
	mem rdata : ffffffffffffffbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  347
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002c8 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  00000000000002c4 : 00310703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002c0 : 001101a3
	mem stall : 0
	mem rdata : ffffffffffffffbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  348
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002cc : 16771ae3
  itype : 001000
  imm   : 0000000000000974
EX -----
  00000000000002c8 : 01200393
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c4 : 00310703
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
  00000000000002c0 : 001101a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  349
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002cc : 16771ae3
  itype : 001000
  imm   : 0000000000000974
EX -----
  00000000000002c8 : 01200393
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002c4 : 00310703
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  350
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002cc : 16771ae3
  itype : 001000
  imm   : 0000000000000974
EX -----
  00000000000002c8 : 01200393
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002c4 : 00310703
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  351
IF ------
     pc : 00000000000002e4
 is req : 0
 pc req : 00000000000002e0
ID ------
  00000000000002d0 : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002cc : 16771ae3
  op1     : 0000000000000022
  op2     : 0000000000000022
  alu     : 0000000000000044
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000022/0000000000000022
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000002c8 : 01200393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  00000000000002c4 : 00310703
  reg[14] <= 0000000000000012
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  352
IF ------
     pc : 00000000000002e8
 is req : 1
 pc req : 00000000000002e4
ID ------
  00000000000002d0 : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002cc : 16771ae3
  op1     : 0000000000000012
  op2     : 0000000000000022
  alu     : 0000000000000034
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000012/0000000000000022
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002c8 : 01200393
  reg[ 7] <= 0000000000000012
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  353
IF ------
     pc : 00000000000002ec
 is req : 1
 pc req : 00000000000002e8
ID ------
  00000000000002d0 : 00c00193
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000002cc : 16771ae3
  op1     : 0000000000000012
  op2     : 0000000000000012
  alu     : 0000000000000024
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000012/0000000000000012
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  354
IF ------
     pc : 00000000000002f0
 is req : 1
 pc req : 00000000000002ec
ID ------
  00000000000002d4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000002d0 : 00c00193
  op1     : 0000000000000000
  op2     : 000000000000000c
  alu     : 000000000000000c
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002cc : 16771ae3
	mem stall : 0
	mem rdata : 0000000000001ae3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  355
IF ------
     pc : 00000000000002f4
 is req : 1
 pc req : 00000000000002f0
ID ------
  00000000000002d8 : d2c10113
  itype : 000010
  imm   : fffffffffffffd2c
EX -----
  00000000000002d4 : 00002117
  op1     : 00000000000002d4
  op2     : 0000000000002000
  alu     : 00000000000022d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d0 : 00c00193
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  00000000000002cc : 16771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  356
IF ------
     pc : 00000000000002f8
 is req : 1
 pc req : 00000000000002f4
ID ------
  00000000000002dc : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002d8 : d2c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd2c
  alu     : 0000000000001d2c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002d4 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000002d0 : 00c00193
  reg[ 3] <= 000000000000000c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  357
IF ------
     pc : 00000000000002fc
 is req : 1
 pc req : 00000000000002f8
ID ------
  00000000000002dc : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002d8 : d2c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd2c
  alu     : 0000000000001d2c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002d4 : 00002117
  reg[ 2] <= 00000000000022d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  358
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002dc : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002d8 : d2c10113
  op1     : 00000000000022d4
  op2     : fffffffffffffd2c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000022d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  359
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002e0 : 00110223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000002dc : 01100093
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002d8 : d2c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  360
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002e4 : 00410703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002e0 : 00110223
  op1     : 00000000000022d4
  op2     : 0000000000000004
  alu     : 00000000000022d8
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000022d4/0000000000000012
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002dc : 01100093
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000002d8 : d2c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  361
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002e4 : 00410703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002e0 : 00110223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000012
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002dc : 01100093
  reg[ 1] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  362
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002e4 : 00410703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000002e0 : 00110223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  363
IF ------
     pc : 00000000000002fc
 is req : 0
 pc req : 00000000000002f8
ID ------
  00000000000002e8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002e4 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e0 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  364
IF ------
     pc : 0000000000000300
 is req : 1
 pc req : 00000000000002fc
ID ------
  00000000000002e8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002e4 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e0 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  365
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002e4 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e0 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffffbb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  366
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002e8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000002e4 : 00410703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002e0 : 00110223
	mem stall : 0
	mem rdata : ffffffffffffffbb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  367
IF ------
     pc : 0000000000000300
 is req : 0
 pc req : 00000000000002fc
ID ------
  00000000000002ec : 14771ae3
  itype : 001000
  imm   : 0000000000000954
EX -----
  00000000000002e8 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e4 : 00410703
	mem stall : 1
	mem rdata : 0000000000000003
WB ----
  00000000000002e0 : 00110223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  368
IF ------
     pc : 0000000000000304
 is req : 1
 pc req : 0000000000000300
ID ------
  00000000000002ec : 14771ae3
  itype : 001000
  imm   : 0000000000000954
EX -----
  00000000000002e8 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000002e4 : 00410703
	mem stall : 1
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  369
IF ------
     pc : 0000000000000304
 is req : 0
 pc req : 0000000000000300
ID ------
  00000000000002ec : 14771ae3
  itype : 001000
  imm   : 0000000000000954
EX -----
  00000000000002e8 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002e4 : 00410703
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  370
IF ------
     pc : 0000000000000308
 is req : 1
 pc req : 0000000000000304
ID ------
  00000000000002f0 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000002ec : 14771ae3
  op1     : 0000000000000012
  op2     : 0000000000000012
  alu     : 0000000000000024
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000012/0000000000000012
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000002e8 : 01100393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  00000000000002e4 : 00410703
  reg[14] <= 0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  371
IF ------
     pc : 000000000000030c
 is req : 1
 pc req : 0000000000000308
ID ------
  00000000000002f0 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000002ec : 14771ae3
  op1     : 0000000000000011
  op2     : 0000000000000012
  alu     : 0000000000000023
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000012
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000002e8 : 01100393
  reg[ 7] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  372
IF ------
     pc : 0000000000000310
 is req : 1
 pc req : 000000000000030c
ID ------
  00000000000002f0 : 00d00193
  itype : 000010
  imm   : 000000000000000d
EX -----
  00000000000002ec : 14771ae3
  op1     : 0000000000000011
  op2     : 0000000000000011
  alu     : 0000000000000022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  373
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002f4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000002f0 : 00d00193
  op1     : 0000000000000000
  op2     : 000000000000000d
  alu     : 000000000000000d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002ec : 14771ae3
	mem stall : 0
	mem rdata : 00000000000000e0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  374
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002f8 : d0c10113
  itype : 000010
  imm   : fffffffffffffd0c
EX -----
  00000000000002f4 : 00002117
  op1     : 00000000000002f4
  op2     : 0000000000002000
  alu     : 00000000000022f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002f0 : 00d00193
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
  00000000000002ec : 14771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  375
IF ------
     pc : 0000000000000310
 is req : 0
 pc req : 000000000000030c
ID ------
  00000000000002fc : 00100093
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002f8 : d0c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd0c
  alu     : 0000000000001d0c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002f4 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000002f0 : 00d00193
  reg[ 3] <= 000000000000000d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  376
IF ------
     pc : 0000000000000314
 is req : 1
 pc req : 0000000000000310
ID ------
  00000000000002fc : 00100093
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002f8 : d0c10113
  op1     : 0000000000002000
  op2     : fffffffffffffd0c
  alu     : 0000000000001d0c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002f4 : 00002117
  reg[ 2] <= 00000000000022f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  377
IF ------
     pc : 0000000000000318
 is req : 1
 pc req : 0000000000000314
ID ------
  00000000000002fc : 00100093
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002f8 : d0c10113
  op1     : 00000000000022f4
  op2     : fffffffffffffd0c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000022f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  378
IF ------
     pc : 000000000000031c
 is req : 1
 pc req : 0000000000000318
ID ------
  0000000000000300 : 001102a3
  itype : 000100
  imm   : 0000000000000005
EX -----
  00000000000002fc : 00100093
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002f8 : d0c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  379
IF ------
     pc : 0000000000000320
 is req : 1
 pc req : 000000000000031c
ID ------
  0000000000000304 : 00510703
  itype : 000010
  imm   : 0000000000000005
EX -----
  0000000000000300 : 001102a3
  op1     : 00000000000022f4
  op2     : 0000000000000005
  alu     : 00000000000022f9
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000022f4/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002fc : 00100093
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000002f8 : d0c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  380
IF ------
     pc : 0000000000000324
 is req : 1
 pc req : 0000000000000320
ID ------
  0000000000000304 : 00510703
  itype : 000010
  imm   : 0000000000000005
EX -----
  0000000000000300 : 001102a3
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000002fc : 00100093
  reg[ 1] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  381
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000304 : 00510703
  itype : 000010
  imm   : 0000000000000005
EX -----
  0000000000000300 : 001102a3
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  382
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000304 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000047
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  383
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000304 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000047
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  384
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000304 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000300 : 001102a3
	mem stall : 1
	mem rdata : ffffffffffffffab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  385
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000308 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000304 : 00510703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000300 : 001102a3
	mem stall : 0
	mem rdata : ffffffffffffffab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  386
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  000000000000030c : 12771ae3
  itype : 001000
  imm   : 0000000000000934
EX -----
  0000000000000308 : 00100393
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000304 : 00510703
	mem stall : 1
	mem rdata : 0000000000000047
WB ----
  0000000000000300 : 001102a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  387
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  000000000000030c : 12771ae3
  itype : 001000
  imm   : 0000000000000934
EX -----
  0000000000000308 : 00100393
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000304 : 00510703
	mem stall : 1
	mem rdata : 0000000000000047
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  388
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  000000000000030c : 12771ae3
  itype : 001000
  imm   : 0000000000000934
EX -----
  0000000000000308 : 00100393
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000304 : 00510703
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  389
IF ------
     pc : 0000000000000324
 is req : 0
 pc req : 0000000000000320
ID ------
  0000000000000310 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  000000000000030c : 12771ae3
  op1     : 0000000000000011
  op2     : 0000000000000011
  alu     : 0000000000000022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000308 : 00100393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000304 : 00510703
  reg[14] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  390
IF ------
     pc : 0000000000000328
 is req : 1
 pc req : 0000000000000324
ID ------
  0000000000000310 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  000000000000030c : 12771ae3
  op1     : 0000000000000001
  op2     : 0000000000000011
  alu     : 0000000000000012
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000001/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000308 : 00100393
  reg[ 7] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  391
IF ------
     pc : 000000000000032c
 is req : 1
 pc req : 0000000000000328
ID ------
  0000000000000310 : 00e00193
  itype : 000010
  imm   : 000000000000000e
EX -----
  000000000000030c : 12771ae3
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  392
IF ------
     pc : 0000000000000330
 is req : 1
 pc req : 000000000000032c
ID ------
  0000000000000314 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000310 : 00e00193
  op1     : 0000000000000000
  op2     : 000000000000000e
  alu     : 000000000000000e
  rs1/rs2 : 0/14
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000030c : 12771ae3
	mem stall : 0
	mem rdata : 0000000000000330
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  393
IF ------
     pc : 0000000000000334
 is req : 1
 pc req : 0000000000000330
ID ------
  0000000000000318 : cec10113
  itype : 000010
  imm   : fffffffffffffcec
EX -----
  0000000000000314 : 00002117
  op1     : 0000000000000314
  op2     : 0000000000002000
  alu     : 0000000000002314
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000310 : 00e00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000030c : 12771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  394
IF ------
     pc : 0000000000000338
 is req : 1
 pc req : 0000000000000334
ID ------
  000000000000031c : 03300093
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000318 : cec10113
  op1     : 0000000000002000
  op2     : fffffffffffffcec
  alu     : 0000000000001cec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000314 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000310 : 00e00193
  reg[ 3] <= 000000000000000e
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  395
IF ------
     pc : 000000000000033c
 is req : 1
 pc req : 0000000000000338
ID ------
  000000000000031c : 03300093
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000318 : cec10113
  op1     : 0000000000002000
  op2     : fffffffffffffcec
  alu     : 0000000000001cec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000314 : 00002117
  reg[ 2] <= 0000000000002314
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  396
IF ------
     pc : 000000000000033c
 is req : 0
 pc req : 0000000000000338
ID ------
  000000000000031c : 03300093
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000318 : cec10113
  op1     : 0000000000002314
  op2     : fffffffffffffcec
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002314/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  397
IF ------
     pc : 000000000000033c
 is req : 0
 pc req : 0000000000000338
ID ------
  0000000000000320 : 00110023
  itype : 000100
  imm   : 0000000000000000
EX -----
  000000000000031c : 03300093
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000318 : cec10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  398
IF ------
     pc : 000000000000033c
 is req : 0
 pc req : 0000000000000338
ID ------
  0000000000000324 : 00014703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000320 : 00110023
  op1     : 0000000000002314
  op2     : 0000000000000000
  alu     : 0000000000002314
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002314/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000031c : 03300093
	mem stall : 0
	mem rdata : ffffffffffffffcc
WB ----
  0000000000000318 : cec10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  399
IF ------
     pc : 000000000000033c
 is req : 0
 pc req : 0000000000000338
ID ------
  0000000000000324 : 00014703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000320 : 00110023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000031c : 03300093
  reg[ 1] <= 0000000000000033
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  400
IF ------
     pc : 000000000000033c
 is req : 0
 pc req : 0000000000000338
ID ------
  0000000000000324 : 00014703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000320 : 00110023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000033
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  401
IF ------
     pc : 000000000000033c
 is req : 0
 pc req : 0000000000000338
ID ------
  0000000000000328 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000324 : 00014703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000320 : 00110023
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  402
IF ------
     pc : 0000000000000340
 is req : 1
 pc req : 000000000000033c
ID ------
  0000000000000328 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000324 : 00014703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000320 : 00110023
	mem stall : 1
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  403
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  0000000000000328 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000324 : 00014703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000320 : 00110023
	mem stall : 1
	mem rdata : 0000000000000033
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  404
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  0000000000000328 : 03300393
  itype : 000010
  imm   : 0000000000000033
EX -----
  0000000000000324 : 00014703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000320 : 00110023
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  405
IF ------
     pc : 0000000000000340
 is req : 0
 pc req : 000000000000033c
ID ------
  000000000000032c : 10771ae3
  itype : 001000
  imm   : 0000000000000914
EX -----
  0000000000000328 : 03300393
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000324 : 00014703
	mem stall : 1
	mem rdata : 00000000000000a3
WB ----
  0000000000000320 : 00110023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  406
IF ------
     pc : 0000000000000344
 is req : 1
 pc req : 0000000000000340
ID ------
  000000000000032c : 10771ae3
  itype : 001000
  imm   : 0000000000000914
EX -----
  0000000000000328 : 03300393
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000324 : 00014703
	mem stall : 1
	mem rdata : 00000000000000a3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  407
IF ------
     pc : 0000000000000344
 is req : 0
 pc req : 0000000000000340
ID ------
  000000000000032c : 10771ae3
  itype : 001000
  imm   : 0000000000000914
EX -----
  0000000000000328 : 03300393
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000324 : 00014703
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  408
IF ------
     pc : 0000000000000348
 is req : 1
 pc req : 0000000000000344
ID ------
  0000000000000330 : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000032c : 10771ae3
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000328 : 03300393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000324 : 00014703
  reg[14] <= 0000000000000033
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  409
IF ------
     pc : 000000000000034c
 is req : 1
 pc req : 0000000000000348
ID ------
  0000000000000330 : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000032c : 10771ae3
  op1     : 0000000000000033
  op2     : 0000000000000001
  alu     : 0000000000000034
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000033/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000328 : 03300393
  reg[ 7] <= 0000000000000033
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  410
IF ------
     pc : 0000000000000350
 is req : 1
 pc req : 000000000000034c
ID ------
  0000000000000330 : 00f00193
  itype : 000010
  imm   : 000000000000000f
EX -----
  000000000000032c : 10771ae3
  op1     : 0000000000000033
  op2     : 0000000000000033
  alu     : 0000000000000066
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000033/0000000000000033
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  411
IF ------
     pc : 0000000000000350
 is req : 0
 pc req : 000000000000034c
ID ------
  0000000000000334 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000330 : 00f00193
  op1     : 0000000000000000
  op2     : 000000000000000f
  alu     : 000000000000000f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000032c : 10771ae3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  412
IF ------
     pc : 0000000000000350
 is req : 0
 pc req : 000000000000034c
ID ------
  0000000000000338 : ccc10113
  itype : 000010
  imm   : fffffffffffffccc
EX -----
  0000000000000334 : 00002117
  op1     : 0000000000000334
  op2     : 0000000000002000
  alu     : 0000000000002334
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000330 : 00f00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000032c : 10771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  413
IF ------
     pc : 0000000000000350
 is req : 0
 pc req : 000000000000034c
ID ------
  000000000000033c : 02300093
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000338 : ccc10113
  op1     : 0000000000002000
  op2     : fffffffffffffccc
  alu     : 0000000000001ccc
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000334 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000330 : 00f00193
  reg[ 3] <= 000000000000000f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  414
IF ------
     pc : 0000000000000354
 is req : 1
 pc req : 0000000000000350
ID ------
  000000000000033c : 02300093
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000338 : ccc10113
  op1     : 0000000000002000
  op2     : fffffffffffffccc
  alu     : 0000000000001ccc
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000334 : 00002117
  reg[ 2] <= 0000000000002334
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  415
IF ------
     pc : 0000000000000358
 is req : 1
 pc req : 0000000000000354
ID ------
  000000000000033c : 02300093
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000338 : ccc10113
  op1     : 0000000000002334
  op2     : fffffffffffffccc
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002334/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  416
IF ------
     pc : 000000000000035c
 is req : 1
 pc req : 0000000000000358
ID ------
  0000000000000340 : 001100a3
  itype : 000100
  imm   : 0000000000000001
EX -----
  000000000000033c : 02300093
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/000000000000000f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000338 : ccc10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  417
IF ------
     pc : 0000000000000360
 is req : 1
 pc req : 000000000000035c
ID ------
  0000000000000344 : 00114703
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000340 : 001100a3
  op1     : 0000000000002334
  op2     : 0000000000000001
  alu     : 0000000000002335
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002334/0000000000000033
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000033c : 02300093
	mem stall : 0
	mem rdata : ffffffffffffffca
WB ----
  0000000000000338 : ccc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  418
IF ------
     pc : 0000000000000364
 is req : 1
 pc req : 0000000000000360
ID ------
  0000000000000344 : 00114703
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000340 : 001100a3
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000033
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000033c : 02300093
  reg[ 1] <= 0000000000000023
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  419
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  0000000000000344 : 00114703
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000340 : 001100a3
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  420
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  0000000000000348 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000344 : 00114703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000340 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  421
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  0000000000000348 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000344 : 00114703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000340 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  422
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  0000000000000348 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000344 : 00114703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000340 : 001100a3
	mem stall : 1
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  423
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  0000000000000348 : 02300393
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000344 : 00114703
  op1     : 0000000000002000
  op2     : 0000000000000001
  alu     : 0000000000002001
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000340 : 001100a3
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  424
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  000000000000034c : 0e771ae3
  itype : 001000
  imm   : 00000000000008f4
EX -----
  0000000000000348 : 02300393
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/000000000000000f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000344 : 00114703
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
  0000000000000340 : 001100a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  425
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  000000000000034c : 0e771ae3
  itype : 001000
  imm   : 00000000000008f4
EX -----
  0000000000000348 : 02300393
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/000000000000000f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000344 : 00114703
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  426
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  000000000000034c : 0e771ae3
  itype : 001000
  imm   : 00000000000008f4
EX -----
  0000000000000348 : 02300393
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/000000000000000f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000344 : 00114703
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  427
IF ------
     pc : 0000000000000364
 is req : 0
 pc req : 0000000000000360
ID ------
  0000000000000350 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  000000000000034c : 0e771ae3
  op1     : 0000000000000033
  op2     : 0000000000000033
  alu     : 0000000000000066
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000033/0000000000000033
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000348 : 02300393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000344 : 00114703
  reg[14] <= 0000000000000023
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  428
IF ------
     pc : 0000000000000368
 is req : 1
 pc req : 0000000000000364
ID ------
  0000000000000350 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  000000000000034c : 0e771ae3
  op1     : 0000000000000023
  op2     : 0000000000000033
  alu     : 0000000000000056
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000023/0000000000000033
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000348 : 02300393
  reg[ 7] <= 0000000000000023
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  429
IF ------
     pc : 000000000000036c
 is req : 1
 pc req : 0000000000000368
ID ------
  0000000000000350 : 01000193
  itype : 000010
  imm   : 0000000000000010
EX -----
  000000000000034c : 0e771ae3
  op1     : 0000000000000023
  op2     : 0000000000000023
  alu     : 0000000000000046
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000023/0000000000000023
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  430
IF ------
     pc : 0000000000000370
 is req : 1
 pc req : 000000000000036c
ID ------
  0000000000000354 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000350 : 01000193
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000034c : 0e771ae3
	mem stall : 0
	mem rdata : 0000000000000c77
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  431
IF ------
     pc : 0000000000000374
 is req : 1
 pc req : 0000000000000370
ID ------
  0000000000000358 : cac10113
  itype : 000010
  imm   : fffffffffffffcac
EX -----
  0000000000000354 : 00002117
  op1     : 0000000000000354
  op2     : 0000000000002000
  alu     : 0000000000002354
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000350 : 01000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000034c : 0e771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  432
IF ------
     pc : 0000000000000378
 is req : 1
 pc req : 0000000000000374
ID ------
  000000000000035c : 02200093
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000358 : cac10113
  op1     : 0000000000002000
  op2     : fffffffffffffcac
  alu     : 0000000000001cac
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000354 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000350 : 01000193
  reg[ 3] <= 0000000000000010
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  433
IF ------
     pc : 000000000000037c
 is req : 1
 pc req : 0000000000000378
ID ------
  000000000000035c : 02200093
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000358 : cac10113
  op1     : 0000000000002000
  op2     : fffffffffffffcac
  alu     : 0000000000001cac
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000354 : 00002117
  reg[ 2] <= 0000000000002354
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  434
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  000000000000035c : 02200093
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000358 : cac10113
  op1     : 0000000000002354
  op2     : fffffffffffffcac
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002354/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  435
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000360 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  000000000000035c : 02200093
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002354
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000358 : cac10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  436
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000360 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  000000000000035c : 02200093
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002354
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000358 : cac10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  437
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000360 : 00110123
  itype : 000100
  imm   : 0000000000000002
EX -----
  000000000000035c : 02200093
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  438
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000364 : 00214703
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000360 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000035c : 02200093
	mem stall : 0
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  439
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000364 : 00214703
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000360 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000023
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000035c : 02200093
  reg[ 1] <= 0000000000000022
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  440
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000364 : 00214703
  itype : 000010
  imm   : 0000000000000002
EX -----
  0000000000000360 : 00110123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000022
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  441
IF ------
     pc : 000000000000037c
 is req : 0
 pc req : 0000000000000378
ID ------
  0000000000000368 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000364 : 00214703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000360 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  442
IF ------
     pc : 0000000000000380
 is req : 1
 pc req : 000000000000037c
ID ------
  0000000000000368 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000364 : 00214703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000360 : 00110123
	mem stall : 1
	mem rdata : ffffffffffffffc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  443
IF ------
     pc : 0000000000000380
 is req : 0
 pc req : 000000000000037c
ID ------
  0000000000000368 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000364 : 00214703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000360 : 00110123
	mem stall : 1
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  444
IF ------
     pc : 0000000000000380
 is req : 0
 pc req : 000000000000037c
ID ------
  0000000000000368 : 02200393
  itype : 000010
  imm   : 0000000000000022
EX -----
  0000000000000364 : 00214703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000360 : 00110123
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  445
IF ------
     pc : 0000000000000380
 is req : 0
 pc req : 000000000000037c
ID ------
  000000000000036c : 0c771ae3
  itype : 001000
  imm   : 00000000000008d4
EX -----
  0000000000000368 : 02200393
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000364 : 00214703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
  0000000000000360 : 00110123
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  446
IF ------
     pc : 0000000000000384
 is req : 1
 pc req : 0000000000000380
ID ------
  000000000000036c : 0c771ae3
  itype : 001000
  imm   : 00000000000008d4
EX -----
  0000000000000368 : 02200393
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000364 : 00214703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  447
IF ------
     pc : 0000000000000384
 is req : 0
 pc req : 0000000000000380
ID ------
  000000000000036c : 0c771ae3
  itype : 001000
  imm   : 00000000000008d4
EX -----
  0000000000000368 : 02200393
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000364 : 00214703
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  448
IF ------
     pc : 0000000000000388
 is req : 1
 pc req : 0000000000000384
ID ------
  0000000000000370 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000036c : 0c771ae3
  op1     : 0000000000000023
  op2     : 0000000000000023
  alu     : 0000000000000046
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000023/0000000000000023
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000368 : 02200393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  0000000000000364 : 00214703
  reg[14] <= 0000000000000022
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  449
IF ------
     pc : 000000000000038c
 is req : 1
 pc req : 0000000000000388
ID ------
  0000000000000370 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000036c : 0c771ae3
  op1     : 0000000000000022
  op2     : 0000000000000023
  alu     : 0000000000000045
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000022/0000000000000023
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000368 : 02200393
  reg[ 7] <= 0000000000000022
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  450
IF ------
     pc : 0000000000000390
 is req : 1
 pc req : 000000000000038c
ID ------
  0000000000000370 : 01100193
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000036c : 0c771ae3
  op1     : 0000000000000022
  op2     : 0000000000000022
  alu     : 0000000000000044
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000022/0000000000000022
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  451
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000374 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000370 : 01100193
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000036c : 0c771ae3
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  452
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  0000000000000378 : c8c10113
  itype : 000010
  imm   : fffffffffffffc8c
EX -----
  0000000000000374 : 00002117
  op1     : 0000000000000374
  op2     : 0000000000002000
  alu     : 0000000000002374
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000370 : 01100193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  000000000000036c : 0c771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  453
IF ------
     pc : 0000000000000390
 is req : 0
 pc req : 000000000000038c
ID ------
  000000000000037c : 01200093
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000378 : c8c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc8c
  alu     : 0000000000001c8c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000374 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000370 : 01100193
  reg[ 3] <= 0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  454
IF ------
     pc : 0000000000000394
 is req : 1
 pc req : 0000000000000390
ID ------
  000000000000037c : 01200093
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000378 : c8c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc8c
  alu     : 0000000000001c8c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000374 : 00002117
  reg[ 2] <= 0000000000002374
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  455
IF ------
     pc : 0000000000000398
 is req : 1
 pc req : 0000000000000394
ID ------
  000000000000037c : 01200093
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000378 : c8c10113
  op1     : 0000000000002374
  op2     : fffffffffffffc8c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002374/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  456
IF ------
     pc : 000000000000039c
 is req : 1
 pc req : 0000000000000398
ID ------
  0000000000000380 : 001101a3
  itype : 000100
  imm   : 0000000000000003
EX -----
  000000000000037c : 01200093
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000378 : c8c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  457
IF ------
     pc : 00000000000003a0
 is req : 1
 pc req : 000000000000039c
ID ------
  0000000000000384 : 00314703
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000380 : 001101a3
  op1     : 0000000000002374
  op2     : 0000000000000003
  alu     : 0000000000002377
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002374/0000000000000022
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000037c : 01200093
	mem stall : 0
	mem rdata : ffffffffffffffc1
WB ----
  0000000000000378 : c8c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  458
IF ------
     pc : 00000000000003a4
 is req : 1
 pc req : 00000000000003a0
ID ------
  0000000000000384 : 00314703
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000380 : 001101a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000022
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000037c : 01200093
  reg[ 1] <= 0000000000000012
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  459
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000384 : 00314703
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000380 : 001101a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000012
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  460
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000388 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000384 : 00314703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000380 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  461
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000388 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000384 : 00314703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000380 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  462
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000388 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000384 : 00314703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000380 : 001101a3
	mem stall : 1
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  463
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000388 : 01200393
  itype : 000010
  imm   : 0000000000000012
EX -----
  0000000000000384 : 00314703
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 2/3
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000380 : 001101a3
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr =  2
compare = 0
check_start

#                  464
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  000000000000038c : 0a771ae3
  itype : 001000
  imm   : 00000000000008b4
EX -----
  0000000000000388 : 01200393
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000384 : 00314703
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
  0000000000000380 : 001101a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  465
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  000000000000038c : 0a771ae3
  itype : 001000
  imm   : 00000000000008b4
EX -----
  0000000000000388 : 01200393
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000384 : 00314703
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  466
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  000000000000038c : 0a771ae3
  itype : 001000
  imm   : 00000000000008b4
EX -----
  0000000000000388 : 01200393
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000384 : 00314703
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  467
IF ------
     pc : 00000000000003a4
 is req : 0
 pc req : 00000000000003a0
ID ------
  0000000000000390 : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  000000000000038c : 0a771ae3
  op1     : 0000000000000022
  op2     : 0000000000000022
  alu     : 0000000000000044
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000022/0000000000000022
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000388 : 01200393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  0000000000000384 : 00314703
  reg[14] <= 0000000000000012
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  468
IF ------
     pc : 00000000000003a8
 is req : 1
 pc req : 00000000000003a4
ID ------
  0000000000000390 : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  000000000000038c : 0a771ae3
  op1     : 0000000000000012
  op2     : 0000000000000022
  alu     : 0000000000000034
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000012/0000000000000022
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000388 : 01200393
  reg[ 7] <= 0000000000000012
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  469
IF ------
     pc : 00000000000003ac
 is req : 1
 pc req : 00000000000003a8
ID ------
  0000000000000390 : 01200193
  itype : 000010
  imm   : 0000000000000012
EX -----
  000000000000038c : 0a771ae3
  op1     : 0000000000000012
  op2     : 0000000000000012
  alu     : 0000000000000024
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000012/0000000000000012
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  470
IF ------
     pc : 00000000000003b0
 is req : 1
 pc req : 00000000000003ac
ID ------
  0000000000000394 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000390 : 01200193
  op1     : 0000000000000000
  op2     : 0000000000000012
  alu     : 0000000000000012
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000038c : 0a771ae3
	mem stall : 0
	mem rdata : 0000000000001ae3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  471
IF ------
     pc : 00000000000003b4
 is req : 1
 pc req : 00000000000003b0
ID ------
  0000000000000398 : c6c10113
  itype : 000010
  imm   : fffffffffffffc6c
EX -----
  0000000000000394 : 00002117
  op1     : 0000000000000394
  op2     : 0000000000002000
  alu     : 0000000000002394
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000390 : 01200193
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
  000000000000038c : 0a771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  472
IF ------
     pc : 00000000000003b8
 is req : 1
 pc req : 00000000000003b4
ID ------
  000000000000039c : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000398 : c6c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc6c
  alu     : 0000000000001c6c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000394 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000390 : 01200193
  reg[ 3] <= 0000000000000012
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  473
IF ------
     pc : 00000000000003bc
 is req : 1
 pc req : 00000000000003b8
ID ------
  000000000000039c : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000398 : c6c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc6c
  alu     : 0000000000001c6c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000394 : 00002117
  reg[ 2] <= 0000000000002394
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  474
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  000000000000039c : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000398 : c6c10113
  op1     : 0000000000002394
  op2     : fffffffffffffc6c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002394/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  475
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a0 : 00110223
  itype : 000100
  imm   : 0000000000000004
EX -----
  000000000000039c : 01100093
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000398 : c6c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  476
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : 00414703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003a0 : 00110223
  op1     : 0000000000002394
  op2     : 0000000000000004
  alu     : 0000000000002398
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002394/0000000000000012
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000039c : 01100093
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000398 : c6c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  477
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : 00414703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003a0 : 00110223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000012
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000039c : 01100093
  reg[ 1] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  478
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a4 : 00414703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000003a0 : 00110223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  479
IF ------
     pc : 00000000000003bc
 is req : 0
 pc req : 00000000000003b8
ID ------
  00000000000003a8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003a4 : 00414703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003a0 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  480
IF ------
     pc : 00000000000003c0
 is req : 1
 pc req : 00000000000003bc
ID ------
  00000000000003a8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003a4 : 00414703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003a0 : 00110223
	mem stall : 1
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  481
IF ------
     pc : 00000000000003c0
 is req : 0
 pc req : 00000000000003bc
ID ------
  00000000000003a8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003a4 : 00414703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003a0 : 00110223
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  482
IF ------
     pc : 00000000000003c0
 is req : 0
 pc req : 00000000000003bc
ID ------
  00000000000003a8 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  00000000000003a4 : 00414703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a0 : 00110223
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  483
IF ------
     pc : 00000000000003c0
 is req : 0
 pc req : 00000000000003bc
ID ------
  00000000000003ac : 08771ae3
  itype : 001000
  imm   : 0000000000000894
EX -----
  00000000000003a8 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003a4 : 00414703
	mem stall : 1
	mem rdata : 0000000000000003
WB ----
  00000000000003a0 : 00110223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  484
IF ------
     pc : 00000000000003c4
 is req : 1
 pc req : 00000000000003c0
ID ------
  00000000000003ac : 08771ae3
  itype : 001000
  imm   : 0000000000000894
EX -----
  00000000000003a8 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003a4 : 00414703
	mem stall : 1
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  485
IF ------
     pc : 00000000000003c4
 is req : 0
 pc req : 00000000000003c0
ID ------
  00000000000003ac : 08771ae3
  itype : 001000
  imm   : 0000000000000894
EX -----
  00000000000003a8 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003a4 : 00414703
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  486
IF ------
     pc : 00000000000003c8
 is req : 1
 pc req : 00000000000003c4
ID ------
  00000000000003b0 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  00000000000003ac : 08771ae3
  op1     : 0000000000000012
  op2     : 0000000000000012
  alu     : 0000000000000024
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000012/0000000000000012
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000003a8 : 01100393
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  00000000000003a4 : 00414703
  reg[14] <= 0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  487
IF ------
     pc : 00000000000003cc
 is req : 1
 pc req : 00000000000003c8
ID ------
  00000000000003b0 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  00000000000003ac : 08771ae3
  op1     : 0000000000000011
  op2     : 0000000000000012
  alu     : 0000000000000023
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000012
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003a8 : 01100393
  reg[ 7] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  488
IF ------
     pc : 00000000000003d0
 is req : 1
 pc req : 00000000000003cc
ID ------
  00000000000003b0 : 01300193
  itype : 000010
  imm   : 0000000000000013
EX -----
  00000000000003ac : 08771ae3
  op1     : 0000000000000011
  op2     : 0000000000000011
  alu     : 0000000000000022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  489
IF ------
     pc : 00000000000003d0
 is req : 0
 pc req : 00000000000003cc
ID ------
  00000000000003b4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000003b0 : 01300193
  op1     : 0000000000000000
  op2     : 0000000000000013
  alu     : 0000000000000013
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003ac : 08771ae3
	mem stall : 0
	mem rdata : 0000000000000140
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  490
IF ------
     pc : 00000000000003d0
 is req : 0
 pc req : 00000000000003cc
ID ------
  00000000000003b8 : c4c10113
  itype : 000010
  imm   : fffffffffffffc4c
EX -----
  00000000000003b4 : 00002117
  op1     : 00000000000003b4
  op2     : 0000000000002000
  alu     : 00000000000023b4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b0 : 01300193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000003ac : 08771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  491
IF ------
     pc : 00000000000003d0
 is req : 0
 pc req : 00000000000003cc
ID ------
  00000000000003bc : 00100093
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003b8 : c4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc4c
  alu     : 0000000000001c4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003b4 : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000003b0 : 01300193
  reg[ 3] <= 0000000000000013
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  492
IF ------
     pc : 00000000000003d4
 is req : 1
 pc req : 00000000000003d0
ID ------
  00000000000003bc : 00100093
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003b8 : c4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc4c
  alu     : 0000000000001c4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003b4 : 00002117
  reg[ 2] <= 00000000000023b4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  493
IF ------
     pc : 00000000000003d8
 is req : 1
 pc req : 00000000000003d4
ID ------
  00000000000003bc : 00100093
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003b8 : c4c10113
  op1     : 00000000000023b4
  op2     : fffffffffffffc4c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000023b4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  494
IF ------
     pc : 00000000000003dc
 is req : 1
 pc req : 00000000000003d8
ID ------
  00000000000003c0 : 001102a3
  itype : 000100
  imm   : 0000000000000005
EX -----
  00000000000003bc : 00100093
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003b8 : c4c10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  495
IF ------
     pc : 00000000000003e0
 is req : 1
 pc req : 00000000000003dc
ID ------
  00000000000003c4 : 00514703
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000003c0 : 001102a3
  op1     : 00000000000023b4
  op2     : 0000000000000005
  alu     : 00000000000023b9
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000023b4/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003bc : 00100093
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  00000000000003b8 : c4c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  496
IF ------
     pc : 00000000000003e4
 is req : 1
 pc req : 00000000000003e0
ID ------
  00000000000003c4 : 00514703
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000003c0 : 001102a3
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003bc : 00100093
  reg[ 1] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  497
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003c4 : 00514703
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000003c0 : 001102a3
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  498
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003c8 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003c4 : 00514703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003c0 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000020
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  499
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003c8 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003c4 : 00514703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003c0 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000020
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  500
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003c8 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003c4 : 00514703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003c0 : 001102a3
	mem stall : 1
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  501
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003c8 : 00100393
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000003c4 : 00514703
  op1     : 0000000000002000
  op2     : 0000000000000005
  alu     : 0000000000002005
  rs1/rs2 : 2/5
  reg1/reg2 : 0000000000002000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c0 : 001102a3
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  2
compare = 0
check_start

#                  502
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003cc : 06771ae3
  itype : 001000
  imm   : 0000000000000874
EX -----
  00000000000003c8 : 00100393
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003c4 : 00514703
	mem stall : 1
	mem rdata : 0000000000000020
WB ----
  00000000000003c0 : 001102a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  503
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003cc : 06771ae3
  itype : 001000
  imm   : 0000000000000874
EX -----
  00000000000003c8 : 00100393
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003c4 : 00514703
	mem stall : 1
	mem rdata : 0000000000000020
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  504
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003cc : 06771ae3
  itype : 001000
  imm   : 0000000000000874
EX -----
  00000000000003c8 : 00100393
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003c4 : 00514703
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  505
IF ------
     pc : 00000000000003e4
 is req : 0
 pc req : 00000000000003e0
ID ------
  00000000000003d0 : 01400193
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000003cc : 06771ae3
  op1     : 0000000000000011
  op2     : 0000000000000011
  alu     : 0000000000000022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000003c8 : 00100393
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
  00000000000003c4 : 00514703
  reg[14] <= 0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  506
IF ------
     pc : 00000000000003e8
 is req : 1
 pc req : 00000000000003e4
ID ------
  00000000000003d0 : 01400193
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000003cc : 06771ae3
  op1     : 0000000000000001
  op2     : 0000000000000011
  alu     : 0000000000000012
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000001/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003c8 : 00100393
  reg[ 7] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  507
IF ------
     pc : 00000000000003ec
 is req : 1
 pc req : 00000000000003e8
ID ------
  00000000000003d0 : 01400193
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000003cc : 06771ae3
  op1     : 0000000000000001
  op2     : 0000000000000001
  alu     : 0000000000000002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000001/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  508
IF ------
     pc : 00000000000003f0
 is req : 1
 pc req : 00000000000003ec
ID ------
  00000000000003d4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000003d0 : 01400193
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003cc : 06771ae3
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                  509
IF ------
     pc : 00000000000003f4
 is req : 1
 pc req : 00000000000003f0
ID ------
  00000000000003d8 : c2c10113
  itype : 000010
  imm   : fffffffffffffc2c
EX -----
  00000000000003d4 : 00002117
  op1     : 00000000000003d4
  op2     : 0000000000002000
  alu     : 00000000000023d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003d0 : 01400193
	mem stall : 0
	mem rdata : ffffffffffffffe3
WB ----
  00000000000003cc : 06771ae3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  510
IF ------
     pc : 00000000000003f8
 is req : 1
 pc req : 00000000000003f4
ID ------
  00000000000003dc : aabbd0b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003d8 : c2c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc2c
  alu     : 0000000000001c2c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003d4 : 00002117
	mem stall : 0
	mem rdata : 00000000047716e3
WB ----
  00000000000003d0 : 01400193
  reg[ 3] <= 0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  511
IF ------
     pc : 00000000000003fc
 is req : 1
 pc req : 00000000000003f8
ID ------
  00000000000003dc : aabbd0b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003d8 : c2c10113
  op1     : 0000000000002000
  op2     : fffffffffffffc2c
  alu     : 0000000000001c2c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003d4 : 00002117
  reg[ 2] <= 00000000000023d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  512
IF ------
     pc : 00000000000003fc
 is req : 0
 pc req : 00000000000003f8
ID ------
  00000000000003dc : aabbd0b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003d8 : c2c10113
  op1     : 00000000000023d4
  op2     : fffffffffffffc2c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000023d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  513
IF ------
     pc : 00000000000003fc
 is req : 0
 pc req : 00000000000003f8
ID ------
  00000000000003e0 : cdd0809b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000003dc : aabbd0b7
  op1     : 00000000000003dc
  op2     : ffffffffaabbd000
  alu     : ffffffffaabbd3dc
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003d8 : c2c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 23
compare = 0
check_start

#                  514
IF ------
     pc : 00000000000003fc
 is req : 0
 pc req : 00000000000003f8
ID ------
  00000000000003e4 : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000003e0 : cdd0809b
  op1     : 0000000000000001
  op2     : fffffffffffffcdd
  alu     : fffffffffffffcde
  rs1/rs2 : 1/29
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003dc : aabbd0b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000003d8 : c2c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  515
IF ------
     pc : 00000000000003fc
 is req : 0
 pc req : 00000000000003f8
ID ------
  00000000000003e4 : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000003e0 : cdd0809b
  op1     : 0000000000000001
  op2     : fffffffffffffcdd
  alu     : fffffffffffffcde
  rs1/rs2 : 1/29
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003dc : aabbd0b7
  reg[ 1] <= ffffffffaabbd000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  516
IF ------
     pc : 00000000000003fc
 is req : 0
 pc req : 00000000000003f8
ID ------
  00000000000003e4 : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000003e0 : cdd0809b
  op1     : ffffffffaabbd000
  op2     : fffffffffffffcdd
  alu     : ffffffffaabbccdd
  rs1/rs2 : 1/29
  reg1/reg2 : ffffffffaabbd000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  517
IF ------
     pc : 00000000000003fc
 is req : 0
 pc req : 00000000000003f8
ID ------
  00000000000003e8 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003e4 : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffaabbd000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003e0 : cdd0809b
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  518
IF ------
     pc : 0000000000000400
 is req : 1
 pc req : 00000000000003fc
ID ------
  00000000000003e8 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003e4 : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffaabbd000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003e0 : cdd0809b
  reg[ 1] <= ffffffffaabbccdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  519
IF ------
     pc : 0000000000000404
 is req : 1
 pc req : 0000000000000400
ID ------
  00000000000003e8 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000003e4 : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffaabbccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  520
IF ------
     pc : 0000000000000408
 is req : 1
 pc req : 0000000000000404
ID ------
  00000000000003ec : aabbd3b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003e8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003e4 : 00112023
	mem stall : 1
	mem rdata : ffffffffc0410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  521
IF ------
     pc : 000000000000040c
 is req : 1
 pc req : 0000000000000408
ID ------
  00000000000003ec : aabbd3b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003e8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003e4 : 00112023
	mem stall : 1
	mem rdata : ffffffffccd0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  522
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003ec : aabbd3b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003e8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003e4 : 00112023
	mem stall : 1
	mem rdata : 0000000012222333
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  523
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003ec : aabbd3b7
  itype : 010000
  imm   : ffffffffaabbd000
EX -----
  00000000000003e8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e4 : 00112023
	mem stall : 0
	mem rdata : 0000000012222333
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  524
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f0 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000003ec : aabbd3b7
  op1     : 00000000000003ec
  op2     : ffffffffaabbd000
  alu     : ffffffffaabbd3ec
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003e8 : 00012703
	mem stall : 1
	mem rdata : ffffffffccd0809b
WB ----
  00000000000003e4 : 00112023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                  525
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f0 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000003ec : aabbd3b7
  op1     : 00000000000003ec
  op2     : ffffffffaabbd000
  alu     : ffffffffaabbd3ec
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000003e8 : 00012703
	mem stall : 1
	mem rdata : ffffffffccd0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                  526
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f0 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000003ec : aabbd3b7
  op1     : 00000000000003ec
  op2     : ffffffffaabbd000
  alu     : ffffffffaabbd3ec
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003e8 : 00012703
	mem stall : 0
	mem rdata : ffffffffaabbccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                  527
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f4 : 047716e3
  itype : 001000
  imm   : 000000000000084c
EX -----
  00000000000003f0 : cdd3839b
  op1     : 0000000000000001
  op2     : fffffffffffffcdd
  alu     : fffffffffffffcde
  rs1/rs2 : 7/29
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003ec : aabbd3b7
	mem stall : 0
	mem rdata : 0000000000002223
WB ----
  00000000000003e8 : 00012703
  reg[14] <= ffffffffaabbccdd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  528
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f4 : 047716e3
  itype : 001000
  imm   : 000000000000084c
EX -----
  00000000000003f0 : cdd3839b
  op1     : 0000000000000001
  op2     : fffffffffffffcdd
  alu     : fffffffffffffcde
  rs1/rs2 : 7/29
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003ec : aabbd3b7
  reg[ 7] <= ffffffffaabbd000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  529
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f4 : 047716e3
  itype : 001000
  imm   : 000000000000084c
EX -----
  00000000000003f0 : cdd3839b
  op1     : ffffffffaabbd000
  op2     : fffffffffffffcdd
  alu     : ffffffffaabbccdd
  rs1/rs2 : 7/29
  reg1/reg2 : ffffffffaabbd000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  530
IF ------
     pc : 000000000000040c
 is req : 0
 pc req : 0000000000000408
ID ------
  00000000000003f8 : 01500193
  itype : 000010
  imm   : 0000000000000015
EX -----
  00000000000003f4 : 047716e3
  op1     : ffffffffaabbccdd
  op2     : ffffffffaabbd000
  alu     : ffffffff55779cdd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffaabbccdd/ffffffffaabbd000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000003f0 : cdd3839b
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  531
IF ------
     pc : 0000000000000410
 is req : 1
 pc req : 000000000000040c
ID ------
  00000000000003f8 : 01500193
  itype : 000010
  imm   : 0000000000000015
EX -----
  00000000000003f4 : 047716e3
  op1     : ffffffffaabbccdd
  op2     : ffffffffaabbd000
  alu     : ffffffff55779cdd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffaabbccdd/ffffffffaabbd000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000003f0 : cdd3839b
  reg[ 7] <= ffffffffaabbccdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  532
IF ------
     pc : 0000000000000414
 is req : 1
 pc req : 0000000000000410
ID ------
  00000000000003f8 : 01500193
  itype : 000010
  imm   : 0000000000000015
EX -----
  00000000000003f4 : 047716e3
  op1     : ffffffffaabbccdd
  op2     : ffffffffaabbccdd
  alu     : ffffffff557799ba
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffaabbccdd/ffffffffaabbccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  533
IF ------
     pc : 0000000000000418
 is req : 1
 pc req : 0000000000000414
ID ------
  00000000000003fc : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000003f8 : 01500193
  op1     : 0000000000000000
  op2     : 0000000000000015
  alu     : 0000000000000015
  rs1/rs2 : 0/21
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003f4 : 047716e3
	mem stall : 0
	mem rdata : 0000000000000041
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                  534
IF ------
     pc : 000000000000041c
 is req : 1
 pc req : 0000000000000418
ID ------
  0000000000000400 : c0410113
  itype : 000010
  imm   : fffffffffffffc04
EX -----
  00000000000003fc : 00002117
  op1     : 00000000000003fc
  op2     : 0000000000002000
  alu     : 00000000000023fc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000003f8 : 01500193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  00000000000003f4 : 047716e3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  535
IF ------
     pc : 0000000000000420
 is req : 1
 pc req : 000000000000041c
ID ------
  0000000000000404 : daabc0b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000400 : c0410113
  op1     : 0000000000002000
  op2     : fffffffffffffc04
  alu     : 0000000000001c04
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000003fc : 00002117
	mem stall : 0
	mem rdata : 00000000027712e3
WB ----
  00000000000003f8 : 01500193
  reg[ 3] <= 0000000000000015
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  536
IF ------
     pc : 0000000000000424
 is req : 1
 pc req : 0000000000000420
ID ------
  0000000000000404 : daabc0b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000400 : c0410113
  op1     : 0000000000002000
  op2     : fffffffffffffc04
  alu     : 0000000000001c04
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000003fc : 00002117
  reg[ 2] <= 00000000000023fc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  537
IF ------
     pc : 0000000000000424
 is req : 0
 pc req : 0000000000000420
ID ------
  0000000000000404 : daabc0b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000400 : c0410113
  op1     : 00000000000023fc
  op2     : fffffffffffffc04
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 00000000000023fc/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  538
IF ------
     pc : 0000000000000424
 is req : 0
 pc req : 0000000000000420
ID ------
  0000000000000408 : ccd0809b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  0000000000000404 : daabc0b7
  op1     : 0000000000000404
  op2     : ffffffffdaabc000
  alu     : ffffffffdaabc404
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000400 : c0410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 23
compare = 0
check_start

#                  539
IF ------
     pc : 0000000000000424
 is req : 0
 pc req : 0000000000000420
ID ------
  000000000000040c : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000408 : ccd0809b
  op1     : ffffffffaabbccdd
  op2     : fffffffffffffccd
  alu     : ffffffffaabbc9aa
  rs1/rs2 : 1/13
  reg1/reg2 : ffffffffaabbccdd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000404 : daabc0b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000400 : c0410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  540
IF ------
     pc : 0000000000000424
 is req : 0
 pc req : 0000000000000420
ID ------
  000000000000040c : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000408 : ccd0809b
  op1     : ffffffffaabbccdd
  op2     : fffffffffffffccd
  alu     : ffffffffaabbc9aa
  rs1/rs2 : 1/13
  reg1/reg2 : ffffffffaabbccdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000404 : daabc0b7
  reg[ 1] <= ffffffffdaabc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  541
IF ------
     pc : 0000000000000424
 is req : 0
 pc req : 0000000000000420
ID ------
  000000000000040c : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000408 : ccd0809b
  op1     : ffffffffdaabc000
  op2     : fffffffffffffccd
  alu     : ffffffffdaabbccd
  rs1/rs2 : 1/13
  reg1/reg2 : ffffffffdaabc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  542
IF ------
     pc : 0000000000000424
 is req : 0
 pc req : 0000000000000420
ID ------
  0000000000000410 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000040c : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffdaabc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000408 : ccd0809b
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  543
IF ------
     pc : 0000000000000428
 is req : 1
 pc req : 0000000000000424
ID ------
  0000000000000410 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000040c : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffdaabc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000408 : ccd0809b
  reg[ 1] <= ffffffffdaabbccd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  544
IF ------
     pc : 000000000000042c
 is req : 1
 pc req : 0000000000000428
ID ------
  0000000000000410 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  000000000000040c : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffdaabbccd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  545
IF ------
     pc : 0000000000000430
 is req : 1
 pc req : 000000000000042c
ID ------
  0000000000000414 : daabc3b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000410 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000040c : 00112223
	mem stall : 1
	mem rdata : ffffffffddaac0b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  546
IF ------
     pc : 0000000000000434
 is req : 1
 pc req : 0000000000000430
ID ------
  0000000000000414 : daabc3b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000410 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000040c : 00112223
	mem stall : 1
	mem rdata : 0000000000112423
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  547
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : daabc3b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000410 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000040c : 00112223
	mem stall : 1
	mem rdata : ffffffffdead0111
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  548
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000414 : daabc3b7
  itype : 010000
  imm   : ffffffffdaabc000
EX -----
  0000000000000410 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000040c : 00112223
	mem stall : 0
	mem rdata : ffffffffdead0111
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  549
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000418 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  0000000000000414 : daabc3b7
  op1     : 0000000000000414
  op2     : ffffffffdaabc000
  alu     : ffffffffdaabc414
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000410 : 00412703
	mem stall : 1
	mem rdata : 0000000000112423
WB ----
  000000000000040c : 00112223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                  550
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000418 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  0000000000000414 : daabc3b7
  op1     : 0000000000000414
  op2     : ffffffffdaabc000
  alu     : ffffffffdaabc414
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000410 : 00412703
	mem stall : 1
	mem rdata : 0000000000112423
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                  551
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000418 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  0000000000000414 : daabc3b7
  op1     : 0000000000000414
  op2     : ffffffffdaabc000
  alu     : ffffffffdaabc414
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000410 : 00412703
	mem stall : 0
	mem rdata : ffffffffdaabbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                  552
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  000000000000041c : 027712e3
  itype : 001000
  imm   : 0000000000000824
EX -----
  0000000000000418 : ccd3839b
  op1     : ffffffffaabbccdd
  op2     : fffffffffffffccd
  alu     : ffffffffaabbc9aa
  rs1/rs2 : 7/13
  reg1/reg2 : ffffffffaabbccdd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000414 : daabc3b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000410 : 00412703
  reg[14] <= ffffffffdaabbccd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  553
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  000000000000041c : 027712e3
  itype : 001000
  imm   : 0000000000000824
EX -----
  0000000000000418 : ccd3839b
  op1     : ffffffffaabbccdd
  op2     : fffffffffffffccd
  alu     : ffffffffaabbc9aa
  rs1/rs2 : 7/13
  reg1/reg2 : ffffffffaabbccdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000414 : daabc3b7
  reg[ 7] <= ffffffffdaabc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  554
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  000000000000041c : 027712e3
  itype : 001000
  imm   : 0000000000000824
EX -----
  0000000000000418 : ccd3839b
  op1     : ffffffffdaabc000
  op2     : fffffffffffffccd
  alu     : ffffffffdaabbccd
  rs1/rs2 : 7/13
  reg1/reg2 : ffffffffdaabc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  555
IF ------
     pc : 0000000000000434
 is req : 0
 pc req : 0000000000000430
ID ------
  0000000000000420 : 01600193
  itype : 000010
  imm   : 0000000000000016
EX -----
  000000000000041c : 027712e3
  op1     : ffffffffdaabbccd
  op2     : ffffffffdaabc000
  alu     : ffffffffb5577ccd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffdaabbccd/ffffffffdaabc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000418 : ccd3839b
	mem stall : 0
	mem rdata : 0000000000000024
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  556
IF ------
     pc : 0000000000000438
 is req : 1
 pc req : 0000000000000434
ID ------
  0000000000000420 : 01600193
  itype : 000010
  imm   : 0000000000000016
EX -----
  000000000000041c : 027712e3
  op1     : ffffffffdaabbccd
  op2     : ffffffffdaabc000
  alu     : ffffffffb5577ccd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffdaabbccd/ffffffffdaabc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000418 : ccd3839b
  reg[ 7] <= ffffffffdaabbccd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  557
IF ------
     pc : 000000000000043c
 is req : 1
 pc req : 0000000000000438
ID ------
  0000000000000420 : 01600193
  itype : 000010
  imm   : 0000000000000016
EX -----
  000000000000041c : 027712e3
  op1     : ffffffffdaabbccd
  op2     : ffffffffdaabbccd
  alu     : ffffffffb557799a
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffdaabbccd/ffffffffdaabbccd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  558
IF ------
     pc : 0000000000000440
 is req : 1
 pc req : 000000000000043c
ID ------
  0000000000000424 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000420 : 01600193
  op1     : 0000000000000000
  op2     : 0000000000000016
  alu     : 0000000000000016
  rs1/rs2 : 0/22
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000041c : 027712e3
	mem stall : 0
	mem rdata : 0000000000000081
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                  559
IF ------
     pc : 0000000000000444
 is req : 1
 pc req : 0000000000000440
ID ------
  0000000000000428 : bdc10113
  itype : 000010
  imm   : fffffffffffffbdc
EX -----
  0000000000000424 : 00002117
  op1     : 0000000000000424
  op2     : 0000000000002000
  alu     : 0000000000002424
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000420 : 01600193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  000000000000041c : 027712e3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  560
IF ------
     pc : 0000000000000448
 is req : 1
 pc req : 0000000000000444
ID ------
  000000000000042c : ddaac0b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000428 : bdc10113
  op1     : 0000000000002000
  op2     : fffffffffffffbdc
  alu     : 0000000000001bdc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000424 : 00002117
	mem stall : 0
	mem rdata : 000000007e771e63
WB ----
  0000000000000420 : 01600193
  reg[ 3] <= 0000000000000016
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  561
IF ------
     pc : 000000000000044c
 is req : 1
 pc req : 0000000000000448
ID ------
  000000000000042c : ddaac0b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000428 : bdc10113
  op1     : 0000000000002000
  op2     : fffffffffffffbdc
  alu     : 0000000000001bdc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000424 : 00002117
  reg[ 2] <= 0000000000002424
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  562
IF ------
     pc : 000000000000044c
 is req : 0
 pc req : 0000000000000448
ID ------
  000000000000042c : ddaac0b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000428 : bdc10113
  op1     : 0000000000002424
  op2     : fffffffffffffbdc
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002424/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  563
IF ------
     pc : 000000000000044c
 is req : 0
 pc req : 0000000000000448
ID ------
  0000000000000430 : bcc0809b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000042c : ddaac0b7
  op1     : 000000000000042c
  op2     : ffffffffddaac000
  alu     : ffffffffddaac42c
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000428 : bdc10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 21
compare = 0
check_start

#                  564
IF ------
     pc : 000000000000044c
 is req : 0
 pc req : 0000000000000448
ID ------
  0000000000000434 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000430 : bcc0809b
  op1     : ffffffffdaabbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffdaabb899
  rs1/rs2 : 1/12
  reg1/reg2 : ffffffffdaabbccd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000042c : ddaac0b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000428 : bdc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  565
IF ------
     pc : 000000000000044c
 is req : 0
 pc req : 0000000000000448
ID ------
  0000000000000434 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000430 : bcc0809b
  op1     : ffffffffdaabbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffdaabb899
  rs1/rs2 : 1/12
  reg1/reg2 : ffffffffdaabbccd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000042c : ddaac0b7
  reg[ 1] <= ffffffffddaac000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  566
IF ------
     pc : 000000000000044c
 is req : 0
 pc req : 0000000000000448
ID ------
  0000000000000434 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000430 : bcc0809b
  op1     : ffffffffddaac000
  op2     : fffffffffffffbcc
  alu     : ffffffffddaabbcc
  rs1/rs2 : 1/12
  reg1/reg2 : ffffffffddaac000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  567
IF ------
     pc : 000000000000044c
 is req : 0
 pc req : 0000000000000448
ID ------
  0000000000000438 : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000434 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffddaac000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000430 : bcc0809b
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  568
IF ------
     pc : 0000000000000450
 is req : 1
 pc req : 000000000000044c
ID ------
  0000000000000438 : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000434 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffddaac000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000430 : bcc0809b
  reg[ 1] <= ffffffffddaabbcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  569
IF ------
     pc : 0000000000000454
 is req : 1
 pc req : 0000000000000450
ID ------
  0000000000000438 : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000434 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffddaabbcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  570
IF ------
     pc : 0000000000000458
 is req : 1
 pc req : 0000000000000454
ID ------
  000000000000043c : ddaac3b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000438 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000434 : 00112423
	mem stall : 1
	mem rdata : ffffffffbb410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  571
IF ------
     pc : 000000000000045c
 is req : 1
 pc req : 0000000000000458
ID ------
  000000000000043c : ddaac3b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000438 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000434 : 00112423
	mem stall : 1
	mem rdata : ffffffffbbc0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  572
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  000000000000043c : ddaac3b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000438 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000434 : 00112423
	mem stall : 1
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  573
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  000000000000043c : ddaac3b7
  itype : 010000
  imm   : ffffffffddaac000
EX -----
  0000000000000438 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000434 : 00112423
	mem stall : 0
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  574
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000440 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000043c : ddaac3b7
  op1     : 000000000000043c
  op2     : ffffffffddaac000
  alu     : ffffffffddaac43c
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000438 : 00812703
	mem stall : 1
	mem rdata : ffffffffbbc0809b
WB ----
  0000000000000434 : 00112423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                  575
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000440 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000043c : ddaac3b7
  op1     : 000000000000043c
  op2     : ffffffffddaac000
  alu     : ffffffffddaac43c
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000438 : 00812703
	mem stall : 1
	mem rdata : ffffffffbbc0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                  576
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000440 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000043c : ddaac3b7
  op1     : 000000000000043c
  op2     : ffffffffddaac000
  alu     : ffffffffddaac43c
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000438 : 00812703
	mem stall : 0
	mem rdata : ffffffffddaabbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                  577
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000444 : 7e771e63
  itype : 001000
  imm   : 00000000000007fc
EX -----
  0000000000000440 : bcc3839b
  op1     : ffffffffdaabbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffdaabb899
  rs1/rs2 : 7/12
  reg1/reg2 : ffffffffdaabbccd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000043c : ddaac3b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000438 : 00812703
  reg[14] <= ffffffffddaabbcc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  578
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000444 : 7e771e63
  itype : 001000
  imm   : 00000000000007fc
EX -----
  0000000000000440 : bcc3839b
  op1     : ffffffffdaabbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffdaabb899
  rs1/rs2 : 7/12
  reg1/reg2 : ffffffffdaabbccd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000043c : ddaac3b7
  reg[ 7] <= ffffffffddaac000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  579
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000444 : 7e771e63
  itype : 001000
  imm   : 00000000000007fc
EX -----
  0000000000000440 : bcc3839b
  op1     : ffffffffddaac000
  op2     : fffffffffffffbcc
  alu     : ffffffffddaabbcc
  rs1/rs2 : 7/12
  reg1/reg2 : ffffffffddaac000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  580
IF ------
     pc : 000000000000045c
 is req : 0
 pc req : 0000000000000458
ID ------
  0000000000000448 : 01700193
  itype : 000010
  imm   : 0000000000000017
EX -----
  0000000000000444 : 7e771e63
  op1     : ffffffffddaabbcc
  op2     : ffffffffddaac000
  alu     : ffffffffbb557bcc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffddaabbcc/ffffffffddaac000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000440 : bcc3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  581
IF ------
     pc : 0000000000000460
 is req : 1
 pc req : 000000000000045c
ID ------
  0000000000000448 : 01700193
  itype : 000010
  imm   : 0000000000000017
EX -----
  0000000000000444 : 7e771e63
  op1     : ffffffffddaabbcc
  op2     : ffffffffddaac000
  alu     : ffffffffbb557bcc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffddaabbcc/ffffffffddaac000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000440 : bcc3839b
  reg[ 7] <= ffffffffddaabbcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  582
IF ------
     pc : 0000000000000464
 is req : 1
 pc req : 0000000000000460
ID ------
  0000000000000448 : 01700193
  itype : 000010
  imm   : 0000000000000017
EX -----
  0000000000000444 : 7e771e63
  op1     : ffffffffddaabbcc
  op2     : ffffffffddaabbcc
  alu     : ffffffffbb557798
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffddaabbcc/ffffffffddaabbcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  583
IF ------
     pc : 0000000000000468
 is req : 1
 pc req : 0000000000000464
ID ------
  000000000000044c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000448 : 01700193
  op1     : 0000000000000000
  op2     : 0000000000000017
  alu     : 0000000000000017
  rs1/rs2 : 0/23
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000444 : 7e771e63
	mem stall : 0
	mem rdata : 0000000000002703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                  584
IF ------
     pc : 000000000000046c
 is req : 1
 pc req : 0000000000000468
ID ------
  0000000000000450 : bb410113
  itype : 000010
  imm   : fffffffffffffbb4
EX -----
  000000000000044c : 00002117
  op1     : 000000000000044c
  op2     : 0000000000002000
  alu     : 000000000000244c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000448 : 01700193
	mem stall : 0
	mem rdata : 000000000000007c
WB ----
  0000000000000444 : 7e771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  585
IF ------
     pc : 0000000000000470
 is req : 1
 pc req : 000000000000046c
ID ------
  0000000000000454 : cddab0b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000450 : bb410113
  op1     : 0000000000002000
  op2     : fffffffffffffbb4
  alu     : 0000000000001bb4
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000044c : 00002117
	mem stall : 0
	mem rdata : 000000007c771a63
WB ----
  0000000000000448 : 01700193
  reg[ 3] <= 0000000000000017
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  586
IF ------
     pc : 0000000000000474
 is req : 1
 pc req : 0000000000000470
ID ------
  0000000000000454 : cddab0b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000450 : bb410113
  op1     : 0000000000002000
  op2     : fffffffffffffbb4
  alu     : 0000000000001bb4
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000044c : 00002117
  reg[ 2] <= 000000000000244c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  587
IF ------
     pc : 0000000000000474
 is req : 0
 pc req : 0000000000000470
ID ------
  0000000000000454 : cddab0b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000450 : bb410113
  op1     : 000000000000244c
  op2     : fffffffffffffbb4
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000244c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  588
IF ------
     pc : 0000000000000474
 is req : 0
 pc req : 0000000000000470
ID ------
  0000000000000458 : bbc0809b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000454 : cddab0b7
  op1     : 0000000000000454
  op2     : ffffffffcddab000
  alu     : ffffffffcddab454
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000450 : bb410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 21
compare = 0
check_start

#                  589
IF ------
     pc : 0000000000000474
 is req : 0
 pc req : 0000000000000470
ID ------
  000000000000045c : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000458 : bbc0809b
  op1     : ffffffffddaabbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffddaab788
  rs1/rs2 : 1/28
  reg1/reg2 : ffffffffddaabbcc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000454 : cddab0b7
	mem stall : 0
	mem rdata : 0000211701800193
WB ----
  0000000000000450 : bb410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  590
IF ------
     pc : 0000000000000474
 is req : 0
 pc req : 0000000000000470
ID ------
  000000000000045c : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000458 : bbc0809b
  op1     : ffffffffddaabbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffddaab788
  rs1/rs2 : 1/28
  reg1/reg2 : ffffffffddaabbcc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000454 : cddab0b7
  reg[ 1] <= ffffffffcddab000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  591
IF ------
     pc : 0000000000000474
 is req : 0
 pc req : 0000000000000470
ID ------
  000000000000045c : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000458 : bbc0809b
  op1     : ffffffffcddab000
  op2     : fffffffffffffbbc
  alu     : ffffffffcddaabbc
  rs1/rs2 : 1/28
  reg1/reg2 : ffffffffcddab000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  592
IF ------
     pc : 0000000000000474
 is req : 0
 pc req : 0000000000000470
ID ------
  0000000000000460 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000045c : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffcddab000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000458 : bbc0809b
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  593
IF ------
     pc : 0000000000000478
 is req : 1
 pc req : 0000000000000474
ID ------
  0000000000000460 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000045c : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffcddab000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000458 : bbc0809b
  reg[ 1] <= ffffffffcddaabbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  594
IF ------
     pc : 000000000000047c
 is req : 1
 pc req : 0000000000000478
ID ------
  0000000000000460 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000045c : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffcddaabbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  595
IF ------
     pc : 0000000000000480
 is req : 1
 pc req : 000000000000047c
ID ------
  0000000000000464 : cddab3b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000460 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000045c : 00112623
	mem stall : 1
	mem rdata : ffffffffccddb0b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  596
IF ------
     pc : 0000000000000484
 is req : 1
 pc req : 0000000000000480
ID ------
  0000000000000464 : cddab3b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000460 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000045c : 00112623
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  597
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  0000000000000464 : cddab3b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000460 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000045c : 00112623
	mem stall : 1
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  598
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  0000000000000464 : cddab3b7
  itype : 010000
  imm   : ffffffffcddab000
EX -----
  0000000000000460 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000045c : 00112623
	mem stall : 0
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  599
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  0000000000000468 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000464 : cddab3b7
  op1     : 0000000000000464
  op2     : ffffffffcddab000
  alu     : ffffffffcddab464
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000460 : 00c12703
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
  000000000000045c : 00112623
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                  600
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  0000000000000468 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000464 : cddab3b7
  op1     : 0000000000000464
  op2     : ffffffffcddab000
  alu     : ffffffffcddab464
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000460 : 00c12703
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                  601
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  0000000000000468 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000464 : cddab3b7
  op1     : 0000000000000464
  op2     : ffffffffcddab000
  alu     : ffffffffcddab464
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000460 : 00c12703
	mem stall : 0
	mem rdata : ffffffffcddaabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                  602
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  000000000000046c : 7c771a63
  itype : 001000
  imm   : 00000000000007d4
EX -----
  0000000000000468 : bbc3839b
  op1     : ffffffffddaabbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffddaab788
  rs1/rs2 : 7/28
  reg1/reg2 : ffffffffddaabbcc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000464 : cddab3b7
	mem stall : 0
	mem rdata : 00112823abb0809b
WB ----
  0000000000000460 : 00c12703
  reg[14] <= ffffffffcddaabbc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  603
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  000000000000046c : 7c771a63
  itype : 001000
  imm   : 00000000000007d4
EX -----
  0000000000000468 : bbc3839b
  op1     : ffffffffddaabbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffddaab788
  rs1/rs2 : 7/28
  reg1/reg2 : ffffffffddaabbcc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000464 : cddab3b7
  reg[ 7] <= ffffffffcddab000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  604
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  000000000000046c : 7c771a63
  itype : 001000
  imm   : 00000000000007d4
EX -----
  0000000000000468 : bbc3839b
  op1     : ffffffffcddab000
  op2     : fffffffffffffbbc
  alu     : ffffffffcddaabbc
  rs1/rs2 : 7/28
  reg1/reg2 : ffffffffcddab000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  605
IF ------
     pc : 0000000000000484
 is req : 0
 pc req : 0000000000000480
ID ------
  0000000000000470 : 01800193
  itype : 000010
  imm   : 0000000000000018
EX -----
  000000000000046c : 7c771a63
  op1     : ffffffffcddaabbc
  op2     : ffffffffcddab000
  alu     : ffffffff9bb55bbc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffcddaabbc/ffffffffcddab000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000468 : bbc3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  606
IF ------
     pc : 0000000000000488
 is req : 1
 pc req : 0000000000000484
ID ------
  0000000000000470 : 01800193
  itype : 000010
  imm   : 0000000000000018
EX -----
  000000000000046c : 7c771a63
  op1     : ffffffffcddaabbc
  op2     : ffffffffcddab000
  alu     : ffffffff9bb55bbc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffcddaabbc/ffffffffcddab000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000468 : bbc3839b
  reg[ 7] <= ffffffffcddaabbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  607
IF ------
     pc : 000000000000048c
 is req : 1
 pc req : 0000000000000488
ID ------
  0000000000000470 : 01800193
  itype : 000010
  imm   : 0000000000000018
EX -----
  000000000000046c : 7c771a63
  op1     : ffffffffcddaabbc
  op2     : ffffffffcddaabbc
  alu     : ffffffff9bb55778
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffcddaabbc/ffffffffcddaabbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  608
IF ------
     pc : 0000000000000490
 is req : 1
 pc req : 000000000000048c
ID ------
  0000000000000474 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000470 : 01800193
  op1     : 0000000000000000
  op2     : 0000000000000018
  alu     : 0000000000000018
  rs1/rs2 : 0/24
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000046c : 7c771a63
	mem stall : 0
	mem rdata : 0000000000002703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  609
IF ------
     pc : 0000000000000494
 is req : 1
 pc req : 0000000000000490
ID ------
  0000000000000478 : b8c10113
  itype : 000010
  imm   : fffffffffffffb8c
EX -----
  0000000000000474 : 00002117
  op1     : 0000000000000474
  op2     : 0000000000002000
  alu     : 0000000000002474
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000470 : 01800193
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  000000000000046c : 7c771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  610
IF ------
     pc : 0000000000000498
 is req : 1
 pc req : 0000000000000494
ID ------
  000000000000047c : ccddb0b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000478 : b8c10113
  op1     : 0000000000002000
  op2     : fffffffffffffb8c
  alu     : 0000000000001b8c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000474 : 00002117
	mem stall : 0
	mem rdata : 000000007a771663
WB ----
  0000000000000470 : 01800193
  reg[ 3] <= 0000000000000018
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  611
IF ------
     pc : 000000000000049c
 is req : 1
 pc req : 0000000000000498
ID ------
  000000000000047c : ccddb0b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000478 : b8c10113
  op1     : 0000000000002000
  op2     : fffffffffffffb8c
  alu     : 0000000000001b8c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000474 : 00002117
  reg[ 2] <= 0000000000002474
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  612
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  000000000000047c : ccddb0b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000478 : b8c10113
  op1     : 0000000000002474
  op2     : fffffffffffffb8c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002474/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  613
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000480 : abb0809b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000047c : ccddb0b7
  op1     : 000000000000047c
  op2     : ffffffffccddb000
  alu     : ffffffffccddb47c
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000478 : b8c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 27
compare = 0
check_start

#                  614
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000484 : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000480 : abb0809b
  op1     : ffffffffcddaabbc
  op2     : fffffffffffffabb
  alu     : ffffffffcddaa677
  rs1/rs2 : 1/27
  reg1/reg2 : ffffffffcddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000047c : ccddb0b7
	mem stall : 0
	mem rdata : 0000211701900193
WB ----
  0000000000000478 : b8c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  615
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000484 : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000480 : abb0809b
  op1     : ffffffffcddaabbc
  op2     : fffffffffffffabb
  alu     : ffffffffcddaa677
  rs1/rs2 : 1/27
  reg1/reg2 : ffffffffcddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000047c : ccddb0b7
  reg[ 1] <= ffffffffccddb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  616
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000484 : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000480 : abb0809b
  op1     : ffffffffccddb000
  op2     : fffffffffffffabb
  alu     : ffffffffccddaabb
  rs1/rs2 : 1/27
  reg1/reg2 : ffffffffccddb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  617
IF ------
     pc : 000000000000049c
 is req : 0
 pc req : 0000000000000498
ID ------
  0000000000000488 : 01012703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000484 : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffccddb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000480 : abb0809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  618
IF ------
     pc : 00000000000004a0
 is req : 1
 pc req : 000000000000049c
ID ------
  0000000000000488 : 01012703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000484 : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffccddb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000480 : abb0809b
  reg[ 1] <= ffffffffccddaabb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  619
IF ------
     pc : 00000000000004a4
 is req : 1
 pc req : 00000000000004a0
ID ------
  0000000000000488 : 01012703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000484 : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffccddaabb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  620
IF ------
     pc : 00000000000004a8
 is req : 1
 pc req : 00000000000004a4
ID ------
  000000000000048c : ccddb3b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000488 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000484 : 00112823
	mem stall : 1
	mem rdata : ffffffffb6410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  621
IF ------
     pc : 00000000000004ac
 is req : 1
 pc req : 00000000000004a8
ID ------
  000000000000048c : ccddb3b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000488 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000484 : 00112823
	mem stall : 1
	mem rdata : ffffffffaab0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  622
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  000000000000048c : ccddb3b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000488 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000484 : 00112823
	mem stall : 1
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  623
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  000000000000048c : ccddb3b7
  itype : 010000
  imm   : ffffffffccddb000
EX -----
  0000000000000488 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000484 : 00112823
	mem stall : 0
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  624
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000490 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000048c : ccddb3b7
  op1     : 000000000000048c
  op2     : ffffffffccddb000
  alu     : ffffffffccddb48c
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000488 : 01012703
	mem stall : 1
	mem rdata : ffffffffaab0809b
WB ----
  0000000000000484 : 00112823
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                  625
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000490 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000048c : ccddb3b7
  op1     : 000000000000048c
  op2     : ffffffffccddb000
  alu     : ffffffffccddb48c
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000488 : 01012703
	mem stall : 1
	mem rdata : ffffffffaab0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                  626
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000490 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000048c : ccddb3b7
  op1     : 000000000000048c
  op2     : ffffffffccddb000
  alu     : ffffffffccddb48c
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000488 : 01012703
	mem stall : 0
	mem rdata : ffffffffccddaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                  627
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000494 : 7a771663
  itype : 001000
  imm   : 00000000000007ac
EX -----
  0000000000000490 : abb3839b
  op1     : ffffffffcddaabbc
  op2     : fffffffffffffabb
  alu     : ffffffffcddaa677
  rs1/rs2 : 7/27
  reg1/reg2 : ffffffffcddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000048c : ccddb3b7
	mem stall : 0
	mem rdata : 00112a23aab0809b
WB ----
  0000000000000488 : 01012703
  reg[14] <= ffffffffccddaabb
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  628
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000494 : 7a771663
  itype : 001000
  imm   : 00000000000007ac
EX -----
  0000000000000490 : abb3839b
  op1     : ffffffffcddaabbc
  op2     : fffffffffffffabb
  alu     : ffffffffcddaa677
  rs1/rs2 : 7/27
  reg1/reg2 : ffffffffcddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000048c : ccddb3b7
  reg[ 7] <= ffffffffccddb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  629
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000494 : 7a771663
  itype : 001000
  imm   : 00000000000007ac
EX -----
  0000000000000490 : abb3839b
  op1     : ffffffffccddb000
  op2     : fffffffffffffabb
  alu     : ffffffffccddaabb
  rs1/rs2 : 7/27
  reg1/reg2 : ffffffffccddb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  630
IF ------
     pc : 00000000000004ac
 is req : 0
 pc req : 00000000000004a8
ID ------
  0000000000000498 : 01900193
  itype : 000010
  imm   : 0000000000000019
EX -----
  0000000000000494 : 7a771663
  op1     : ffffffffccddaabb
  op2     : ffffffffccddb000
  alu     : ffffffff99bb5abb
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffccddaabb/ffffffffccddb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000490 : abb3839b
	mem stall : 0
	mem rdata : ffffffffffffffaa
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  631
IF ------
     pc : 00000000000004b0
 is req : 1
 pc req : 00000000000004ac
ID ------
  0000000000000498 : 01900193
  itype : 000010
  imm   : 0000000000000019
EX -----
  0000000000000494 : 7a771663
  op1     : ffffffffccddaabb
  op2     : ffffffffccddb000
  alu     : ffffffff99bb5abb
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffccddaabb/ffffffffccddb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000490 : abb3839b
  reg[ 7] <= ffffffffccddaabb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  632
IF ------
     pc : 00000000000004b4
 is req : 1
 pc req : 00000000000004b0
ID ------
  0000000000000498 : 01900193
  itype : 000010
  imm   : 0000000000000019
EX -----
  0000000000000494 : 7a771663
  op1     : ffffffffccddaabb
  op2     : ffffffffccddaabb
  alu     : ffffffff99bb5576
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffccddaabb/ffffffffccddaabb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  633
IF ------
     pc : 00000000000004b8
 is req : 1
 pc req : 00000000000004b4
ID ------
  000000000000049c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000498 : 01900193
  op1     : 0000000000000000
  op2     : 0000000000000019
  alu     : 0000000000000019
  rs1/rs2 : 0/25
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000494 : 7a771663
	mem stall : 0
	mem rdata : ffffffffffffbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  634
IF ------
     pc : 00000000000004bc
 is req : 1
 pc req : 00000000000004b8
ID ------
  00000000000004a0 : b6410113
  itype : 000010
  imm   : fffffffffffffb64
EX -----
  000000000000049c : 00002117
  op1     : 000000000000049c
  op2     : 0000000000002000
  alu     : 000000000000249c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000498 : 01900193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  0000000000000494 : 7a771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  635
IF ------
     pc : 00000000000004c0
 is req : 1
 pc req : 00000000000004bc
ID ------
  00000000000004a4 : bccde0b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004a0 : b6410113
  op1     : 0000000000002000
  op2     : fffffffffffffb64
  alu     : 0000000000001b64
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000049c : 00002117
	mem stall : 0
	mem rdata : 0000000078771263
WB ----
  0000000000000498 : 01900193
  reg[ 3] <= 0000000000000019
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  636
IF ------
     pc : 00000000000004c4
 is req : 1
 pc req : 00000000000004c0
ID ------
  00000000000004a4 : bccde0b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004a0 : b6410113
  op1     : 0000000000002000
  op2     : fffffffffffffb64
  alu     : 0000000000001b64
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000049c : 00002117
  reg[ 2] <= 000000000000249c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  637
IF ------
     pc : 00000000000004c4
 is req : 0
 pc req : 00000000000004c0
ID ------
  00000000000004a4 : bccde0b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004a0 : b6410113
  op1     : 000000000000249c
  op2     : fffffffffffffb64
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000249c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  638
IF ------
     pc : 00000000000004c4
 is req : 0
 pc req : 00000000000004c0
ID ------
  00000000000004a8 : aab0809b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  00000000000004a4 : bccde0b7
  op1     : 00000000000004a4
  op2     : ffffffffbccde000
  alu     : ffffffffbccde4a4
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004a0 : b6410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 27
compare = 0
check_start

#                  639
IF ------
     pc : 00000000000004c4
 is req : 0
 pc req : 00000000000004c0
ID ------
  00000000000004ac : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  00000000000004a8 : aab0809b
  op1     : ffffffffccddaabb
  op2     : fffffffffffffaab
  alu     : ffffffffccdda566
  rs1/rs2 : 1/11
  reg1/reg2 : ffffffffccddaabb/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004a4 : bccde0b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000004a0 : b6410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  640
IF ------
     pc : 00000000000004c4
 is req : 0
 pc req : 00000000000004c0
ID ------
  00000000000004ac : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  00000000000004a8 : aab0809b
  op1     : ffffffffccddaabb
  op2     : fffffffffffffaab
  alu     : ffffffffccdda566
  rs1/rs2 : 1/11
  reg1/reg2 : ffffffffccddaabb/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004a4 : bccde0b7
  reg[ 1] <= ffffffffbccde000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  641
IF ------
     pc : 00000000000004c4
 is req : 0
 pc req : 00000000000004c0
ID ------
  00000000000004ac : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  00000000000004a8 : aab0809b
  op1     : ffffffffbccde000
  op2     : fffffffffffffaab
  alu     : ffffffffbccddaab
  rs1/rs2 : 1/11
  reg1/reg2 : ffffffffbccde000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  642
IF ------
     pc : 00000000000004c4
 is req : 0
 pc req : 00000000000004c0
ID ------
  00000000000004b0 : 01412703
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000004ac : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffbccde000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004a8 : aab0809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  643
IF ------
     pc : 00000000000004c8
 is req : 1
 pc req : 00000000000004c4
ID ------
  00000000000004b0 : 01412703
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000004ac : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffbccde000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004a8 : aab0809b
  reg[ 1] <= ffffffffbccddaab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  644
IF ------
     pc : 00000000000004cc
 is req : 1
 pc req : 00000000000004c8
ID ------
  00000000000004b0 : 01412703
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000004ac : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffbccddaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  645
IF ------
     pc : 00000000000004d0
 is req : 1
 pc req : 00000000000004cc
ID ------
  00000000000004b4 : bccde3b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004b0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004ac : 00112a23
	mem stall : 1
	mem rdata : 00000000001120b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  646
IF ------
     pc : 00000000000004d4
 is req : 1
 pc req : 00000000000004d0
ID ------
  00000000000004b4 : bccde3b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004b0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004ac : 00112a23
	mem stall : 1
	mem rdata : 0000000000112023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  647
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004b4 : bccde3b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004b0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004ac : 00112a23
	mem stall : 1
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  648
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004b4 : bccde3b7
  itype : 010000
  imm   : ffffffffbccde000
EX -----
  00000000000004b0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004ac : 00112a23
	mem stall : 0
	mem rdata : ffffffffdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  649
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004b8 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  00000000000004b4 : bccde3b7
  op1     : 00000000000004b4
  op2     : ffffffffbccde000
  alu     : ffffffffbccde4b4
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004b0 : 01412703
	mem stall : 1
	mem rdata : 0000000000112023
WB ----
  00000000000004ac : 00112a23
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                  650
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004b8 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  00000000000004b4 : bccde3b7
  op1     : 00000000000004b4
  op2     : ffffffffbccde000
  alu     : ffffffffbccde4b4
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004b0 : 01412703
	mem stall : 1
	mem rdata : 0000000000112023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                  651
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004b8 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  00000000000004b4 : bccde3b7
  op1     : 00000000000004b4
  op2     : ffffffffbccde000
  alu     : ffffffffbccde4b4
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004b0 : 01412703
	mem stall : 0
	mem rdata : ffffffffbccddaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                  652
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004bc : 78771263
  itype : 001000
  imm   : 0000000000000784
EX -----
  00000000000004b8 : aab3839b
  op1     : ffffffffccddaabb
  op2     : fffffffffffffaab
  alu     : ffffffffccdda566
  rs1/rs2 : 7/11
  reg1/reg2 : ffffffffccddaabb/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004b4 : bccde3b7
	mem stall : 0
	mem rdata : 0000000000112023
WB ----
  00000000000004b0 : 01412703
  reg[14] <= ffffffffbccddaab
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  653
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004bc : 78771263
  itype : 001000
  imm   : 0000000000000784
EX -----
  00000000000004b8 : aab3839b
  op1     : ffffffffccddaabb
  op2     : fffffffffffffaab
  alu     : ffffffffccdda566
  rs1/rs2 : 7/11
  reg1/reg2 : ffffffffccddaabb/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004b4 : bccde3b7
  reg[ 7] <= ffffffffbccde000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  654
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004bc : 78771263
  itype : 001000
  imm   : 0000000000000784
EX -----
  00000000000004b8 : aab3839b
  op1     : ffffffffbccde000
  op2     : fffffffffffffaab
  alu     : ffffffffbccddaab
  rs1/rs2 : 7/11
  reg1/reg2 : ffffffffbccde000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  655
IF ------
     pc : 00000000000004d4
 is req : 0
 pc req : 00000000000004d0
ID ------
  00000000000004c0 : 01a00193
  itype : 000010
  imm   : 000000000000001a
EX -----
  00000000000004bc : 78771263
  op1     : ffffffffbccddaab
  op2     : ffffffffbccde000
  alu     : ffffffff799bbaab
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffbccddaab/ffffffffbccde000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004b8 : aab3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  656
IF ------
     pc : 00000000000004d8
 is req : 1
 pc req : 00000000000004d4
ID ------
  00000000000004c0 : 01a00193
  itype : 000010
  imm   : 000000000000001a
EX -----
  00000000000004bc : 78771263
  op1     : ffffffffbccddaab
  op2     : ffffffffbccde000
  alu     : ffffffff799bbaab
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffbccddaab/ffffffffbccde000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000004b8 : aab3839b
  reg[ 7] <= ffffffffbccddaab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  657
IF ------
     pc : 00000000000004dc
 is req : 1
 pc req : 00000000000004d8
ID ------
  00000000000004c0 : 01a00193
  itype : 000010
  imm   : 000000000000001a
EX -----
  00000000000004bc : 78771263
  op1     : ffffffffbccddaab
  op2     : ffffffffbccddaab
  alu     : ffffffff799bb556
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffbccddaab/ffffffffbccddaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  658
IF ------
     pc : 00000000000004e0
 is req : 1
 pc req : 00000000000004dc
ID ------
  00000000000004c4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000004c0 : 01a00193
  op1     : 0000000000000000
  op2     : 000000000000001a
  alu     : 000000000000001a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004bc : 78771263
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  659
IF ------
     pc : 00000000000004e4
 is req : 1
 pc req : 00000000000004e0
ID ------
  00000000000004c8 : b3c10113
  itype : 000010
  imm   : fffffffffffffb3c
EX -----
  00000000000004c4 : 00002117
  op1     : 00000000000004c4
  op2     : 0000000000002000
  alu     : 00000000000024c4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004c0 : 01a00193
	mem stall : 0
	mem rdata : 0000000000000033
WB ----
  00000000000004bc : 78771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  660
IF ------
     pc : 00000000000004e8
 is req : 1
 pc req : 00000000000004e4
ID ------
  00000000000004cc : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004c8 : b3c10113
  op1     : 0000000000002000
  op2     : fffffffffffffb3c
  alu     : 0000000000001b3c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004c4 : 00002117
	mem stall : 0
	mem rdata : 0000000074771e63
WB ----
  00000000000004c0 : 01a00193
  reg[ 3] <= 000000000000001a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  661
IF ------
     pc : 00000000000004ec
 is req : 1
 pc req : 00000000000004e8
ID ------
  00000000000004cc : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004c8 : b3c10113
  op1     : 0000000000002000
  op2     : fffffffffffffb3c
  alu     : 0000000000001b3c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004c4 : 00002117
  reg[ 2] <= 00000000000024c4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  662
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004cc : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004c8 : b3c10113
  op1     : 00000000000024c4
  op2     : fffffffffffffb3c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 00000000000024c4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  663
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d0 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000004cc : 001120b7
  op1     : 00000000000004cc
  op2     : 0000000000112000
  alu     : 00000000001124cc
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000024c4/ffffffffbccddaab
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004c8 : b3c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  664
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d0 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000004cc : 001120b7
  op1     : 00000000000004cc
  op2     : 0000000000112000
  alu     : 00000000001124cc
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000024c4/ffffffffbccddaab
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004c8 : b3c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  665
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d0 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000004cc : 001120b7
  op1     : 00000000000004cc
  op2     : 0000000000112000
  alu     : 00000000001124cc
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffbccddaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  666
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d4 : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000004d0 : 2330809b
  op1     : ffffffffbccddaab
  op2     : 0000000000000233
  alu     : ffffffffbccddcde
  rs1/rs2 : 1/19
  reg1/reg2 : ffffffffbccddaab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004cc : 001120b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  667
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d4 : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000004d0 : 2330809b
  op1     : ffffffffbccddaab
  op2     : 0000000000000233
  alu     : ffffffffbccddcde
  rs1/rs2 : 1/19
  reg1/reg2 : ffffffffbccddaab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004cc : 001120b7
  reg[ 1] <= 0000000000112000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  668
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d4 : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000004d0 : 2330809b
  op1     : 0000000000112000
  op2     : 0000000000000233
  alu     : 0000000000112233
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000112000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  669
IF ------
     pc : 00000000000004ec
 is req : 0
 pc req : 00000000000004e8
ID ------
  00000000000004d8 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d4 : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004d0 : 2330809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  670
IF ------
     pc : 00000000000004f0
 is req : 1
 pc req : 00000000000004ec
ID ------
  00000000000004d8 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d4 : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004d0 : 2330809b
  reg[ 1] <= 0000000000112233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  671
IF ------
     pc : 00000000000004f4
 is req : 1
 pc req : 00000000000004f0
ID ------
  00000000000004d8 : 00012703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000004d4 : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  672
IF ------
     pc : 00000000000004f8
 is req : 1
 pc req : 00000000000004f4
ID ------
  00000000000004dc : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004d8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004d4 : 00112023
	mem stall : 1
	mem rdata : ffffffffb1410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  673
IF ------
     pc : 00000000000004fc
 is req : 1
 pc req : 00000000000004f8
ID ------
  00000000000004dc : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004d8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004d4 : 00112023
	mem stall : 1
	mem rdata : 000000002230809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  674
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004dc : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004d8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004d4 : 00112023
	mem stall : 1
	mem rdata : ffffffffaabbccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  675
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004dc : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  00000000000004d8 : 00012703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004d4 : 00112023
	mem stall : 0
	mem rdata : ffffffffaabbccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  676
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000004dc : 001123b7
  op1     : 00000000000004dc
  op2     : 0000000000112000
  alu     : 00000000001124dc
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004d8 : 00012703
	mem stall : 1
	mem rdata : 000000002230809b
WB ----
  00000000000004d4 : 00112023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  677
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000004dc : 001123b7
  op1     : 00000000000004dc
  op2     : 0000000000112000
  alu     : 00000000001124dc
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004d8 : 00012703
	mem stall : 1
	mem rdata : 000000002230809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  678
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000004dc : 001123b7
  op1     : 00000000000004dc
  op2     : 0000000000112000
  alu     : 00000000001124dc
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004d8 : 00012703
	mem stall : 0
	mem rdata : 0000000000112233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  679
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e4 : 74771e63
  itype : 001000
  imm   : 000000000000075c
EX -----
  00000000000004e0 : 2333839b
  op1     : ffffffffbccddaab
  op2     : 0000000000000233
  alu     : ffffffffbccddcde
  rs1/rs2 : 7/19
  reg1/reg2 : ffffffffbccddaab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004dc : 001123b7
	mem stall : 0
	mem rdata : 0000000000112223
WB ----
  00000000000004d8 : 00012703
  reg[14] <= 0000000000112233
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  680
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e4 : 74771e63
  itype : 001000
  imm   : 000000000000075c
EX -----
  00000000000004e0 : 2333839b
  op1     : ffffffffbccddaab
  op2     : 0000000000000233
  alu     : ffffffffbccddcde
  rs1/rs2 : 7/19
  reg1/reg2 : ffffffffbccddaab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004dc : 001123b7
  reg[ 7] <= 0000000000112000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  681
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e4 : 74771e63
  itype : 001000
  imm   : 000000000000075c
EX -----
  00000000000004e0 : 2333839b
  op1     : 0000000000112000
  op2     : 0000000000000233
  alu     : 0000000000112233
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000112000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  682
IF ------
     pc : 00000000000004fc
 is req : 0
 pc req : 00000000000004f8
ID ------
  00000000000004e8 : 01b00193
  itype : 000010
  imm   : 000000000000001b
EX -----
  00000000000004e4 : 74771e63
  op1     : 0000000000112233
  op2     : 0000000000112000
  alu     : 0000000000224233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000004e0 : 2333839b
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  683
IF ------
     pc : 0000000000000500
 is req : 1
 pc req : 00000000000004fc
ID ------
  00000000000004e8 : 01b00193
  itype : 000010
  imm   : 000000000000001b
EX -----
  00000000000004e4 : 74771e63
  op1     : 0000000000112233
  op2     : 0000000000112000
  alu     : 0000000000224233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000004e0 : 2333839b
  reg[ 7] <= 0000000000112233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  684
IF ------
     pc : 0000000000000504
 is req : 1
 pc req : 0000000000000500
ID ------
  00000000000004e8 : 01b00193
  itype : 000010
  imm   : 000000000000001b
EX -----
  00000000000004e4 : 74771e63
  op1     : 0000000000112233
  op2     : 0000000000112233
  alu     : 0000000000224466
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  685
IF ------
     pc : 0000000000000508
 is req : 1
 pc req : 0000000000000504
ID ------
  00000000000004ec : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000004e8 : 01b00193
  op1     : 0000000000000000
  op2     : 000000000000001b
  alu     : 000000000000001b
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004e4 : 74771e63
	mem stall : 0
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                  686
IF ------
     pc : 000000000000050c
 is req : 1
 pc req : 0000000000000508
ID ------
  00000000000004f0 : b1410113
  itype : 000010
  imm   : fffffffffffffb14
EX -----
  00000000000004ec : 00002117
  op1     : 00000000000004ec
  op2     : 0000000000002000
  alu     : 00000000000024ec
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004e8 : 01b00193
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
  00000000000004e4 : 74771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  687
IF ------
     pc : 0000000000000510
 is req : 1
 pc req : 000000000000050c
ID ------
  00000000000004f4 : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  00000000000004f0 : b1410113
  op1     : 0000000000002000
  op2     : fffffffffffffb14
  alu     : 0000000000001b14
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004ec : 00002117
	mem stall : 0
	mem rdata : 0000000072771a63
WB ----
  00000000000004e8 : 01b00193
  reg[ 3] <= 000000000000001b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  688
IF ------
     pc : 0000000000000514
 is req : 1
 pc req : 0000000000000510
ID ------
  00000000000004f4 : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  00000000000004f0 : b1410113
  op1     : 0000000000002000
  op2     : fffffffffffffb14
  alu     : 0000000000001b14
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004ec : 00002117
  reg[ 2] <= 00000000000024ec
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  689
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004f4 : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  00000000000004f0 : b1410113
  op1     : 00000000000024ec
  op2     : fffffffffffffb14
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 00000000000024ec/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  690
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004f8 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000004f4 : 300110b7
  op1     : 00000000000004f4
  op2     : 0000000030011000
  alu     : 00000000300114f4
  rs1/rs2 : 2/0
  reg1/reg2 : 00000000000024ec/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004f0 : b1410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  691
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004f8 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000004f4 : 300110b7
  op1     : 00000000000004f4
  op2     : 0000000030011000
  alu     : 00000000300114f4
  rs1/rs2 : 2/0
  reg1/reg2 : 00000000000024ec/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004f0 : b1410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  692
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004f8 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000004f4 : 300110b7
  op1     : 00000000000004f4
  op2     : 0000000030011000
  alu     : 00000000300114f4
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  693
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004fc : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000004f8 : 2230809b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000112233/000000000000001b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004f4 : 300110b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  694
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004fc : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000004f8 : 2230809b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000112233/000000000000001b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004f4 : 300110b7
  reg[ 1] <= 0000000030011000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  695
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  00000000000004fc : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000004f8 : 2230809b
  op1     : 0000000030011000
  op2     : 0000000000000223
  alu     : 0000000030011223
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000030011000/000000000000001b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  696
IF ------
     pc : 0000000000000514
 is req : 0
 pc req : 0000000000000510
ID ------
  0000000000000500 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000004fc : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000004f8 : 2230809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  697
IF ------
     pc : 0000000000000518
 is req : 1
 pc req : 0000000000000514
ID ------
  0000000000000500 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000004fc : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000004f8 : 2230809b
  reg[ 1] <= 0000000030011223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  698
IF ------
     pc : 000000000000051c
 is req : 1
 pc req : 0000000000000518
ID ------
  0000000000000500 : 00412703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000004fc : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  699
IF ------
     pc : 0000000000000520
 is req : 1
 pc req : 000000000000051c
ID ------
  0000000000000504 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000500 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004fc : 00112223
	mem stall : 1
	mem rdata : 00000000330010b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  700
IF ------
     pc : 0000000000000524
 is req : 1
 pc req : 0000000000000520
ID ------
  0000000000000504 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000500 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004fc : 00112223
	mem stall : 1
	mem rdata : 0000000000112423
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  701
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  0000000000000504 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000500 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000004fc : 00112223
	mem stall : 1
	mem rdata : ffffffffdaabbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  702
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  0000000000000504 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000500 : 00412703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000004fc : 00112223
	mem stall : 0
	mem rdata : ffffffffdaabbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  703
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  0000000000000508 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000504 : 300113b7
  op1     : 0000000000000504
  op2     : 0000000030011000
  alu     : 0000000030011504
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000500 : 00412703
	mem stall : 1
	mem rdata : 0000000000112423
WB ----
  00000000000004fc : 00112223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  704
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  0000000000000508 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000504 : 300113b7
  op1     : 0000000000000504
  op2     : 0000000030011000
  alu     : 0000000030011504
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000500 : 00412703
	mem stall : 1
	mem rdata : 0000000000112423
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  705
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  0000000000000508 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000504 : 300113b7
  op1     : 0000000000000504
  op2     : 0000000030011000
  alu     : 0000000030011504
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000500 : 00412703
	mem stall : 0
	mem rdata : 0000000030011223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                  706
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  000000000000050c : 72771a63
  itype : 001000
  imm   : 0000000000000734
EX -----
  0000000000000508 : 2233839b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000112233/000000000000001b
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000504 : 300113b7
	mem stall : 0
	mem rdata : 0000000000002423
WB ----
  0000000000000500 : 00412703
  reg[14] <= 0000000030011223
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  707
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  000000000000050c : 72771a63
  itype : 001000
  imm   : 0000000000000734
EX -----
  0000000000000508 : 2233839b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000112233/000000000000001b
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000504 : 300113b7
  reg[ 7] <= 0000000030011000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  708
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  000000000000050c : 72771a63
  itype : 001000
  imm   : 0000000000000734
EX -----
  0000000000000508 : 2233839b
  op1     : 0000000030011000
  op2     : 0000000000000223
  alu     : 0000000030011223
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000030011000/000000000000001b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  709
IF ------
     pc : 0000000000000524
 is req : 0
 pc req : 0000000000000520
ID ------
  0000000000000510 : 01c00193
  itype : 000010
  imm   : 000000000000001c
EX -----
  000000000000050c : 72771a63
  op1     : 0000000030011223
  op2     : 0000000030011000
  alu     : 0000000060022223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000508 : 2233839b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  710
IF ------
     pc : 0000000000000528
 is req : 1
 pc req : 0000000000000524
ID ------
  0000000000000510 : 01c00193
  itype : 000010
  imm   : 000000000000001c
EX -----
  000000000000050c : 72771a63
  op1     : 0000000030011223
  op2     : 0000000030011000
  alu     : 0000000060022223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000508 : 2233839b
  reg[ 7] <= 0000000030011223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  711
IF ------
     pc : 000000000000052c
 is req : 1
 pc req : 0000000000000528
ID ------
  0000000000000510 : 01c00193
  itype : 000010
  imm   : 000000000000001c
EX -----
  000000000000050c : 72771a63
  op1     : 0000000030011223
  op2     : 0000000030011223
  alu     : 0000000060022446
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  712
IF ------
     pc : 0000000000000530
 is req : 1
 pc req : 000000000000052c
ID ------
  0000000000000514 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000510 : 01c00193
  op1     : 0000000000000000
  op2     : 000000000000001c
  alu     : 000000000000001c
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000050c : 72771a63
	mem stall : 0
	mem rdata : 0000000000003300
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  713
IF ------
     pc : 0000000000000534
 is req : 1
 pc req : 0000000000000530
ID ------
  0000000000000518 : aec10113
  itype : 000010
  imm   : fffffffffffffaec
EX -----
  0000000000000514 : 00002117
  op1     : 0000000000000514
  op2     : 0000000000002000
  alu     : 0000000000002514
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000510 : 01c00193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  000000000000050c : 72771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  714
IF ------
     pc : 0000000000000538
 is req : 1
 pc req : 0000000000000534
ID ------
  000000000000051c : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000518 : aec10113
  op1     : 0000000000002000
  op2     : fffffffffffffaec
  alu     : 0000000000001aec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000514 : 00002117
	mem stall : 0
	mem rdata : 0000000070771663
WB ----
  0000000000000510 : 01c00193
  reg[ 3] <= 000000000000001c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  715
IF ------
     pc : 000000000000053c
 is req : 1
 pc req : 0000000000000538
ID ------
  000000000000051c : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000518 : aec10113
  op1     : 0000000000002000
  op2     : fffffffffffffaec
  alu     : 0000000000001aec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000514 : 00002117
  reg[ 2] <= 0000000000002514
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  716
IF ------
     pc : 000000000000053c
 is req : 0
 pc req : 0000000000000538
ID ------
  000000000000051c : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000518 : aec10113
  op1     : 0000000000002514
  op2     : fffffffffffffaec
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002514/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  717
IF ------
     pc : 000000000000053c
 is req : 0
 pc req : 0000000000000538
ID ------
  0000000000000520 : 1220809b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000051c : 330010b7
  op1     : 000000000000051c
  op2     : 0000000033001000
  alu     : 000000003300151c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000518 : aec10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  718
IF ------
     pc : 000000000000053c
 is req : 0
 pc req : 0000000000000538
ID ------
  0000000000000524 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000520 : 1220809b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000030011223/0000000000002514
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000051c : 330010b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000518 : aec10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  719
IF ------
     pc : 000000000000053c
 is req : 0
 pc req : 0000000000000538
ID ------
  0000000000000524 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000520 : 1220809b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000030011223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000051c : 330010b7
  reg[ 1] <= 0000000033001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  720
IF ------
     pc : 000000000000053c
 is req : 0
 pc req : 0000000000000538
ID ------
  0000000000000524 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000520 : 1220809b
  op1     : 0000000033001000
  op2     : 0000000000000122
  alu     : 0000000033001122
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000033001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  721
IF ------
     pc : 000000000000053c
 is req : 0
 pc req : 0000000000000538
ID ------
  0000000000000528 : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000524 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000520 : 1220809b
	mem stall : 0
	mem rdata : ffffffffffffffd0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  722
IF ------
     pc : 0000000000000540
 is req : 1
 pc req : 000000000000053c
ID ------
  0000000000000528 : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000524 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000520 : 1220809b
  reg[ 1] <= 0000000033001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  723
IF ------
     pc : 0000000000000544
 is req : 1
 pc req : 0000000000000540
ID ------
  0000000000000528 : 00812703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000524 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  724
IF ------
     pc : 0000000000000548
 is req : 1
 pc req : 0000000000000544
ID ------
  000000000000052c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000528 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000524 : 00112423
	mem stall : 1
	mem rdata : ffffffffac410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  725
IF ------
     pc : 000000000000054c
 is req : 1
 pc req : 0000000000000548
ID ------
  000000000000052c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000528 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000524 : 00112423
	mem stall : 1
	mem rdata : 000000001120809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  726
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  000000000000052c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000528 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000524 : 00112423
	mem stall : 1
	mem rdata : ffffffffddaabbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  727
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  000000000000052c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000528 : 00812703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000524 : 00112423
	mem stall : 0
	mem rdata : ffffffffddaabbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  728
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000530 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000052c : 330013b7
  op1     : 000000000000052c
  op2     : 0000000033001000
  alu     : 000000003300152c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000528 : 00812703
	mem stall : 1
	mem rdata : 000000001120809b
WB ----
  0000000000000524 : 00112423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  729
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000530 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000052c : 330013b7
  op1     : 000000000000052c
  op2     : 0000000033001000
  alu     : 000000003300152c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000528 : 00812703
	mem stall : 1
	mem rdata : 000000001120809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  730
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000530 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000052c : 330013b7
  op1     : 000000000000052c
  op2     : 0000000033001000
  alu     : 000000003300152c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000528 : 00812703
	mem stall : 0
	mem rdata : 0000000033001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  731
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000534 : 70771663
  itype : 001000
  imm   : 000000000000070c
EX -----
  0000000000000530 : 1223839b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000030011223/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000052c : 330013b7
	mem stall : 0
	mem rdata : 0000000000002623
WB ----
  0000000000000528 : 00812703
  reg[14] <= 0000000033001122
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  732
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000534 : 70771663
  itype : 001000
  imm   : 000000000000070c
EX -----
  0000000000000530 : 1223839b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000030011223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000052c : 330013b7
  reg[ 7] <= 0000000033001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  733
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000534 : 70771663
  itype : 001000
  imm   : 000000000000070c
EX -----
  0000000000000530 : 1223839b
  op1     : 0000000033001000
  op2     : 0000000000000122
  alu     : 0000000033001122
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000033001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  734
IF ------
     pc : 000000000000054c
 is req : 0
 pc req : 0000000000000548
ID ------
  0000000000000538 : 01d00193
  itype : 000010
  imm   : 000000000000001d
EX -----
  0000000000000534 : 70771663
  op1     : 0000000033001122
  op2     : 0000000033001000
  alu     : 0000000066002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000530 : 1223839b
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  735
IF ------
     pc : 0000000000000550
 is req : 1
 pc req : 000000000000054c
ID ------
  0000000000000538 : 01d00193
  itype : 000010
  imm   : 000000000000001d
EX -----
  0000000000000534 : 70771663
  op1     : 0000000033001122
  op2     : 0000000033001000
  alu     : 0000000066002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000530 : 1223839b
  reg[ 7] <= 0000000033001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  736
IF ------
     pc : 0000000000000554
 is req : 1
 pc req : 0000000000000550
ID ------
  0000000000000538 : 01d00193
  itype : 000010
  imm   : 000000000000001d
EX -----
  0000000000000534 : 70771663
  op1     : 0000000033001122
  op2     : 0000000033001122
  alu     : 0000000066002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  737
IF ------
     pc : 0000000000000558
 is req : 1
 pc req : 0000000000000554
ID ------
  000000000000053c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000538 : 01d00193
  op1     : 0000000000000000
  op2     : 000000000000001d
  alu     : 000000000000001d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000534 : 70771663
	mem stall : 0
	mem rdata : 00000000000003b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  738
IF ------
     pc : 000000000000055c
 is req : 1
 pc req : 0000000000000558
ID ------
  0000000000000540 : ac410113
  itype : 000010
  imm   : fffffffffffffac4
EX -----
  000000000000053c : 00002117
  op1     : 000000000000053c
  op2     : 0000000000002000
  alu     : 000000000000253c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000538 : 01d00193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000534 : 70771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  739
IF ------
     pc : 0000000000000560
 is req : 1
 pc req : 000000000000055c
ID ------
  0000000000000544 : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000540 : ac410113
  op1     : 0000000000002000
  op2     : fffffffffffffac4
  alu     : 0000000000001ac4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000053c : 00002117
	mem stall : 0
	mem rdata : 000000006e771263
WB ----
  0000000000000538 : 01d00193
  reg[ 3] <= 000000000000001d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  740
IF ------
     pc : 0000000000000564
 is req : 1
 pc req : 0000000000000560
ID ------
  0000000000000544 : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000540 : ac410113
  op1     : 0000000000002000
  op2     : fffffffffffffac4
  alu     : 0000000000001ac4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000053c : 00002117
  reg[ 2] <= 000000000000253c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  741
IF ------
     pc : 0000000000000564
 is req : 0
 pc req : 0000000000000560
ID ------
  0000000000000544 : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000540 : ac410113
  op1     : 000000000000253c
  op2     : fffffffffffffac4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000253c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  742
IF ------
     pc : 0000000000000564
 is req : 0
 pc req : 0000000000000560
ID ------
  0000000000000548 : 1120809b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000544 : 233000b7
  op1     : 0000000000000544
  op2     : 0000000023300000
  alu     : 0000000023300544
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000540 : ac410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  743
IF ------
     pc : 0000000000000564
 is req : 0
 pc req : 0000000000000560
ID ------
  000000000000054c : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000548 : 1120809b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000544 : 233000b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000540 : ac410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  744
IF ------
     pc : 0000000000000564
 is req : 0
 pc req : 0000000000000560
ID ------
  000000000000054c : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000548 : 1120809b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000544 : 233000b7
  reg[ 1] <= 0000000023300000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  745
IF ------
     pc : 0000000000000564
 is req : 0
 pc req : 0000000000000560
ID ------
  000000000000054c : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000548 : 1120809b
  op1     : 0000000023300000
  op2     : 0000000000000112
  alu     : 0000000023300112
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000023300000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  746
IF ------
     pc : 0000000000000564
 is req : 0
 pc req : 0000000000000560
ID ------
  0000000000000550 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000054c : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000548 : 1120809b
	mem stall : 0
	mem rdata : ffffffffffffffe0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  747
IF ------
     pc : 0000000000000568
 is req : 1
 pc req : 0000000000000564
ID ------
  0000000000000550 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000054c : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000548 : 1120809b
  reg[ 1] <= 0000000023300112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  748
IF ------
     pc : 000000000000056c
 is req : 1
 pc req : 0000000000000568
ID ------
  0000000000000550 : 00c12703
  itype : 000010
  imm   : 000000000000000c
EX -----
  000000000000054c : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  749
IF ------
     pc : 0000000000000570
 is req : 1
 pc req : 000000000000056c
ID ------
  0000000000000554 : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000550 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000054c : 00112623
	mem stall : 1
	mem rdata : 00000000223300b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  750
IF ------
     pc : 0000000000000574
 is req : 1
 pc req : 0000000000000570
ID ------
  0000000000000554 : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000550 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000054c : 00112623
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  751
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000550 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000054c : 00112623
	mem stall : 1
	mem rdata : ffffffffcddaabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  752
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000554 : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000550 : 00c12703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000054c : 00112623
	mem stall : 0
	mem rdata : ffffffffcddaabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                  753
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000558 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000554 : 233003b7
  op1     : 0000000000000554
  op2     : 0000000023300000
  alu     : 0000000023300554
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000550 : 00c12703
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
  000000000000054c : 00112623
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  754
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000558 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000554 : 233003b7
  op1     : 0000000000000554
  op2     : 0000000023300000
  alu     : 0000000023300554
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000550 : 00c12703
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  755
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000558 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000554 : 233003b7
  op1     : 0000000000000554
  op2     : 0000000023300000
  alu     : 0000000023300554
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000550 : 00c12703
	mem stall : 0
	mem rdata : 0000000023300112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  756
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  000000000000055c : 6e771263
  itype : 001000
  imm   : 00000000000006e4
EX -----
  0000000000000558 : 1123839b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000554 : 233003b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000550 : 00c12703
  reg[14] <= 0000000023300112
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  757
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  000000000000055c : 6e771263
  itype : 001000
  imm   : 00000000000006e4
EX -----
  0000000000000558 : 1123839b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000554 : 233003b7
  reg[ 7] <= 0000000023300000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  758
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  000000000000055c : 6e771263
  itype : 001000
  imm   : 00000000000006e4
EX -----
  0000000000000558 : 1123839b
  op1     : 0000000023300000
  op2     : 0000000000000112
  alu     : 0000000023300112
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000023300000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  759
IF ------
     pc : 0000000000000574
 is req : 0
 pc req : 0000000000000570
ID ------
  0000000000000560 : 01e00193
  itype : 000010
  imm   : 000000000000001e
EX -----
  000000000000055c : 6e771263
  op1     : 0000000023300112
  op2     : 0000000023300000
  alu     : 0000000046600112
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000558 : 1123839b
	mem stall : 0
	mem rdata : 0000000000000010
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  760
IF ------
     pc : 0000000000000578
 is req : 1
 pc req : 0000000000000574
ID ------
  0000000000000560 : 01e00193
  itype : 000010
  imm   : 000000000000001e
EX -----
  000000000000055c : 6e771263
  op1     : 0000000023300112
  op2     : 0000000023300000
  alu     : 0000000046600112
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000558 : 1123839b
  reg[ 7] <= 0000000023300112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  761
IF ------
     pc : 000000000000057c
 is req : 1
 pc req : 0000000000000578
ID ------
  0000000000000560 : 01e00193
  itype : 000010
  imm   : 000000000000001e
EX -----
  000000000000055c : 6e771263
  op1     : 0000000023300112
  op2     : 0000000023300112
  alu     : 0000000046600224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  762
IF ------
     pc : 0000000000000580
 is req : 1
 pc req : 000000000000057c
ID ------
  0000000000000564 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000560 : 01e00193
  op1     : 0000000000000000
  op2     : 000000000000001e
  alu     : 000000000000001e
  rs1/rs2 : 0/30
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000055c : 6e771263
	mem stall : 0
	mem rdata : 00000000000003b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  763
IF ------
     pc : 0000000000000584
 is req : 1
 pc req : 0000000000000580
ID ------
  0000000000000568 : a9c10113
  itype : 000010
  imm   : fffffffffffffa9c
EX -----
  0000000000000564 : 00002117
  op1     : 0000000000000564
  op2     : 0000000000002000
  alu     : 0000000000002564
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000560 : 01e00193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  000000000000055c : 6e771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  764
IF ------
     pc : 0000000000000588
 is req : 1
 pc req : 0000000000000584
ID ------
  000000000000056c : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000568 : a9c10113
  op1     : 0000000000002000
  op2     : fffffffffffffa9c
  alu     : 0000000000001a9c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000564 : 00002117
	mem stall : 0
	mem rdata : 000000006a771e63
WB ----
  0000000000000560 : 01e00193
  reg[ 3] <= 000000000000001e
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  765
IF ------
     pc : 000000000000058c
 is req : 1
 pc req : 0000000000000588
ID ------
  000000000000056c : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000568 : a9c10113
  op1     : 0000000000002000
  op2     : fffffffffffffa9c
  alu     : 0000000000001a9c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000564 : 00002117
  reg[ 2] <= 0000000000002564
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  766
IF ------
     pc : 000000000000058c
 is req : 0
 pc req : 0000000000000588
ID ------
  000000000000056c : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000568 : a9c10113
  op1     : 0000000000002564
  op2     : fffffffffffffa9c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002564/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  767
IF ------
     pc : 000000000000058c
 is req : 0
 pc req : 0000000000000588
ID ------
  0000000000000570 : 0110809b
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000056c : 223300b7
  op1     : 000000000000056c
  op2     : 0000000022330000
  alu     : 000000002233056c
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000001e
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000568 : a9c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                  768
IF ------
     pc : 000000000000058c
 is req : 0
 pc req : 0000000000000588
ID ------
  0000000000000574 : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000570 : 0110809b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000056c : 223300b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000568 : a9c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  769
IF ------
     pc : 000000000000058c
 is req : 0
 pc req : 0000000000000588
ID ------
  0000000000000574 : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000570 : 0110809b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000056c : 223300b7
  reg[ 1] <= 0000000022330000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  770
IF ------
     pc : 000000000000058c
 is req : 0
 pc req : 0000000000000588
ID ------
  0000000000000574 : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000570 : 0110809b
  op1     : 0000000022330000
  op2     : 0000000000000011
  alu     : 0000000022330011
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000022330000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  771
IF ------
     pc : 000000000000058c
 is req : 0
 pc req : 0000000000000588
ID ------
  0000000000000578 : 01012703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000574 : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000570 : 0110809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  772
IF ------
     pc : 0000000000000590
 is req : 1
 pc req : 000000000000058c
ID ------
  0000000000000578 : 01012703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000574 : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000570 : 0110809b
  reg[ 1] <= 0000000022330011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  773
IF ------
     pc : 0000000000000594
 is req : 1
 pc req : 0000000000000590
ID ------
  0000000000000578 : 01012703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000574 : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  774
IF ------
     pc : 0000000000000598
 is req : 1
 pc req : 0000000000000594
ID ------
  000000000000057c : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000578 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000574 : 00112823
	mem stall : 1
	mem rdata : ffffffffa7410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  775
IF ------
     pc : 000000000000059c
 is req : 1
 pc req : 0000000000000598
ID ------
  000000000000057c : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000578 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000574 : 00112823
	mem stall : 1
	mem rdata : 000000000010809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  776
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  000000000000057c : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000578 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000574 : 00112823
	mem stall : 1
	mem rdata : ffffffffccddaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  777
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  000000000000057c : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000578 : 01012703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000574 : 00112823
	mem stall : 0
	mem rdata : ffffffffccddaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                  778
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000580 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000057c : 223303b7
  op1     : 000000000000057c
  op2     : 0000000022330000
  alu     : 000000002233057c
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000001e
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000578 : 01012703
	mem stall : 1
	mem rdata : 000000000010809b
WB ----
  0000000000000574 : 00112823
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  779
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000580 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000057c : 223303b7
  op1     : 000000000000057c
  op2     : 0000000022330000
  alu     : 000000002233057c
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000001e
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000578 : 01012703
	mem stall : 1
	mem rdata : 000000000010809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  780
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000580 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000057c : 223303b7
  op1     : 000000000000057c
  op2     : 0000000022330000
  alu     : 000000002233057c
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000001e
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000578 : 01012703
	mem stall : 0
	mem rdata : 0000000022330011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  781
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000584 : 6a771e63
  itype : 001000
  imm   : 00000000000006bc
EX -----
  0000000000000580 : 0113839b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000057c : 223303b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000578 : 01012703
  reg[14] <= 0000000022330011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  782
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000584 : 6a771e63
  itype : 001000
  imm   : 00000000000006bc
EX -----
  0000000000000580 : 0113839b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000057c : 223303b7
  reg[ 7] <= 0000000022330000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  783
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000584 : 6a771e63
  itype : 001000
  imm   : 00000000000006bc
EX -----
  0000000000000580 : 0113839b
  op1     : 0000000022330000
  op2     : 0000000000000011
  alu     : 0000000022330011
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000022330000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  784
IF ------
     pc : 000000000000059c
 is req : 0
 pc req : 0000000000000598
ID ------
  0000000000000588 : 01f00193
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000584 : 6a771e63
  op1     : 0000000022330011
  op2     : 0000000022330000
  alu     : 0000000044660011
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000580 : 0113839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  785
IF ------
     pc : 00000000000005a0
 is req : 1
 pc req : 000000000000059c
ID ------
  0000000000000588 : 01f00193
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000584 : 6a771e63
  op1     : 0000000022330011
  op2     : 0000000022330000
  alu     : 0000000044660011
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000580 : 0113839b
  reg[ 7] <= 0000000022330011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  786
IF ------
     pc : 00000000000005a4
 is req : 1
 pc req : 00000000000005a0
ID ------
  0000000000000588 : 01f00193
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000584 : 6a771e63
  op1     : 0000000022330011
  op2     : 0000000022330011
  alu     : 0000000044660022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  787
IF ------
     pc : 00000000000005a8
 is req : 1
 pc req : 00000000000005a4
ID ------
  000000000000058c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000588 : 01f00193
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000584 : 6a771e63
	mem stall : 0
	mem rdata : 0000000000000141
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                  788
IF ------
     pc : 00000000000005ac
 is req : 1
 pc req : 00000000000005a8
ID ------
  0000000000000590 : a7410113
  itype : 000010
  imm   : fffffffffffffa74
EX -----
  000000000000058c : 00002117
  op1     : 000000000000058c
  op2     : 0000000000002000
  alu     : 000000000000258c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000588 : 01f00193
	mem stall : 0
	mem rdata : 0000000000000068
WB ----
  0000000000000584 : 6a771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  789
IF ------
     pc : 00000000000005b0
 is req : 1
 pc req : 00000000000005ac
ID ------
  0000000000000594 : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000590 : a7410113
  op1     : 0000000000002000
  op2     : fffffffffffffa74
  alu     : 0000000000001a74
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000058c : 00002117
	mem stall : 0
	mem rdata : 0000000068771a63
WB ----
  0000000000000588 : 01f00193
  reg[ 3] <= 000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  790
IF ------
     pc : 00000000000005b4
 is req : 1
 pc req : 00000000000005b0
ID ------
  0000000000000594 : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000590 : a7410113
  op1     : 0000000000002000
  op2     : fffffffffffffa74
  alu     : 0000000000001a74
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000058c : 00002117
  reg[ 2] <= 000000000000258c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  791
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  0000000000000594 : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000590 : a7410113
  op1     : 000000000000258c
  op2     : fffffffffffffa74
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000258c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  792
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  0000000000000598 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000594 : 122330b7
  op1     : 0000000000000594
  op2     : 0000000012233000
  alu     : 0000000012233594
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/000000000000258c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000590 : a7410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                  793
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  0000000000000598 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000594 : 122330b7
  op1     : 0000000000000594
  op2     : 0000000012233000
  alu     : 0000000012233594
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/000000000000258c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000590 : a7410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                  794
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  0000000000000598 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000594 : 122330b7
  op1     : 0000000000000594
  op2     : 0000000012233000
  alu     : 0000000012233594
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                  795
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  000000000000059c : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  0000000000000598 : 0010809b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000594 : 122330b7
	mem stall : 0
	mem rdata : 0000211702000193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  796
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  000000000000059c : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  0000000000000598 : 0010809b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000594 : 122330b7
  reg[ 1] <= 0000000012233000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  797
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  000000000000059c : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  0000000000000598 : 0010809b
  op1     : 0000000012233000
  op2     : 0000000000000001
  alu     : 0000000012233001
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000012233000/0000000012233000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  798
IF ------
     pc : 00000000000005b4
 is req : 0
 pc req : 00000000000005b0
ID ------
  00000000000005a0 : 01412703
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000059c : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000598 : 0010809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  799
IF ------
     pc : 00000000000005b8
 is req : 1
 pc req : 00000000000005b4
ID ------
  00000000000005a0 : 01412703
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000059c : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000598 : 0010809b
  reg[ 1] <= 0000000012233001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  800
IF ------
     pc : 00000000000005bc
 is req : 1
 pc req : 00000000000005b8
ID ------
  00000000000005a0 : 01412703
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000059c : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  801
IF ------
     pc : 00000000000005c0
 is req : 1
 pc req : 00000000000005bc
ID ------
  00000000000005a4 : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  00000000000005a0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000059c : 00112a23
	mem stall : 1
	mem rdata : ffffffffffffd0b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  802
IF ------
     pc : 00000000000005c4
 is req : 1
 pc req : 00000000000005c0
ID ------
  00000000000005a4 : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  00000000000005a0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000059c : 00112a23
	mem stall : 1
	mem rdata : 0000000000111023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  803
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005a4 : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  00000000000005a0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000059c : 00112a23
	mem stall : 1
	mem rdata : ffffffffbccddaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  804
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005a4 : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  00000000000005a0 : 01412703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000059c : 00112a23
	mem stall : 0
	mem rdata : ffffffffbccddaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                  805
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005a8 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000005a4 : 122333b7
  op1     : 00000000000005a4
  op2     : 0000000012233000
  alu     : 00000000122335a4
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005a0 : 01412703
	mem stall : 1
	mem rdata : 0000000000111023
WB ----
  000000000000059c : 00112a23
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  806
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005a8 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000005a4 : 122333b7
  op1     : 00000000000005a4
  op2     : 0000000012233000
  alu     : 00000000122335a4
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005a0 : 01412703
	mem stall : 1
	mem rdata : 0000000000111023
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  807
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005a8 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000005a4 : 122333b7
  op1     : 00000000000005a4
  op2     : 0000000012233000
  alu     : 00000000122335a4
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005a0 : 01412703
	mem stall : 0
	mem rdata : 0000000012233001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                  808
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005ac : 68771a63
  itype : 001000
  imm   : 0000000000000694
EX -----
  00000000000005a8 : 0013839b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000022330011/0000000012233001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005a4 : 122333b7
	mem stall : 0
	mem rdata : 00111023cdd0809b
WB ----
  00000000000005a0 : 01412703
  reg[14] <= 0000000012233001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  809
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005ac : 68771a63
  itype : 001000
  imm   : 0000000000000694
EX -----
  00000000000005a8 : 0013839b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000022330011/0000000012233001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005a4 : 122333b7
  reg[ 7] <= 0000000012233000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  810
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005ac : 68771a63
  itype : 001000
  imm   : 0000000000000694
EX -----
  00000000000005a8 : 0013839b
  op1     : 0000000012233000
  op2     : 0000000000000001
  alu     : 0000000012233001
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000012233000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  811
IF ------
     pc : 00000000000005c4
 is req : 0
 pc req : 00000000000005c0
ID ------
  00000000000005b0 : 02000193
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000005ac : 68771a63
  op1     : 0000000012233001
  op2     : 0000000012233000
  alu     : 0000000024466001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000005a8 : 0013839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  812
IF ------
     pc : 00000000000005c8
 is req : 1
 pc req : 00000000000005c4
ID ------
  00000000000005b0 : 02000193
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000005ac : 68771a63
  op1     : 0000000012233001
  op2     : 0000000012233000
  alu     : 0000000024466001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000005a8 : 0013839b
  reg[ 7] <= 0000000012233001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  813
IF ------
     pc : 00000000000005cc
 is req : 1
 pc req : 00000000000005c8
ID ------
  00000000000005b0 : 02000193
  itype : 000010
  imm   : 0000000000000020
EX -----
  00000000000005ac : 68771a63
  op1     : 0000000012233001
  op2     : 0000000012233001
  alu     : 0000000024466002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  814
IF ------
     pc : 00000000000005d0
 is req : 1
 pc req : 00000000000005cc
ID ------
  00000000000005b4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000005b0 : 02000193
  op1     : 0000000000000000
  op2     : 0000000000000020
  alu     : 0000000000000020
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005ac : 68771a63
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  815
IF ------
     pc : 00000000000005d4
 is req : 1
 pc req : 00000000000005d0
ID ------
  00000000000005b8 : a4c10113
  itype : 000010
  imm   : fffffffffffffa4c
EX -----
  00000000000005b4 : 00002117
  op1     : 00000000000005b4
  op2     : 0000000000002000
  alu     : 00000000000025b4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005b0 : 02000193
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  00000000000005ac : 68771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  816
IF ------
     pc : 00000000000005d8
 is req : 1
 pc req : 00000000000005d4
ID ------
  00000000000005bc : ffffd0b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005b8 : a4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffa4c
  alu     : 0000000000001a4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005b4 : 00002117
	mem stall : 0
	mem rdata : 0000000066771663
WB ----
  00000000000005b0 : 02000193
  reg[ 3] <= 0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  817
IF ------
     pc : 00000000000005dc
 is req : 1
 pc req : 00000000000005d8
ID ------
  00000000000005bc : ffffd0b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005b8 : a4c10113
  op1     : 0000000000002000
  op2     : fffffffffffffa4c
  alu     : 0000000000001a4c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005b4 : 00002117
  reg[ 2] <= 00000000000025b4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  818
IF ------
     pc : 00000000000005dc
 is req : 0
 pc req : 00000000000005d8
ID ------
  00000000000005bc : ffffd0b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005b8 : a4c10113
  op1     : 00000000000025b4
  op2     : fffffffffffffa4c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000025b4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  819
IF ------
     pc : 00000000000005dc
 is req : 0
 pc req : 00000000000005d8
ID ------
  00000000000005c0 : cdd0809b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000005bc : ffffd0b7
  op1     : 00000000000005bc
  op2     : ffffffffffffd000
  alu     : ffffffffffffd5bc
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005b8 : a4c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 31
compare = 0
check_start

#                  820
IF ------
     pc : 00000000000005dc
 is req : 0
 pc req : 00000000000005d8
ID ------
  00000000000005c4 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000005c0 : cdd0809b
  op1     : 0000000012233001
  op2     : fffffffffffffcdd
  alu     : 0000000012232cde
  rs1/rs2 : 1/29
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005bc : ffffd0b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000005b8 : a4c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  821
IF ------
     pc : 00000000000005dc
 is req : 0
 pc req : 00000000000005d8
ID ------
  00000000000005c4 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000005c0 : cdd0809b
  op1     : 0000000012233001
  op2     : fffffffffffffcdd
  alu     : 0000000012232cde
  rs1/rs2 : 1/29
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005bc : ffffd0b7
  reg[ 1] <= ffffffffffffd000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  822
IF ------
     pc : 00000000000005dc
 is req : 0
 pc req : 00000000000005d8
ID ------
  00000000000005c4 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000005c0 : cdd0809b
  op1     : ffffffffffffd000
  op2     : fffffffffffffcdd
  alu     : ffffffffffffccdd
  rs1/rs2 : 1/29
  reg1/reg2 : ffffffffffffd000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  823
IF ------
     pc : 00000000000005dc
 is req : 0
 pc req : 00000000000005d8
ID ------
  00000000000005c8 : 00011703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffd000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005c0 : cdd0809b
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  824
IF ------
     pc : 00000000000005e0
 is req : 1
 pc req : 00000000000005dc
ID ------
  00000000000005c8 : 00011703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffd000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005c0 : cdd0809b
  reg[ 1] <= ffffffffffffccdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  825
IF ------
     pc : 00000000000005e4
 is req : 1
 pc req : 00000000000005e0
ID ------
  00000000000005c8 : 00011703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000005c4 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  826
IF ------
     pc : 00000000000005e8
 is req : 1
 pc req : 00000000000005e4
ID ------
  00000000000005cc : ffffd3b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005c8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005c4 : 00111023
	mem stall : 1
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  827
IF ------
     pc : 00000000000005ec
 is req : 1
 pc req : 00000000000005e8
ID ------
  00000000000005cc : ffffd3b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005c8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005c4 : 00111023
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  828
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005cc : ffffd3b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005c8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005c4 : 00111023
	mem stall : 1
	mem rdata : 0000000000002233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  829
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005cc : ffffd3b7
  itype : 010000
  imm   : ffffffffffffd000
EX -----
  00000000000005c8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005c4 : 00111023
	mem stall : 0
	mem rdata : 0000000000002233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  830
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d0 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000005cc : ffffd3b7
  op1     : 00000000000005cc
  op2     : ffffffffffffd000
  alu     : ffffffffffffd5cc
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005c8 : 00011703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
  00000000000005c4 : 00111023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  831
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d0 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000005cc : ffffd3b7
  op1     : 00000000000005cc
  op2     : ffffffffffffd000
  alu     : ffffffffffffd5cc
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005c8 : 00011703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  832
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d0 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  00000000000005cc : ffffd3b7
  op1     : 00000000000005cc
  op2     : ffffffffffffd000
  alu     : ffffffffffffd5cc
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005c8 : 00011703
	mem stall : 0
	mem rdata : ffffffffffffccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  833
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d4 : 66771663
  itype : 001000
  imm   : 000000000000066c
EX -----
  00000000000005d0 : cdd3839b
  op1     : 0000000012233001
  op2     : fffffffffffffcdd
  alu     : 0000000012232cde
  rs1/rs2 : 7/29
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005cc : ffffd3b7
	mem stall : 0
	mem rdata : 0000000000001123
WB ----
  00000000000005c8 : 00011703
  reg[14] <= ffffffffffffccdd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  834
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d4 : 66771663
  itype : 001000
  imm   : 000000000000066c
EX -----
  00000000000005d0 : cdd3839b
  op1     : 0000000012233001
  op2     : fffffffffffffcdd
  alu     : 0000000012232cde
  rs1/rs2 : 7/29
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005cc : ffffd3b7
  reg[ 7] <= ffffffffffffd000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  835
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d4 : 66771663
  itype : 001000
  imm   : 000000000000066c
EX -----
  00000000000005d0 : cdd3839b
  op1     : ffffffffffffd000
  op2     : fffffffffffffcdd
  alu     : ffffffffffffccdd
  rs1/rs2 : 7/29
  reg1/reg2 : ffffffffffffd000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  836
IF ------
     pc : 00000000000005ec
 is req : 0
 pc req : 00000000000005e8
ID ------
  00000000000005d8 : 02100193
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000005d4 : 66771663
  op1     : ffffffffffffccdd
  op2     : ffffffffffffd000
  alu     : ffffffffffff9cdd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffccdd/ffffffffffffd000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000005d0 : cdd3839b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  837
IF ------
     pc : 00000000000005f0
 is req : 1
 pc req : 00000000000005ec
ID ------
  00000000000005d8 : 02100193
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000005d4 : 66771663
  op1     : ffffffffffffccdd
  op2     : ffffffffffffd000
  alu     : ffffffffffff9cdd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffccdd/ffffffffffffd000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000005d0 : cdd3839b
  reg[ 7] <= ffffffffffffccdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  838
IF ------
     pc : 00000000000005f4
 is req : 1
 pc req : 00000000000005f0
ID ------
  00000000000005d8 : 02100193
  itype : 000010
  imm   : 0000000000000021
EX -----
  00000000000005d4 : 66771663
  op1     : ffffffffffffccdd
  op2     : ffffffffffffccdd
  alu     : ffffffffffff99ba
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffccdd/ffffffffffffccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  839
IF ------
     pc : 00000000000005f8
 is req : 1
 pc req : 00000000000005f4
ID ------
  00000000000005dc : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000005d8 : 02100193
  op1     : 0000000000000000
  op2     : 0000000000000021
  alu     : 0000000000000021
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/ffffffffffffccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005d4 : 66771663
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  840
IF ------
     pc : 00000000000005fc
 is req : 1
 pc req : 00000000000005f8
ID ------
  00000000000005e0 : a2410113
  itype : 000010
  imm   : fffffffffffffa24
EX -----
  00000000000005dc : 00002117
  op1     : 00000000000005dc
  op2     : 0000000000002000
  alu     : 00000000000025dc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005d8 : 02100193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  00000000000005d4 : 66771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  841
IF ------
     pc : 0000000000000600
 is req : 1
 pc req : 00000000000005fc
ID ------
  00000000000005e4 : ffffc0b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005e0 : a2410113
  op1     : 0000000000002000
  op2     : fffffffffffffa24
  alu     : 0000000000001a24
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005dc : 00002117
	mem stall : 0
	mem rdata : 0000000064771263
WB ----
  00000000000005d8 : 02100193
  reg[ 3] <= 0000000000000021
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  842
IF ------
     pc : 0000000000000604
 is req : 1
 pc req : 0000000000000600
ID ------
  00000000000005e4 : ffffc0b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005e0 : a2410113
  op1     : 0000000000002000
  op2     : fffffffffffffa24
  alu     : 0000000000001a24
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005dc : 00002117
  reg[ 2] <= 00000000000025dc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  843
IF ------
     pc : 0000000000000604
 is req : 0
 pc req : 0000000000000600
ID ------
  00000000000005e4 : ffffc0b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005e0 : a2410113
  op1     : 00000000000025dc
  op2     : fffffffffffffa24
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 00000000000025dc/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  844
IF ------
     pc : 0000000000000604
 is req : 0
 pc req : 0000000000000600
ID ------
  00000000000005e8 : ccd0809b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  00000000000005e4 : ffffc0b7
  op1     : 00000000000005e4
  op2     : ffffffffffffc000
  alu     : ffffffffffffc5e4
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005e0 : a2410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 31
compare = 0
check_start

#                  845
IF ------
     pc : 0000000000000604
 is req : 0
 pc req : 0000000000000600
ID ------
  00000000000005ec : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000005e8 : ccd0809b
  op1     : ffffffffffffccdd
  op2     : fffffffffffffccd
  alu     : ffffffffffffc9aa
  rs1/rs2 : 1/13
  reg1/reg2 : ffffffffffffccdd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005e4 : ffffc0b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  00000000000005e0 : a2410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  846
IF ------
     pc : 0000000000000604
 is req : 0
 pc req : 0000000000000600
ID ------
  00000000000005ec : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000005e8 : ccd0809b
  op1     : ffffffffffffccdd
  op2     : fffffffffffffccd
  alu     : ffffffffffffc9aa
  rs1/rs2 : 1/13
  reg1/reg2 : ffffffffffffccdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005e4 : ffffc0b7
  reg[ 1] <= ffffffffffffc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  847
IF ------
     pc : 0000000000000604
 is req : 0
 pc req : 0000000000000600
ID ------
  00000000000005ec : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000005e8 : ccd0809b
  op1     : ffffffffffffc000
  op2     : fffffffffffffccd
  alu     : ffffffffffffbccd
  rs1/rs2 : 1/13
  reg1/reg2 : ffffffffffffc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  848
IF ------
     pc : 0000000000000604
 is req : 0
 pc req : 0000000000000600
ID ------
  00000000000005f0 : 00211703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000005ec : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005e8 : ccd0809b
	mem stall : 0
	mem rdata : 0000000000000021
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  849
IF ------
     pc : 0000000000000608
 is req : 1
 pc req : 0000000000000604
ID ------
  00000000000005f0 : 00211703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000005ec : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005e8 : ccd0809b
  reg[ 1] <= ffffffffffffbccd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  850
IF ------
     pc : 000000000000060c
 is req : 1
 pc req : 0000000000000608
ID ------
  00000000000005f0 : 00211703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000005ec : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffbccd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  851
IF ------
     pc : 0000000000000610
 is req : 1
 pc req : 000000000000060c
ID ------
  00000000000005f4 : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005f0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005ec : 00111123
	mem stall : 1
	mem rdata : ffffffffffff9fc1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  852
IF ------
     pc : 0000000000000614
 is req : 1
 pc req : 0000000000000610
ID ------
  00000000000005f4 : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005f0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005ec : 00111123
	mem stall : 1
	mem rdata : ffffffffffffbcc0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  853
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f4 : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005f0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005ec : 00111123
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  854
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f4 : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  00000000000005f0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005ec : 00111123
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  855
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  00000000000005f4 : ffffc3b7
  op1     : 00000000000005f4
  op2     : ffffffffffffc000
  alu     : ffffffffffffc5f4
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005f0 : 00211703
	mem stall : 1
	mem rdata : ffffffffffffbcc0
WB ----
  00000000000005ec : 00111123
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  856
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  00000000000005f4 : ffffc3b7
  op1     : 00000000000005f4
  op2     : ffffffffffffc000
  alu     : ffffffffffffc5f4
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000005f0 : 00211703
	mem stall : 1
	mem rdata : ffffffffffffbcc0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  857
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005f8 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  00000000000005f4 : ffffc3b7
  op1     : 00000000000005f4
  op2     : ffffffffffffc000
  alu     : ffffffffffffc5f4
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005f0 : 00211703
	mem stall : 0
	mem rdata : ffffffffffffbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  858
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005fc : 64771263
  itype : 001000
  imm   : 0000000000000644
EX -----
  00000000000005f8 : ccd3839b
  op1     : ffffffffffffccdd
  op2     : fffffffffffffccd
  alu     : ffffffffffffc9aa
  rs1/rs2 : 7/13
  reg1/reg2 : ffffffffffffccdd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000005f4 : ffffc3b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  00000000000005f0 : 00211703
  reg[14] <= ffffffffffffbccd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  859
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005fc : 64771263
  itype : 001000
  imm   : 0000000000000644
EX -----
  00000000000005f8 : ccd3839b
  op1     : ffffffffffffccdd
  op2     : fffffffffffffccd
  alu     : ffffffffffffc9aa
  rs1/rs2 : 7/13
  reg1/reg2 : ffffffffffffccdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000005f4 : ffffc3b7
  reg[ 7] <= ffffffffffffc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  860
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  00000000000005fc : 64771263
  itype : 001000
  imm   : 0000000000000644
EX -----
  00000000000005f8 : ccd3839b
  op1     : ffffffffffffc000
  op2     : fffffffffffffccd
  alu     : ffffffffffffbccd
  rs1/rs2 : 7/13
  reg1/reg2 : ffffffffffffc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  861
IF ------
     pc : 0000000000000614
 is req : 0
 pc req : 0000000000000610
ID ------
  0000000000000600 : 02200193
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000005fc : 64771263
  op1     : ffffffffffffbccd
  op2     : ffffffffffffc000
  alu     : ffffffffffff7ccd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffbccd/ffffffffffffc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000005f8 : ccd3839b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  862
IF ------
     pc : 0000000000000618
 is req : 1
 pc req : 0000000000000614
ID ------
  0000000000000600 : 02200193
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000005fc : 64771263
  op1     : ffffffffffffbccd
  op2     : ffffffffffffc000
  alu     : ffffffffffff7ccd
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffbccd/ffffffffffffc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000005f8 : ccd3839b
  reg[ 7] <= ffffffffffffbccd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  863
IF ------
     pc : 000000000000061c
 is req : 1
 pc req : 0000000000000618
ID ------
  0000000000000600 : 02200193
  itype : 000010
  imm   : 0000000000000022
EX -----
  00000000000005fc : 64771263
  op1     : ffffffffffffbccd
  op2     : ffffffffffffbccd
  alu     : ffffffffffff799a
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffbccd/ffffffffffffbccd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  864
IF ------
     pc : 0000000000000620
 is req : 1
 pc req : 000000000000061c
ID ------
  0000000000000604 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000600 : 02200193
  op1     : 0000000000000000
  op2     : 0000000000000022
  alu     : 0000000000000022
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000005fc : 64771263
	mem stall : 0
	mem rdata : 0000000000000041
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  865
IF ------
     pc : 0000000000000624
 is req : 1
 pc req : 0000000000000620
ID ------
  0000000000000608 : 9fc10113
  itype : 000010
  imm   : fffffffffffff9fc
EX -----
  0000000000000604 : 00002117
  op1     : 0000000000000604
  op2     : 0000000000002000
  alu     : 0000000000002604
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000600 : 02200193
	mem stall : 0
	mem rdata : ffffffffffffffc3
WB ----
  00000000000005fc : 64771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  866
IF ------
     pc : 0000000000000628
 is req : 1
 pc req : 0000000000000624
ID ------
  000000000000060c : ffffc0b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000608 : 9fc10113
  op1     : 0000000000002000
  op2     : fffffffffffff9fc
  alu     : 00000000000019fc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000604 : 00002117
	mem stall : 0
	mem rdata : 0000000060771e63
WB ----
  0000000000000600 : 02200193
  reg[ 3] <= 0000000000000022
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  867
IF ------
     pc : 000000000000062c
 is req : 1
 pc req : 0000000000000628
ID ------
  000000000000060c : ffffc0b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000608 : 9fc10113
  op1     : 0000000000002000
  op2     : fffffffffffff9fc
  alu     : 00000000000019fc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000604 : 00002117
  reg[ 2] <= 0000000000002604
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  868
IF ------
     pc : 000000000000062c
 is req : 0
 pc req : 0000000000000628
ID ------
  000000000000060c : ffffc0b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000608 : 9fc10113
  op1     : 0000000000002604
  op2     : fffffffffffff9fc
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002604/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  869
IF ------
     pc : 000000000000062c
 is req : 0
 pc req : 0000000000000628
ID ------
  0000000000000610 : bcc0809b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000060c : ffffc0b7
  op1     : 000000000000060c
  op2     : ffffffffffffc000
  alu     : ffffffffffffc60c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000608 : 9fc10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 31
compare = 0
check_start

#                  870
IF ------
     pc : 000000000000062c
 is req : 0
 pc req : 0000000000000628
ID ------
  0000000000000614 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000610 : bcc0809b
  op1     : ffffffffffffbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffffffb899
  rs1/rs2 : 1/12
  reg1/reg2 : ffffffffffffbccd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000060c : ffffc0b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000608 : 9fc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  871
IF ------
     pc : 000000000000062c
 is req : 0
 pc req : 0000000000000628
ID ------
  0000000000000614 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000610 : bcc0809b
  op1     : ffffffffffffbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffffffb899
  rs1/rs2 : 1/12
  reg1/reg2 : ffffffffffffbccd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000060c : ffffc0b7
  reg[ 1] <= ffffffffffffc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  872
IF ------
     pc : 000000000000062c
 is req : 0
 pc req : 0000000000000628
ID ------
  0000000000000614 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000610 : bcc0809b
  op1     : ffffffffffffc000
  op2     : fffffffffffffbcc
  alu     : ffffffffffffbbcc
  rs1/rs2 : 1/12
  reg1/reg2 : ffffffffffffc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  873
IF ------
     pc : 000000000000062c
 is req : 0
 pc req : 0000000000000628
ID ------
  0000000000000618 : 00411703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000614 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000610 : bcc0809b
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  874
IF ------
     pc : 0000000000000630
 is req : 1
 pc req : 000000000000062c
ID ------
  0000000000000618 : 00411703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000614 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000610 : bcc0809b
  reg[ 1] <= ffffffffffffbbcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  875
IF ------
     pc : 0000000000000634
 is req : 1
 pc req : 0000000000000630
ID ------
  0000000000000618 : 00411703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000614 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffbbcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  876
IF ------
     pc : 0000000000000638
 is req : 1
 pc req : 0000000000000634
ID ------
  000000000000061c : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000618 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000614 : 00111223
	mem stall : 1
	mem rdata : ffffffffffffb0b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  877
IF ------
     pc : 000000000000063c
 is req : 1
 pc req : 0000000000000638
ID ------
  000000000000061c : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000618 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000614 : 00111223
	mem stall : 1
	mem rdata : 0000000000001323
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  878
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  000000000000061c : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000618 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000614 : 00111223
	mem stall : 1
	mem rdata : 0000000000001223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  879
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  000000000000061c : ffffc3b7
  itype : 010000
  imm   : ffffffffffffc000
EX -----
  0000000000000618 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000614 : 00111223
	mem stall : 0
	mem rdata : 0000000000001223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                  880
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000620 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000061c : ffffc3b7
  op1     : 000000000000061c
  op2     : ffffffffffffc000
  alu     : ffffffffffffc61c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000618 : 00411703
	mem stall : 1
	mem rdata : 0000000000001323
WB ----
  0000000000000614 : 00111223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  881
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000620 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000061c : ffffc3b7
  op1     : 000000000000061c
  op2     : ffffffffffffc000
  alu     : ffffffffffffc61c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000618 : 00411703
	mem stall : 1
	mem rdata : 0000000000001323
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  882
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000620 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  000000000000061c : ffffc3b7
  op1     : 000000000000061c
  op2     : ffffffffffffc000
  alu     : ffffffffffffc61c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000618 : 00411703
	mem stall : 0
	mem rdata : ffffffffffffbbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  883
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000624 : 60771e63
  itype : 001000
  imm   : 000000000000061c
EX -----
  0000000000000620 : bcc3839b
  op1     : ffffffffffffbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffffffb899
  rs1/rs2 : 7/12
  reg1/reg2 : ffffffffffffbccd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000061c : ffffc3b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000618 : 00411703
  reg[14] <= ffffffffffffbbcc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  884
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000624 : 60771e63
  itype : 001000
  imm   : 000000000000061c
EX -----
  0000000000000620 : bcc3839b
  op1     : ffffffffffffbccd
  op2     : fffffffffffffbcc
  alu     : ffffffffffffb899
  rs1/rs2 : 7/12
  reg1/reg2 : ffffffffffffbccd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000061c : ffffc3b7
  reg[ 7] <= ffffffffffffc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  885
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000624 : 60771e63
  itype : 001000
  imm   : 000000000000061c
EX -----
  0000000000000620 : bcc3839b
  op1     : ffffffffffffc000
  op2     : fffffffffffffbcc
  alu     : ffffffffffffbbcc
  rs1/rs2 : 7/12
  reg1/reg2 : ffffffffffffc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  886
IF ------
     pc : 000000000000063c
 is req : 0
 pc req : 0000000000000638
ID ------
  0000000000000628 : 02300193
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000624 : 60771e63
  op1     : ffffffffffffbbcc
  op2     : ffffffffffffc000
  alu     : ffffffffffff7bcc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffbbcc/ffffffffffffc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000620 : bcc3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  887
IF ------
     pc : 0000000000000640
 is req : 1
 pc req : 000000000000063c
ID ------
  0000000000000628 : 02300193
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000624 : 60771e63
  op1     : ffffffffffffbbcc
  op2     : ffffffffffffc000
  alu     : ffffffffffff7bcc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffbbcc/ffffffffffffc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000620 : bcc3839b
  reg[ 7] <= ffffffffffffbbcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  888
IF ------
     pc : 0000000000000644
 is req : 1
 pc req : 0000000000000640
ID ------
  0000000000000628 : 02300193
  itype : 000010
  imm   : 0000000000000023
EX -----
  0000000000000624 : 60771e63
  op1     : ffffffffffffbbcc
  op2     : ffffffffffffbbcc
  alu     : ffffffffffff7798
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffbbcc/ffffffffffffbbcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  889
IF ------
     pc : 0000000000000648
 is req : 1
 pc req : 0000000000000644
ID ------
  000000000000062c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000628 : 02300193
  op1     : 0000000000000000
  op2     : 0000000000000023
  alu     : 0000000000000023
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000022
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000624 : 60771e63
	mem stall : 0
	mem rdata : 0000000000001703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                  890
IF ------
     pc : 000000000000064c
 is req : 1
 pc req : 0000000000000648
ID ------
  0000000000000630 : 9d410113
  itype : 000010
  imm   : fffffffffffff9d4
EX -----
  000000000000062c : 00002117
  op1     : 000000000000062c
  op2     : 0000000000002000
  alu     : 000000000000262c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000628 : 02300193
	mem stall : 0
	mem rdata : ffffffffffffffbb
WB ----
  0000000000000624 : 60771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  891
IF ------
     pc : 0000000000000650
 is req : 1
 pc req : 000000000000064c
ID ------
  0000000000000634 : ffffb0b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000630 : 9d410113
  op1     : 0000000000002000
  op2     : fffffffffffff9d4
  alu     : 00000000000019d4
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000062c : 00002117
	mem stall : 0
	mem rdata : 000000005e771a63
WB ----
  0000000000000628 : 02300193
  reg[ 3] <= 0000000000000023
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  892
IF ------
     pc : 0000000000000654
 is req : 1
 pc req : 0000000000000650
ID ------
  0000000000000634 : ffffb0b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000630 : 9d410113
  op1     : 0000000000002000
  op2     : fffffffffffff9d4
  alu     : 00000000000019d4
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000062c : 00002117
  reg[ 2] <= 000000000000262c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  893
IF ------
     pc : 0000000000000654
 is req : 0
 pc req : 0000000000000650
ID ------
  0000000000000634 : ffffb0b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000630 : 9d410113
  op1     : 000000000000262c
  op2     : fffffffffffff9d4
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 000000000000262c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  894
IF ------
     pc : 0000000000000654
 is req : 0
 pc req : 0000000000000650
ID ------
  0000000000000638 : bbc0809b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000634 : ffffb0b7
  op1     : 0000000000000634
  op2     : ffffffffffffb000
  alu     : ffffffffffffb634
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000630 : 9d410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 31
compare = 0
check_start

#                  895
IF ------
     pc : 0000000000000654
 is req : 0
 pc req : 0000000000000650
ID ------
  000000000000063c : 00111323
  itype : 000100
  imm   : 0000000000000006
EX -----
  0000000000000638 : bbc0809b
  op1     : ffffffffffffbbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffffffb788
  rs1/rs2 : 1/28
  reg1/reg2 : ffffffffffffbbcc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000634 : ffffb0b7
	mem stall : 0
	mem rdata : 0000211702400193
WB ----
  0000000000000630 : 9d410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  896
IF ------
     pc : 0000000000000654
 is req : 0
 pc req : 0000000000000650
ID ------
  000000000000063c : 00111323
  itype : 000100
  imm   : 0000000000000006
EX -----
  0000000000000638 : bbc0809b
  op1     : ffffffffffffbbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffffffb788
  rs1/rs2 : 1/28
  reg1/reg2 : ffffffffffffbbcc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000634 : ffffb0b7
  reg[ 1] <= ffffffffffffb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  897
IF ------
     pc : 0000000000000654
 is req : 0
 pc req : 0000000000000650
ID ------
  000000000000063c : 00111323
  itype : 000100
  imm   : 0000000000000006
EX -----
  0000000000000638 : bbc0809b
  op1     : ffffffffffffb000
  op2     : fffffffffffffbbc
  alu     : ffffffffffffabbc
  rs1/rs2 : 1/28
  reg1/reg2 : ffffffffffffb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  898
IF ------
     pc : 0000000000000654
 is req : 0
 pc req : 0000000000000650
ID ------
  0000000000000640 : 00611703
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000063c : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000638 : bbc0809b
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  899
IF ------
     pc : 0000000000000658
 is req : 1
 pc req : 0000000000000654
ID ------
  0000000000000640 : 00611703
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000063c : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000638 : bbc0809b
  reg[ 1] <= ffffffffffffabbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  900
IF ------
     pc : 000000000000065c
 is req : 1
 pc req : 0000000000000658
ID ------
  0000000000000640 : 00611703
  itype : 000010
  imm   : 0000000000000006
EX -----
  000000000000063c : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffabbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  901
IF ------
     pc : 0000000000000660
 is req : 1
 pc req : 000000000000065c
ID ------
  0000000000000644 : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000640 : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000063c : 00111323
	mem stall : 1
	mem rdata : ffffffffffffffff
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                  902
IF ------
     pc : 0000000000000664
 is req : 1
 pc req : 0000000000000660
ID ------
  0000000000000644 : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000640 : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000063c : 00111323
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                  903
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  0000000000000644 : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000640 : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000063c : 00111323
	mem stall : 1
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                  904
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  0000000000000644 : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000640 : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000063c : 00111323
	mem stall : 0
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                  905
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  0000000000000648 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000644 : ffffb3b7
  op1     : 0000000000000644
  op2     : ffffffffffffb000
  alu     : ffffffffffffb644
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000640 : 00611703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
  000000000000063c : 00111323
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  906
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  0000000000000648 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000644 : ffffb3b7
  op1     : 0000000000000644
  op2     : ffffffffffffb000
  alu     : ffffffffffffb644
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000640 : 00611703
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  907
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  0000000000000648 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  0000000000000644 : ffffb3b7
  op1     : 0000000000000644
  op2     : ffffffffffffb000
  alu     : ffffffffffffb644
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000640 : 00611703
	mem stall : 0
	mem rdata : ffffffffffffabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  908
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  000000000000064c : 5e771a63
  itype : 001000
  imm   : 00000000000005f4
EX -----
  0000000000000648 : bbc3839b
  op1     : ffffffffffffbbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffffffb788
  rs1/rs2 : 7/28
  reg1/reg2 : ffffffffffffbbcc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000644 : ffffb3b7
	mem stall : 0
	mem rdata : 00111423abb0809b
WB ----
  0000000000000640 : 00611703
  reg[14] <= ffffffffffffabbc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  909
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  000000000000064c : 5e771a63
  itype : 001000
  imm   : 00000000000005f4
EX -----
  0000000000000648 : bbc3839b
  op1     : ffffffffffffbbcc
  op2     : fffffffffffffbbc
  alu     : ffffffffffffb788
  rs1/rs2 : 7/28
  reg1/reg2 : ffffffffffffbbcc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000644 : ffffb3b7
  reg[ 7] <= ffffffffffffb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  910
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  000000000000064c : 5e771a63
  itype : 001000
  imm   : 00000000000005f4
EX -----
  0000000000000648 : bbc3839b
  op1     : ffffffffffffb000
  op2     : fffffffffffffbbc
  alu     : ffffffffffffabbc
  rs1/rs2 : 7/28
  reg1/reg2 : ffffffffffffb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  911
IF ------
     pc : 0000000000000664
 is req : 0
 pc req : 0000000000000660
ID ------
  0000000000000650 : 02400193
  itype : 000010
  imm   : 0000000000000024
EX -----
  000000000000064c : 5e771a63
  op1     : ffffffffffffabbc
  op2     : ffffffffffffb000
  alu     : ffffffffffff5bbc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffabbc/ffffffffffffb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000648 : bbc3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  912
IF ------
     pc : 0000000000000668
 is req : 1
 pc req : 0000000000000664
ID ------
  0000000000000650 : 02400193
  itype : 000010
  imm   : 0000000000000024
EX -----
  000000000000064c : 5e771a63
  op1     : ffffffffffffabbc
  op2     : ffffffffffffb000
  alu     : ffffffffffff5bbc
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffabbc/ffffffffffffb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000648 : bbc3839b
  reg[ 7] <= ffffffffffffabbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  913
IF ------
     pc : 000000000000066c
 is req : 1
 pc req : 0000000000000668
ID ------
  0000000000000650 : 02400193
  itype : 000010
  imm   : 0000000000000024
EX -----
  000000000000064c : 5e771a63
  op1     : ffffffffffffabbc
  op2     : ffffffffffffabbc
  alu     : ffffffffffff5778
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffabbc/ffffffffffffabbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  914
IF ------
     pc : 0000000000000670
 is req : 1
 pc req : 000000000000066c
ID ------
  0000000000000654 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000650 : 02400193
  op1     : 0000000000000000
  op2     : 0000000000000024
  alu     : 0000000000000024
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000064c : 5e771a63
	mem stall : 0
	mem rdata : 0000000000001703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  915
IF ------
     pc : 0000000000000674
 is req : 1
 pc req : 0000000000000670
ID ------
  0000000000000658 : 9ac10113
  itype : 000010
  imm   : fffffffffffff9ac
EX -----
  0000000000000654 : 00002117
  op1     : 0000000000000654
  op2     : 0000000000002000
  alu     : 0000000000002654
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000650 : 02400193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  000000000000064c : 5e771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  916
IF ------
     pc : 0000000000000678
 is req : 1
 pc req : 0000000000000674
ID ------
  000000000000065c : ffffb0b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000658 : 9ac10113
  op1     : 0000000000002000
  op2     : fffffffffffff9ac
  alu     : 00000000000019ac
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000654 : 00002117
	mem stall : 0
	mem rdata : 000000005c771663
WB ----
  0000000000000650 : 02400193
  reg[ 3] <= 0000000000000024
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  917
IF ------
     pc : 000000000000067c
 is req : 1
 pc req : 0000000000000678
ID ------
  000000000000065c : ffffb0b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000658 : 9ac10113
  op1     : 0000000000002000
  op2     : fffffffffffff9ac
  alu     : 00000000000019ac
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000654 : 00002117
  reg[ 2] <= 0000000000002654
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  918
IF ------
     pc : 000000000000067c
 is req : 0
 pc req : 0000000000000678
ID ------
  000000000000065c : ffffb0b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000658 : 9ac10113
  op1     : 0000000000002654
  op2     : fffffffffffff9ac
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002654/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  919
IF ------
     pc : 000000000000067c
 is req : 0
 pc req : 0000000000000678
ID ------
  0000000000000660 : abb0809b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000065c : ffffb0b7
  op1     : 000000000000065c
  op2     : ffffffffffffb000
  alu     : ffffffffffffb65c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000658 : 9ac10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 31
compare = 0
check_start

#                  920
IF ------
     pc : 000000000000067c
 is req : 0
 pc req : 0000000000000678
ID ------
  0000000000000664 : 00111423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000660 : abb0809b
  op1     : ffffffffffffabbc
  op2     : fffffffffffffabb
  alu     : ffffffffffffa677
  rs1/rs2 : 1/27
  reg1/reg2 : ffffffffffffabbc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000065c : ffffb0b7
	mem stall : 0
	mem rdata : 0000211702500193
WB ----
  0000000000000658 : 9ac10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  921
IF ------
     pc : 000000000000067c
 is req : 0
 pc req : 0000000000000678
ID ------
  0000000000000664 : 00111423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000660 : abb0809b
  op1     : ffffffffffffabbc
  op2     : fffffffffffffabb
  alu     : ffffffffffffa677
  rs1/rs2 : 1/27
  reg1/reg2 : ffffffffffffabbc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000065c : ffffb0b7
  reg[ 1] <= ffffffffffffb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  922
IF ------
     pc : 000000000000067c
 is req : 0
 pc req : 0000000000000678
ID ------
  0000000000000664 : 00111423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000660 : abb0809b
  op1     : ffffffffffffb000
  op2     : fffffffffffffabb
  alu     : ffffffffffffaabb
  rs1/rs2 : 1/27
  reg1/reg2 : ffffffffffffb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  923
IF ------
     pc : 000000000000067c
 is req : 0
 pc req : 0000000000000678
ID ------
  0000000000000668 : 00811703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000664 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000660 : abb0809b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  924
IF ------
     pc : 0000000000000680
 is req : 1
 pc req : 000000000000067c
ID ------
  0000000000000668 : 00811703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000664 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000660 : abb0809b
  reg[ 1] <= ffffffffffffaabb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  925
IF ------
     pc : 0000000000000684
 is req : 1
 pc req : 0000000000000680
ID ------
  0000000000000668 : 00811703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000664 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffaabb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  926
IF ------
     pc : 0000000000000688
 is req : 1
 pc req : 0000000000000684
ID ------
  000000000000066c : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000668 : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000664 : 00111423
	mem stall : 1
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  927
IF ------
     pc : 000000000000068c
 is req : 1
 pc req : 0000000000000688
ID ------
  000000000000066c : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000668 : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000664 : 00111423
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  928
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  000000000000066c : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000668 : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000664 : 00111423
	mem stall : 1
	mem rdata : 0000000000001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  929
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  000000000000066c : ffffb3b7
  itype : 010000
  imm   : ffffffffffffb000
EX -----
  0000000000000668 : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000664 : 00111423
	mem stall : 0
	mem rdata : 0000000000001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                  930
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000670 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000066c : ffffb3b7
  op1     : 000000000000066c
  op2     : ffffffffffffb000
  alu     : ffffffffffffb66c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000668 : 00811703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
  0000000000000664 : 00111423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  931
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000670 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000066c : ffffb3b7
  op1     : 000000000000066c
  op2     : ffffffffffffb000
  alu     : ffffffffffffb66c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000668 : 00811703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  932
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000670 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  000000000000066c : ffffb3b7
  op1     : 000000000000066c
  op2     : ffffffffffffb000
  alu     : ffffffffffffb66c
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000668 : 00811703
	mem stall : 0
	mem rdata : ffffffffffffaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  933
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000674 : 5c771663
  itype : 001000
  imm   : 00000000000005cc
EX -----
  0000000000000670 : abb3839b
  op1     : ffffffffffffabbc
  op2     : fffffffffffffabb
  alu     : ffffffffffffa677
  rs1/rs2 : 7/27
  reg1/reg2 : ffffffffffffabbc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000066c : ffffb3b7
	mem stall : 0
	mem rdata : 00111523aab0809b
WB ----
  0000000000000668 : 00811703
  reg[14] <= ffffffffffffaabb
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  934
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000674 : 5c771663
  itype : 001000
  imm   : 00000000000005cc
EX -----
  0000000000000670 : abb3839b
  op1     : ffffffffffffabbc
  op2     : fffffffffffffabb
  alu     : ffffffffffffa677
  rs1/rs2 : 7/27
  reg1/reg2 : ffffffffffffabbc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000066c : ffffb3b7
  reg[ 7] <= ffffffffffffb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  935
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000674 : 5c771663
  itype : 001000
  imm   : 00000000000005cc
EX -----
  0000000000000670 : abb3839b
  op1     : ffffffffffffb000
  op2     : fffffffffffffabb
  alu     : ffffffffffffaabb
  rs1/rs2 : 7/27
  reg1/reg2 : ffffffffffffb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  936
IF ------
     pc : 000000000000068c
 is req : 0
 pc req : 0000000000000688
ID ------
  0000000000000678 : 02500193
  itype : 000010
  imm   : 0000000000000025
EX -----
  0000000000000674 : 5c771663
  op1     : ffffffffffffaabb
  op2     : ffffffffffffb000
  alu     : ffffffffffff5abb
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffaabb/ffffffffffffb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000670 : abb3839b
	mem stall : 0
	mem rdata : ffffffffffffffaa
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  937
IF ------
     pc : 0000000000000690
 is req : 1
 pc req : 000000000000068c
ID ------
  0000000000000678 : 02500193
  itype : 000010
  imm   : 0000000000000025
EX -----
  0000000000000674 : 5c771663
  op1     : ffffffffffffaabb
  op2     : ffffffffffffb000
  alu     : ffffffffffff5abb
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffaabb/ffffffffffffb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000670 : abb3839b
  reg[ 7] <= ffffffffffffaabb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  938
IF ------
     pc : 0000000000000694
 is req : 1
 pc req : 0000000000000690
ID ------
  0000000000000678 : 02500193
  itype : 000010
  imm   : 0000000000000025
EX -----
  0000000000000674 : 5c771663
  op1     : ffffffffffffaabb
  op2     : ffffffffffffaabb
  alu     : ffffffffffff5576
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffaabb/ffffffffffffaabb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  939
IF ------
     pc : 0000000000000698
 is req : 1
 pc req : 0000000000000694
ID ------
  000000000000067c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000678 : 02500193
  op1     : 0000000000000000
  op2     : 0000000000000025
  alu     : 0000000000000025
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000674 : 5c771663
	mem stall : 0
	mem rdata : ffffffffffffffff
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                  940
IF ------
     pc : 000000000000069c
 is req : 1
 pc req : 0000000000000698
ID ------
  0000000000000680 : 98410113
  itype : 000010
  imm   : fffffffffffff984
EX -----
  000000000000067c : 00002117
  op1     : 000000000000067c
  op2     : 0000000000002000
  alu     : 000000000000267c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000678 : 02500193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000674 : 5c771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  941
IF ------
     pc : 00000000000006a0
 is req : 1
 pc req : 000000000000069c
ID ------
  0000000000000684 : ffffe0b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000680 : 98410113
  op1     : 0000000000002000
  op2     : fffffffffffff984
  alu     : 0000000000001984
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000067c : 00002117
	mem stall : 0
	mem rdata : 000000005a771263
WB ----
  0000000000000678 : 02500193
  reg[ 3] <= 0000000000000025
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  942
IF ------
     pc : 00000000000006a4
 is req : 1
 pc req : 00000000000006a0
ID ------
  0000000000000684 : ffffe0b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000680 : 98410113
  op1     : 0000000000002000
  op2     : fffffffffffff984
  alu     : 0000000000001984
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000067c : 00002117
  reg[ 2] <= 000000000000267c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  943
IF ------
     pc : 00000000000006a4
 is req : 0
 pc req : 00000000000006a0
ID ------
  0000000000000684 : ffffe0b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000680 : 98410113
  op1     : 000000000000267c
  op2     : fffffffffffff984
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000267c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  944
IF ------
     pc : 00000000000006a4
 is req : 0
 pc req : 00000000000006a0
ID ------
  0000000000000688 : aab0809b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000684 : ffffe0b7
  op1     : 0000000000000684
  op2     : ffffffffffffe000
  alu     : ffffffffffffe684
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000680 : 98410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 31
compare = 0
check_start

#                  945
IF ------
     pc : 00000000000006a4
 is req : 0
 pc req : 00000000000006a0
ID ------
  000000000000068c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000688 : aab0809b
  op1     : ffffffffffffaabb
  op2     : fffffffffffffaab
  alu     : ffffffffffffa566
  rs1/rs2 : 1/11
  reg1/reg2 : ffffffffffffaabb/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000684 : ffffe0b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000680 : 98410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  946
IF ------
     pc : 00000000000006a4
 is req : 0
 pc req : 00000000000006a0
ID ------
  000000000000068c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000688 : aab0809b
  op1     : ffffffffffffaabb
  op2     : fffffffffffffaab
  alu     : ffffffffffffa566
  rs1/rs2 : 1/11
  reg1/reg2 : ffffffffffffaabb/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000684 : ffffe0b7
  reg[ 1] <= ffffffffffffe000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  947
IF ------
     pc : 00000000000006a4
 is req : 0
 pc req : 00000000000006a0
ID ------
  000000000000068c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000688 : aab0809b
  op1     : ffffffffffffe000
  op2     : fffffffffffffaab
  alu     : ffffffffffffdaab
  rs1/rs2 : 1/11
  reg1/reg2 : ffffffffffffe000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  948
IF ------
     pc : 00000000000006a4
 is req : 0
 pc req : 00000000000006a0
ID ------
  0000000000000690 : 00a11703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000068c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffe000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000688 : aab0809b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  949
IF ------
     pc : 00000000000006a8
 is req : 1
 pc req : 00000000000006a4
ID ------
  0000000000000690 : 00a11703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000068c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffe000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000688 : aab0809b
  reg[ 1] <= ffffffffffffdaab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  950
IF ------
     pc : 00000000000006ac
 is req : 1
 pc req : 00000000000006a8
ID ------
  0000000000000690 : 00a11703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000068c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/ffffffffffffdaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  951
IF ------
     pc : 00000000000006b0
 is req : 1
 pc req : 00000000000006ac
ID ------
  0000000000000694 : ffffe3b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000690 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000068c : 00111523
	mem stall : 1
	mem rdata : ffffffffffff95c1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                  952
IF ------
     pc : 00000000000006b4
 is req : 1
 pc req : 00000000000006b0
ID ------
  0000000000000694 : ffffe3b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000690 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000068c : 00111523
	mem stall : 1
	mem rdata : 0000000000002330
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                  953
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  0000000000000694 : ffffe3b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000690 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000068c : 00111523
	mem stall : 1
	mem rdata : 0000000000003300
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                  954
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  0000000000000694 : ffffe3b7
  itype : 010000
  imm   : ffffffffffffe000
EX -----
  0000000000000690 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000068c : 00111523
	mem stall : 0
	mem rdata : 0000000000003300
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                  955
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  0000000000000698 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000694 : ffffe3b7
  op1     : 0000000000000694
  op2     : ffffffffffffe000
  alu     : ffffffffffffe694
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000690 : 00a11703
	mem stall : 1
	mem rdata : 0000000000002330
WB ----
  000000000000068c : 00111523
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  956
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  0000000000000698 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000694 : ffffe3b7
  op1     : 0000000000000694
  op2     : ffffffffffffe000
  alu     : ffffffffffffe694
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000690 : 00a11703
	mem stall : 1
	mem rdata : 0000000000002330
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  957
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  0000000000000698 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000694 : ffffe3b7
  op1     : 0000000000000694
  op2     : ffffffffffffe000
  alu     : ffffffffffffe694
  rs1/rs2 : 31/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000690 : 00a11703
	mem stall : 0
	mem rdata : ffffffffffffdaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 31
compare = 0
check_start

#                  958
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  000000000000069c : 5a771263
  itype : 001000
  imm   : 00000000000005a4
EX -----
  0000000000000698 : aab3839b
  op1     : ffffffffffffaabb
  op2     : fffffffffffffaab
  alu     : ffffffffffffa566
  rs1/rs2 : 7/11
  reg1/reg2 : ffffffffffffaabb/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000694 : ffffe3b7
	mem stall : 0
	mem rdata : 0000000000111023
WB ----
  0000000000000690 : 00a11703
  reg[14] <= ffffffffffffdaab
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  959
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  000000000000069c : 5a771263
  itype : 001000
  imm   : 00000000000005a4
EX -----
  0000000000000698 : aab3839b
  op1     : ffffffffffffaabb
  op2     : fffffffffffffaab
  alu     : ffffffffffffa566
  rs1/rs2 : 7/11
  reg1/reg2 : ffffffffffffaabb/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000694 : ffffe3b7
  reg[ 7] <= ffffffffffffe000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  960
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  000000000000069c : 5a771263
  itype : 001000
  imm   : 00000000000005a4
EX -----
  0000000000000698 : aab3839b
  op1     : ffffffffffffe000
  op2     : fffffffffffffaab
  alu     : ffffffffffffdaab
  rs1/rs2 : 7/11
  reg1/reg2 : ffffffffffffe000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  961
IF ------
     pc : 00000000000006b4
 is req : 0
 pc req : 00000000000006b0
ID ------
  00000000000006a0 : 02600193
  itype : 000010
  imm   : 0000000000000026
EX -----
  000000000000069c : 5a771263
  op1     : ffffffffffffdaab
  op2     : ffffffffffffe000
  alu     : ffffffffffffbaab
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffdaab/ffffffffffffe000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000698 : aab3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  962
IF ------
     pc : 00000000000006b8
 is req : 1
 pc req : 00000000000006b4
ID ------
  00000000000006a0 : 02600193
  itype : 000010
  imm   : 0000000000000026
EX -----
  000000000000069c : 5a771263
  op1     : ffffffffffffdaab
  op2     : ffffffffffffe000
  alu     : ffffffffffffbaab
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffdaab/ffffffffffffe000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000698 : aab3839b
  reg[ 7] <= ffffffffffffdaab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  963
IF ------
     pc : 00000000000006bc
 is req : 1
 pc req : 00000000000006b8
ID ------
  00000000000006a0 : 02600193
  itype : 000010
  imm   : 0000000000000026
EX -----
  000000000000069c : 5a771263
  op1     : ffffffffffffdaab
  op2     : ffffffffffffdaab
  alu     : ffffffffffffb556
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffdaab/ffffffffffffdaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  964
IF ------
     pc : 00000000000006c0
 is req : 1
 pc req : 00000000000006bc
ID ------
  00000000000006a4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006a0 : 02600193
  op1     : 0000000000000000
  op2     : 0000000000000026
  alu     : 0000000000000026
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000069c : 5a771263
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  965
IF ------
     pc : 00000000000006c4
 is req : 1
 pc req : 00000000000006c0
ID ------
  00000000000006a8 : 95c10113
  itype : 000010
  imm   : fffffffffffff95c
EX -----
  00000000000006a4 : 00002117
  op1     : 00000000000006a4
  op2     : 0000000000002000
  alu     : 00000000000026a4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006a0 : 02600193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  000000000000069c : 5a771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  966
IF ------
     pc : 00000000000006c8
 is req : 1
 pc req : 00000000000006c4
ID ------
  00000000000006ac : 000020b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006a8 : 95c10113
  op1     : 0000000000002000
  op2     : fffffffffffff95c
  alu     : 000000000000195c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006a4 : 00002117
	mem stall : 0
	mem rdata : 0000000056771e63
WB ----
  00000000000006a0 : 02600193
  reg[ 3] <= 0000000000000026
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  967
IF ------
     pc : 00000000000006cc
 is req : 1
 pc req : 00000000000006c8
ID ------
  00000000000006ac : 000020b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006a8 : 95c10113
  op1     : 0000000000002000
  op2     : fffffffffffff95c
  alu     : 000000000000195c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006a4 : 00002117
  reg[ 2] <= 00000000000026a4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  968
IF ------
     pc : 00000000000006cc
 is req : 0
 pc req : 00000000000006c8
ID ------
  00000000000006ac : 000020b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006a8 : 95c10113
  op1     : 00000000000026a4
  op2     : fffffffffffff95c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 00000000000026a4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  969
IF ------
     pc : 00000000000006cc
 is req : 0
 pc req : 00000000000006c8
ID ------
  00000000000006b0 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000006ac : 000020b7
  op1     : 00000000000006ac
  op2     : 0000000000002000
  alu     : 00000000000026ac
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006a8 : 95c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  970
IF ------
     pc : 00000000000006cc
 is req : 0
 pc req : 00000000000006c8
ID ------
  00000000000006b4 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000006b0 : 2330809b
  op1     : ffffffffffffdaab
  op2     : 0000000000000233
  alu     : ffffffffffffdcde
  rs1/rs2 : 1/19
  reg1/reg2 : ffffffffffffdaab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006ac : 000020b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000006a8 : 95c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  971
IF ------
     pc : 00000000000006cc
 is req : 0
 pc req : 00000000000006c8
ID ------
  00000000000006b4 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000006b0 : 2330809b
  op1     : ffffffffffffdaab
  op2     : 0000000000000233
  alu     : ffffffffffffdcde
  rs1/rs2 : 1/19
  reg1/reg2 : ffffffffffffdaab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006ac : 000020b7
  reg[ 1] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  972
IF ------
     pc : 00000000000006cc
 is req : 0
 pc req : 00000000000006c8
ID ------
  00000000000006b4 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  00000000000006b0 : 2330809b
  op1     : 0000000000002000
  op2     : 0000000000000233
  alu     : 0000000000002233
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  973
IF ------
     pc : 00000000000006cc
 is req : 0
 pc req : 00000000000006c8
ID ------
  00000000000006b8 : 00011703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000006b4 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006b0 : 2330809b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  974
IF ------
     pc : 00000000000006d0
 is req : 1
 pc req : 00000000000006cc
ID ------
  00000000000006b8 : 00011703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000006b4 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006b0 : 2330809b
  reg[ 1] <= 0000000000002233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  975
IF ------
     pc : 00000000000006d4
 is req : 1
 pc req : 00000000000006d0
ID ------
  00000000000006b8 : 00011703
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000006b4 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000002233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  976
IF ------
     pc : 00000000000006d8
 is req : 1
 pc req : 00000000000006d4
ID ------
  00000000000006bc : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006b8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006b4 : 00111023
	mem stall : 1
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  977
IF ------
     pc : 00000000000006dc
 is req : 1
 pc req : 00000000000006d8
ID ------
  00000000000006bc : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006b8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006b4 : 00111023
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  978
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006bc : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006b8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006b4 : 00111023
	mem stall : 1
	mem rdata : ffffffffffffccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  979
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006bc : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006b8 : 00011703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006b4 : 00111023
	mem stall : 0
	mem rdata : ffffffffffffccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                  980
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000006bc : 000023b7
  op1     : 00000000000006bc
  op2     : 0000000000002000
  alu     : 00000000000026bc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006b8 : 00011703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
  00000000000006b4 : 00111023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  981
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000006bc : 000023b7
  op1     : 00000000000006bc
  op2     : 0000000000002000
  alu     : 00000000000026bc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006b8 : 00011703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  982
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  00000000000006bc : 000023b7
  op1     : 00000000000006bc
  op2     : 0000000000002000
  alu     : 00000000000026bc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006b8 : 00011703
	mem stall : 0
	mem rdata : 0000000000002233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  983
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c4 : 56771e63
  itype : 001000
  imm   : 000000000000057c
EX -----
  00000000000006c0 : 2333839b
  op1     : ffffffffffffdaab
  op2     : 0000000000000233
  alu     : ffffffffffffdcde
  rs1/rs2 : 7/19
  reg1/reg2 : ffffffffffffdaab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006bc : 000023b7
	mem stall : 0
	mem rdata : 0000000000111123
WB ----
  00000000000006b8 : 00011703
  reg[14] <= 0000000000002233
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  984
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c4 : 56771e63
  itype : 001000
  imm   : 000000000000057c
EX -----
  00000000000006c0 : 2333839b
  op1     : ffffffffffffdaab
  op2     : 0000000000000233
  alu     : ffffffffffffdcde
  rs1/rs2 : 7/19
  reg1/reg2 : ffffffffffffdaab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006bc : 000023b7
  reg[ 7] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  985
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c4 : 56771e63
  itype : 001000
  imm   : 000000000000057c
EX -----
  00000000000006c0 : 2333839b
  op1     : 0000000000002000
  op2     : 0000000000000233
  alu     : 0000000000002233
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                  986
IF ------
     pc : 00000000000006dc
 is req : 0
 pc req : 00000000000006d8
ID ------
  00000000000006c8 : 02700193
  itype : 000010
  imm   : 0000000000000027
EX -----
  00000000000006c4 : 56771e63
  op1     : 0000000000002233
  op2     : 0000000000002000
  alu     : 0000000000004233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000002233/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000006c0 : 2333839b
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  987
IF ------
     pc : 00000000000006e0
 is req : 1
 pc req : 00000000000006dc
ID ------
  00000000000006c8 : 02700193
  itype : 000010
  imm   : 0000000000000027
EX -----
  00000000000006c4 : 56771e63
  op1     : 0000000000002233
  op2     : 0000000000002000
  alu     : 0000000000004233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000002233/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000006c0 : 2333839b
  reg[ 7] <= 0000000000002233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  988
IF ------
     pc : 00000000000006e4
 is req : 1
 pc req : 00000000000006e0
ID ------
  00000000000006c8 : 02700193
  itype : 000010
  imm   : 0000000000000027
EX -----
  00000000000006c4 : 56771e63
  op1     : 0000000000002233
  op2     : 0000000000002233
  alu     : 0000000000004466
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000002233/0000000000002233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  989
IF ------
     pc : 00000000000006e8
 is req : 1
 pc req : 00000000000006e4
ID ------
  00000000000006cc : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006c8 : 02700193
  op1     : 0000000000000000
  op2     : 0000000000000027
  alu     : 0000000000000027
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/0000000000002233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006c4 : 56771e63
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                  990
IF ------
     pc : 00000000000006ec
 is req : 1
 pc req : 00000000000006e8
ID ------
  00000000000006d0 : 93410113
  itype : 000010
  imm   : fffffffffffff934
EX -----
  00000000000006cc : 00002117
  op1     : 00000000000006cc
  op2     : 0000000000002000
  alu     : 00000000000026cc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006c8 : 02700193
	mem stall : 0
	mem rdata : 0000000000000054
WB ----
  00000000000006c4 : 56771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  991
IF ------
     pc : 00000000000006f0
 is req : 1
 pc req : 00000000000006ec
ID ------
  00000000000006d4 : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006d0 : 93410113
  op1     : 0000000000002000
  op2     : fffffffffffff934
  alu     : 0000000000001934
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006cc : 00002117
	mem stall : 0
	mem rdata : 0000000054771a63
WB ----
  00000000000006c8 : 02700193
  reg[ 3] <= 0000000000000027
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  992
IF ------
     pc : 00000000000006f4
 is req : 1
 pc req : 00000000000006f0
ID ------
  00000000000006d4 : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006d0 : 93410113
  op1     : 0000000000002000
  op2     : fffffffffffff934
  alu     : 0000000000001934
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006cc : 00002117
  reg[ 2] <= 00000000000026cc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  993
IF ------
     pc : 00000000000006f4
 is req : 0
 pc req : 00000000000006f0
ID ------
  00000000000006d4 : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006d0 : 93410113
  op1     : 00000000000026cc
  op2     : fffffffffffff934
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 00000000000026cc/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                  994
IF ------
     pc : 00000000000006f4
 is req : 0
 pc req : 00000000000006f0
ID ------
  00000000000006d8 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000006d4 : 000010b7
  op1     : 00000000000006d4
  op2     : 0000000000001000
  alu     : 00000000000016d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006d0 : 93410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                  995
IF ------
     pc : 00000000000006f4
 is req : 0
 pc req : 00000000000006f0
ID ------
  00000000000006dc : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000006d8 : 2230809b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000002233/0000000000000027
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006d4 : 000010b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000006d0 : 93410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  996
IF ------
     pc : 00000000000006f4
 is req : 0
 pc req : 00000000000006f0
ID ------
  00000000000006dc : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000006d8 : 2230809b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000002233/0000000000000027
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006d4 : 000010b7
  reg[ 1] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  997
IF ------
     pc : 00000000000006f4
 is req : 0
 pc req : 00000000000006f0
ID ------
  00000000000006dc : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000006d8 : 2230809b
  op1     : 0000000000001000
  op2     : 0000000000000223
  alu     : 0000000000001223
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000001000/0000000000000027
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                  998
IF ------
     pc : 00000000000006f4
 is req : 0
 pc req : 00000000000006f0
ID ------
  00000000000006e0 : 00211703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000006dc : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006d8 : 2230809b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                  999
IF ------
     pc : 00000000000006f8
 is req : 1
 pc req : 00000000000006f4
ID ------
  00000000000006e0 : 00211703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000006dc : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006d8 : 2230809b
  reg[ 1] <= 0000000000001223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1000
IF ------
     pc : 00000000000006fc
 is req : 1
 pc req : 00000000000006f8
ID ------
  00000000000006e0 : 00211703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000006dc : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1001
IF ------
     pc : 0000000000000700
 is req : 1
 pc req : 00000000000006fc
ID ------
  00000000000006e4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006e0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006dc : 00111123
	mem stall : 1
	mem rdata : ffffffffffff90c1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1002
IF ------
     pc : 0000000000000704
 is req : 1
 pc req : 0000000000000700
ID ------
  00000000000006e4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006e0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006dc : 00111123
	mem stall : 1
	mem rdata : 0000000000001220
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1003
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006e4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006e0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006dc : 00111123
	mem stall : 1
	mem rdata : ffffffffffffbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1004
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006e4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006e0 : 00211703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006dc : 00111123
	mem stall : 0
	mem rdata : ffffffffffffbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1005
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006e8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000006e4 : 000013b7
  op1     : 00000000000006e4
  op2     : 0000000000001000
  alu     : 00000000000016e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006e0 : 00211703
	mem stall : 1
	mem rdata : 0000000000001220
WB ----
  00000000000006dc : 00111123
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1006
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006e8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000006e4 : 000013b7
  op1     : 00000000000006e4
  op2     : 0000000000001000
  alu     : 00000000000016e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000006e0 : 00211703
	mem stall : 1
	mem rdata : 0000000000001220
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1007
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006e8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000006e4 : 000013b7
  op1     : 00000000000006e4
  op2     : 0000000000001000
  alu     : 00000000000016e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006e0 : 00211703
	mem stall : 0
	mem rdata : 0000000000001223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1008
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006ec : 54771a63
  itype : 001000
  imm   : 0000000000000554
EX -----
  00000000000006e8 : 2233839b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000002233/0000000000000027
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006e4 : 000013b7
	mem stall : 0
	mem rdata : 0000000000001223
WB ----
  00000000000006e0 : 00211703
  reg[14] <= 0000000000001223
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1009
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006ec : 54771a63
  itype : 001000
  imm   : 0000000000000554
EX -----
  00000000000006e8 : 2233839b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000002233/0000000000000027
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006e4 : 000013b7
  reg[ 7] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1010
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006ec : 54771a63
  itype : 001000
  imm   : 0000000000000554
EX -----
  00000000000006e8 : 2233839b
  op1     : 0000000000001000
  op2     : 0000000000000223
  alu     : 0000000000001223
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000001000/0000000000000027
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1011
IF ------
     pc : 0000000000000704
 is req : 0
 pc req : 0000000000000700
ID ------
  00000000000006f0 : 02800193
  itype : 000010
  imm   : 0000000000000028
EX -----
  00000000000006ec : 54771a63
  op1     : 0000000000001223
  op2     : 0000000000001000
  alu     : 0000000000002223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001223/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000006e8 : 2233839b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1012
IF ------
     pc : 0000000000000708
 is req : 1
 pc req : 0000000000000704
ID ------
  00000000000006f0 : 02800193
  itype : 000010
  imm   : 0000000000000028
EX -----
  00000000000006ec : 54771a63
  op1     : 0000000000001223
  op2     : 0000000000001000
  alu     : 0000000000002223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001223/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000006e8 : 2233839b
  reg[ 7] <= 0000000000001223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1013
IF ------
     pc : 000000000000070c
 is req : 1
 pc req : 0000000000000708
ID ------
  00000000000006f0 : 02800193
  itype : 000010
  imm   : 0000000000000028
EX -----
  00000000000006ec : 54771a63
  op1     : 0000000000001223
  op2     : 0000000000001223
  alu     : 0000000000002446
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001223/0000000000001223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1014
IF ------
     pc : 0000000000000710
 is req : 1
 pc req : 000000000000070c
ID ------
  00000000000006f4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000006f0 : 02800193
  op1     : 0000000000000000
  op2     : 0000000000000028
  alu     : 0000000000000028
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006ec : 54771a63
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                 1015
IF ------
     pc : 0000000000000714
 is req : 1
 pc req : 0000000000000710
ID ------
  00000000000006f8 : 90c10113
  itype : 000010
  imm   : fffffffffffff90c
EX -----
  00000000000006f4 : 00002117
  op1     : 00000000000006f4
  op2     : 0000000000002000
  alu     : 00000000000026f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006f0 : 02800193
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  00000000000006ec : 54771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1016
IF ------
     pc : 0000000000000718
 is req : 1
 pc req : 0000000000000714
ID ------
  00000000000006fc : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006f8 : 90c10113
  op1     : 0000000000002000
  op2     : fffffffffffff90c
  alu     : 000000000000190c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006f4 : 00002117
	mem stall : 0
	mem rdata : 0000000052771663
WB ----
  00000000000006f0 : 02800193
  reg[ 3] <= 0000000000000028
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1017
IF ------
     pc : 000000000000071c
 is req : 1
 pc req : 0000000000000718
ID ------
  00000000000006fc : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006f8 : 90c10113
  op1     : 0000000000002000
  op2     : fffffffffffff90c
  alu     : 000000000000190c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006f4 : 00002117
  reg[ 2] <= 00000000000026f4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1018
IF ------
     pc : 000000000000071c
 is req : 0
 pc req : 0000000000000718
ID ------
  00000000000006fc : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000006f8 : 90c10113
  op1     : 00000000000026f4
  op2     : fffffffffffff90c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000026f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1019
IF ------
     pc : 000000000000071c
 is req : 0
 pc req : 0000000000000718
ID ------
  0000000000000700 : 1220809b
  itype : 000010
  imm   : 0000000000000122
EX -----
  00000000000006fc : 000010b7
  op1     : 00000000000006fc
  op2     : 0000000000001000
  alu     : 00000000000016fc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000006f8 : 90c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1020
IF ------
     pc : 000000000000071c
 is req : 0
 pc req : 0000000000000718
ID ------
  0000000000000704 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000700 : 1220809b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000001223/00000000000026f4
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000006fc : 000010b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000006f8 : 90c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1021
IF ------
     pc : 000000000000071c
 is req : 0
 pc req : 0000000000000718
ID ------
  0000000000000704 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000700 : 1220809b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000001223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000006fc : 000010b7
  reg[ 1] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1022
IF ------
     pc : 000000000000071c
 is req : 0
 pc req : 0000000000000718
ID ------
  0000000000000704 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000700 : 1220809b
  op1     : 0000000000001000
  op2     : 0000000000000122
  alu     : 0000000000001122
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1023
IF ------
     pc : 000000000000071c
 is req : 0
 pc req : 0000000000000718
ID ------
  0000000000000708 : 00411703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000704 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000700 : 1220809b
	mem stall : 0
	mem rdata : ffffffffffffff90
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1024
IF ------
     pc : 0000000000000720
 is req : 1
 pc req : 000000000000071c
ID ------
  0000000000000708 : 00411703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000704 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000700 : 1220809b
  reg[ 1] <= 0000000000001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1025
IF ------
     pc : 0000000000000724
 is req : 1
 pc req : 0000000000000720
ID ------
  0000000000000708 : 00411703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000704 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1026
IF ------
     pc : 0000000000000728
 is req : 1
 pc req : 0000000000000724
ID ------
  000000000000070c : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000708 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000704 : 00111223
	mem stall : 1
	mem rdata : 0000000000000093
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1027
IF ------
     pc : 000000000000072c
 is req : 1
 pc req : 0000000000000728
ID ------
  000000000000070c : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000708 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000704 : 00111223
	mem stall : 1
	mem rdata : 0000000000001703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1028
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  000000000000070c : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000708 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000704 : 00111223
	mem stall : 1
	mem rdata : ffffffffffffbbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1029
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  000000000000070c : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000708 : 00411703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000704 : 00111223
	mem stall : 0
	mem rdata : ffffffffffffbbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1030
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000710 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000070c : 000013b7
  op1     : 000000000000070c
  op2     : 0000000000001000
  alu     : 000000000000170c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000708 : 00411703
	mem stall : 1
	mem rdata : 0000000000001703
WB ----
  0000000000000704 : 00111223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1031
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000710 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000070c : 000013b7
  op1     : 000000000000070c
  op2     : 0000000000001000
  alu     : 000000000000170c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000708 : 00411703
	mem stall : 1
	mem rdata : 0000000000001703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1032
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000710 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  000000000000070c : 000013b7
  op1     : 000000000000070c
  op2     : 0000000000001000
  alu     : 000000000000170c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000708 : 00411703
	mem stall : 0
	mem rdata : 0000000000001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1033
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000714 : 52771663
  itype : 001000
  imm   : 000000000000052c
EX -----
  0000000000000710 : 1223839b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000001223/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000070c : 000013b7
	mem stall : 0
	mem rdata : 0000000000001703
WB ----
  0000000000000708 : 00411703
  reg[14] <= 0000000000001122
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1034
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000714 : 52771663
  itype : 001000
  imm   : 000000000000052c
EX -----
  0000000000000710 : 1223839b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000001223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000070c : 000013b7
  reg[ 7] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1035
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000714 : 52771663
  itype : 001000
  imm   : 000000000000052c
EX -----
  0000000000000710 : 1223839b
  op1     : 0000000000001000
  op2     : 0000000000000122
  alu     : 0000000000001122
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1036
IF ------
     pc : 000000000000072c
 is req : 0
 pc req : 0000000000000728
ID ------
  0000000000000718 : 02900193
  itype : 000010
  imm   : 0000000000000029
EX -----
  0000000000000714 : 52771663
  op1     : 0000000000001122
  op2     : 0000000000001000
  alu     : 0000000000002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000710 : 1223839b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1037
IF ------
     pc : 0000000000000730
 is req : 1
 pc req : 000000000000072c
ID ------
  0000000000000718 : 02900193
  itype : 000010
  imm   : 0000000000000029
EX -----
  0000000000000714 : 52771663
  op1     : 0000000000001122
  op2     : 0000000000001000
  alu     : 0000000000002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000710 : 1223839b
  reg[ 7] <= 0000000000001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1038
IF ------
     pc : 0000000000000734
 is req : 1
 pc req : 0000000000000730
ID ------
  0000000000000718 : 02900193
  itype : 000010
  imm   : 0000000000000029
EX -----
  0000000000000714 : 52771663
  op1     : 0000000000001122
  op2     : 0000000000001122
  alu     : 0000000000002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1039
IF ------
     pc : 0000000000000738
 is req : 1
 pc req : 0000000000000734
ID ------
  000000000000071c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000718 : 02900193
  op1     : 0000000000000000
  op2     : 0000000000000029
  alu     : 0000000000000029
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000714 : 52771663
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1040
IF ------
     pc : 000000000000073c
 is req : 1
 pc req : 0000000000000738
ID ------
  0000000000000720 : 8e410113
  itype : 000010
  imm   : fffffffffffff8e4
EX -----
  000000000000071c : 00002117
  op1     : 000000000000071c
  op2     : 0000000000002000
  alu     : 000000000000271c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000718 : 02900193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000714 : 52771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1041
IF ------
     pc : 0000000000000740
 is req : 1
 pc req : 000000000000073c
ID ------
  0000000000000724 : 11200093
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000720 : 8e410113
  op1     : 0000000000002000
  op2     : fffffffffffff8e4
  alu     : 00000000000018e4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000071c : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000718 : 02900193
  reg[ 3] <= 0000000000000029
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1042
IF ------
     pc : 0000000000000744
 is req : 1
 pc req : 0000000000000740
ID ------
  0000000000000724 : 11200093
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000720 : 8e410113
  op1     : 0000000000002000
  op2     : fffffffffffff8e4
  alu     : 00000000000018e4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000071c : 00002117
  reg[ 2] <= 000000000000271c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1043
IF ------
     pc : 0000000000000744
 is req : 0
 pc req : 0000000000000740
ID ------
  0000000000000724 : 11200093
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000720 : 8e410113
  op1     : 000000000000271c
  op2     : fffffffffffff8e4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000271c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1044
IF ------
     pc : 0000000000000744
 is req : 0
 pc req : 0000000000000740
ID ------
  0000000000000728 : 00111323
  itype : 000100
  imm   : 0000000000000006
EX -----
  0000000000000724 : 11200093
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000720 : 8e410113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1045
IF ------
     pc : 0000000000000744
 is req : 0
 pc req : 0000000000000740
ID ------
  000000000000072c : 00611703
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000728 : 00111323
  op1     : 000000000000271c
  op2     : 0000000000000006
  alu     : 0000000000002722
  rs1/rs2 : 2/1
  reg1/reg2 : 000000000000271c/0000000000001122
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000724 : 11200093
	mem stall : 0
	mem rdata : 0000000000000041
WB ----
  0000000000000720 : 8e410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1046
IF ------
     pc : 0000000000000744
 is req : 0
 pc req : 0000000000000740
ID ------
  000000000000072c : 00611703
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000728 : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001122
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000724 : 11200093
  reg[ 1] <= 0000000000000112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1047
IF ------
     pc : 0000000000000744
 is req : 0
 pc req : 0000000000000740
ID ------
  000000000000072c : 00611703
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000728 : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1048
IF ------
     pc : 0000000000000744
 is req : 0
 pc req : 0000000000000740
ID ------
  0000000000000730 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000072c : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000728 : 00111323
	mem stall : 1
	mem rdata : 0000000000000110
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1049
IF ------
     pc : 0000000000000748
 is req : 1
 pc req : 0000000000000744
ID ------
  0000000000000730 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000072c : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000728 : 00111323
	mem stall : 1
	mem rdata : 0000000000000110
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1050
IF ------
     pc : 0000000000000748
 is req : 0
 pc req : 0000000000000744
ID ------
  0000000000000730 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000072c : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000728 : 00111323
	mem stall : 1
	mem rdata : ffffffffffffabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1051
IF ------
     pc : 0000000000000748
 is req : 0
 pc req : 0000000000000744
ID ------
  0000000000000730 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000072c : 00611703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000728 : 00111323
	mem stall : 0
	mem rdata : ffffffffffffabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1052
IF ------
     pc : 0000000000000748
 is req : 0
 pc req : 0000000000000744
ID ------
  0000000000000734 : 50771663
  itype : 001000
  imm   : 000000000000050c
EX -----
  0000000000000730 : 11200393
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000072c : 00611703
	mem stall : 1
	mem rdata : 0000000000000081
WB ----
  0000000000000728 : 00111323
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1053
IF ------
     pc : 000000000000074c
 is req : 1
 pc req : 0000000000000748
ID ------
  0000000000000734 : 50771663
  itype : 001000
  imm   : 000000000000050c
EX -----
  0000000000000730 : 11200393
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000072c : 00611703
	mem stall : 1
	mem rdata : 0000000000000081
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1054
IF ------
     pc : 000000000000074c
 is req : 0
 pc req : 0000000000000748
ID ------
  0000000000000734 : 50771663
  itype : 001000
  imm   : 000000000000050c
EX -----
  0000000000000730 : 11200393
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000072c : 00611703
	mem stall : 0
	mem rdata : 0000000000000112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1055
IF ------
     pc : 0000000000000750
 is req : 1
 pc req : 000000000000074c
ID ------
  0000000000000738 : 02a00193
  itype : 000010
  imm   : 000000000000002a
EX -----
  0000000000000734 : 50771663
  op1     : 0000000000001122
  op2     : 0000000000001122
  alu     : 0000000000002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001122
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000730 : 11200393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  000000000000072c : 00611703
  reg[14] <= 0000000000000112
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1056
IF ------
     pc : 0000000000000754
 is req : 1
 pc req : 0000000000000750
ID ------
  0000000000000738 : 02a00193
  itype : 000010
  imm   : 000000000000002a
EX -----
  0000000000000734 : 50771663
  op1     : 0000000000000112
  op2     : 0000000000001122
  alu     : 0000000000001234
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000112/0000000000001122
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000730 : 11200393
  reg[ 7] <= 0000000000000112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1057
IF ------
     pc : 0000000000000758
 is req : 1
 pc req : 0000000000000754
ID ------
  0000000000000738 : 02a00193
  itype : 000010
  imm   : 000000000000002a
EX -----
  0000000000000734 : 50771663
  op1     : 0000000000000112
  op2     : 0000000000000112
  alu     : 0000000000000224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000112/0000000000000112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1058
IF ------
     pc : 0000000000000758
 is req : 0
 pc req : 0000000000000754
ID ------
  000000000000073c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000738 : 02a00193
  op1     : 0000000000000000
  op2     : 000000000000002a
  alu     : 000000000000002a
  rs1/rs2 : 0/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000734 : 50771663
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1059
IF ------
     pc : 0000000000000758
 is req : 0
 pc req : 0000000000000754
ID ------
  0000000000000740 : 8c410113
  itype : 000010
  imm   : fffffffffffff8c4
EX -----
  000000000000073c : 00002117
  op1     : 000000000000073c
  op2     : 0000000000002000
  alu     : 000000000000273c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000738 : 02a00193
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  0000000000000734 : 50771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1060
IF ------
     pc : 0000000000000758
 is req : 0
 pc req : 0000000000000754
ID ------
  0000000000000744 : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000740 : 8c410113
  op1     : 0000000000002000
  op2     : fffffffffffff8c4
  alu     : 00000000000018c4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000073c : 00002117
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000738 : 02a00193
  reg[ 3] <= 000000000000002a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1061
IF ------
     pc : 000000000000075c
 is req : 1
 pc req : 0000000000000758
ID ------
  0000000000000744 : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000740 : 8c410113
  op1     : 0000000000002000
  op2     : fffffffffffff8c4
  alu     : 00000000000018c4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000073c : 00002117
  reg[ 2] <= 000000000000273c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1062
IF ------
     pc : 0000000000000760
 is req : 1
 pc req : 000000000000075c
ID ------
  0000000000000744 : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000740 : 8c410113
  op1     : 000000000000273c
  op2     : fffffffffffff8c4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000273c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1063
IF ------
     pc : 0000000000000764
 is req : 1
 pc req : 0000000000000760
ID ------
  0000000000000748 : 00111423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000744 : 01100093
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000740 : 8c410113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1064
IF ------
     pc : 0000000000000768
 is req : 1
 pc req : 0000000000000764
ID ------
  000000000000074c : 00811703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000748 : 00111423
  op1     : 000000000000273c
  op2     : 0000000000000008
  alu     : 0000000000002744
  rs1/rs2 : 2/1
  reg1/reg2 : 000000000000273c/0000000000000112
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000744 : 01100093
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000740 : 8c410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1065
IF ------
     pc : 000000000000076c
 is req : 1
 pc req : 0000000000000768
ID ------
  000000000000074c : 00811703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000748 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000112
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000744 : 01100093
  reg[ 1] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1066
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  000000000000074c : 00811703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000748 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1067
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000750 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000074c : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000748 : 00111423
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1068
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000750 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000074c : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000748 : 00111423
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1069
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000750 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000074c : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000748 : 00111423
	mem stall : 1
	mem rdata : ffffffffffffaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1070
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000750 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000074c : 00811703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000748 : 00111423
	mem stall : 0
	mem rdata : ffffffffffffaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1071
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000754 : 4e771663
  itype : 001000
  imm   : 00000000000004ec
EX -----
  0000000000000750 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000074c : 00811703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
  0000000000000748 : 00111423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1072
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000754 : 4e771663
  itype : 001000
  imm   : 00000000000004ec
EX -----
  0000000000000750 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000074c : 00811703
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1073
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000754 : 4e771663
  itype : 001000
  imm   : 00000000000004ec
EX -----
  0000000000000750 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000074c : 00811703
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1074
IF ------
     pc : 000000000000076c
 is req : 0
 pc req : 0000000000000768
ID ------
  0000000000000758 : 02b00193
  itype : 000010
  imm   : 000000000000002b
EX -----
  0000000000000754 : 4e771663
  op1     : 0000000000000112
  op2     : 0000000000000112
  alu     : 0000000000000224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000112/0000000000000112
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000750 : 01100393
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
  000000000000074c : 00811703
  reg[14] <= 0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1075
IF ------
     pc : 0000000000000770
 is req : 1
 pc req : 000000000000076c
ID ------
  0000000000000758 : 02b00193
  itype : 000010
  imm   : 000000000000002b
EX -----
  0000000000000754 : 4e771663
  op1     : 0000000000000011
  op2     : 0000000000000112
  alu     : 0000000000000123
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000112
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000750 : 01100393
  reg[ 7] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1076
IF ------
     pc : 0000000000000774
 is req : 1
 pc req : 0000000000000770
ID ------
  0000000000000758 : 02b00193
  itype : 000010
  imm   : 000000000000002b
EX -----
  0000000000000754 : 4e771663
  op1     : 0000000000000011
  op2     : 0000000000000011
  alu     : 0000000000000022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1077
IF ------
     pc : 0000000000000778
 is req : 1
 pc req : 0000000000000774
ID ------
  000000000000075c : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000758 : 02b00193
  op1     : 0000000000000000
  op2     : 000000000000002b
  alu     : 000000000000002b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000754 : 4e771663
	mem stall : 0
	mem rdata : 00000000000000a1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1078
IF ------
     pc : 000000000000077c
 is req : 1
 pc req : 0000000000000778
ID ------
  0000000000000760 : 8a410113
  itype : 000010
  imm   : fffffffffffff8a4
EX -----
  000000000000075c : 00002117
  op1     : 000000000000075c
  op2     : 0000000000002000
  alu     : 000000000000275c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000758 : 02b00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000754 : 4e771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1079
IF ------
     pc : 0000000000000780
 is req : 1
 pc req : 000000000000077c
ID ------
  0000000000000764 : 000030b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000760 : 8a410113
  op1     : 0000000000002000
  op2     : fffffffffffff8a4
  alu     : 00000000000018a4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000075c : 00002117
	mem stall : 0
	mem rdata : 000000004c771263
WB ----
  0000000000000758 : 02b00193
  reg[ 3] <= 000000000000002b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1080
IF ------
     pc : 0000000000000784
 is req : 1
 pc req : 0000000000000780
ID ------
  0000000000000764 : 000030b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000760 : 8a410113
  op1     : 0000000000002000
  op2     : fffffffffffff8a4
  alu     : 00000000000018a4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000075c : 00002117
  reg[ 2] <= 000000000000275c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1081
IF ------
     pc : 0000000000000784
 is req : 0
 pc req : 0000000000000780
ID ------
  0000000000000764 : 000030b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000760 : 8a410113
  op1     : 000000000000275c
  op2     : fffffffffffff8a4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000275c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1082
IF ------
     pc : 0000000000000784
 is req : 0
 pc req : 0000000000000780
ID ------
  0000000000000768 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000764 : 000030b7
  op1     : 0000000000000764
  op2     : 0000000000003000
  alu     : 0000000000003764
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000760 : 8a410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1083
IF ------
     pc : 0000000000000784
 is req : 0
 pc req : 0000000000000780
ID ------
  000000000000076c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000768 : 0010809b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000764 : 000030b7
	mem stall : 0
	mem rdata : 0000211702c00193
WB ----
  0000000000000760 : 8a410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1084
IF ------
     pc : 0000000000000784
 is req : 0
 pc req : 0000000000000780
ID ------
  000000000000076c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000768 : 0010809b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000764 : 000030b7
  reg[ 1] <= 0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1085
IF ------
     pc : 0000000000000784
 is req : 0
 pc req : 0000000000000780
ID ------
  000000000000076c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000768 : 0010809b
  op1     : 0000000000003000
  op2     : 0000000000000001
  alu     : 0000000000003001
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000003000/0000000000003000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1086
IF ------
     pc : 0000000000000784
 is req : 0
 pc req : 0000000000000780
ID ------
  0000000000000770 : 00a11703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000076c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000003000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000768 : 0010809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1087
IF ------
     pc : 0000000000000788
 is req : 1
 pc req : 0000000000000784
ID ------
  0000000000000770 : 00a11703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000076c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000003000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000768 : 0010809b
  reg[ 1] <= 0000000000003001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1088
IF ------
     pc : 000000000000078c
 is req : 1
 pc req : 0000000000000788
ID ------
  0000000000000770 : 00a11703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000076c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000003001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1089
IF ------
     pc : 0000000000000790
 is req : 1
 pc req : 000000000000078c
ID ------
  0000000000000774 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000770 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000076c : 00111523
	mem stall : 1
	mem rdata : ffffffffffff87c1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1090
IF ------
     pc : 0000000000000794
 is req : 1
 pc req : 0000000000000790
ID ------
  0000000000000774 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000770 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000076c : 00111523
	mem stall : 1
	mem rdata : 0000000000002330
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1091
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  0000000000000774 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000770 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000076c : 00111523
	mem stall : 1
	mem rdata : ffffffffffffdaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1092
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  0000000000000774 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000770 : 00a11703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000076c : 00111523
	mem stall : 0
	mem rdata : ffffffffffffdaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1093
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  0000000000000778 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000774 : 000033b7
  op1     : 0000000000000774
  op2     : 0000000000003000
  alu     : 0000000000003774
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000770 : 00a11703
	mem stall : 1
	mem rdata : 0000000000002330
WB ----
  000000000000076c : 00111523
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1094
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  0000000000000778 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000774 : 000033b7
  op1     : 0000000000000774
  op2     : 0000000000003000
  alu     : 0000000000003774
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000770 : 00a11703
	mem stall : 1
	mem rdata : 0000000000002330
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1095
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  0000000000000778 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000774 : 000033b7
  op1     : 0000000000000774
  op2     : 0000000000003000
  alu     : 0000000000003774
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000770 : 00a11703
	mem stall : 0
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1096
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  000000000000077c : 4c771263
  itype : 001000
  imm   : 00000000000004c4
EX -----
  0000000000000778 : 0013839b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000000000011/0000000000003001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000774 : 000033b7
	mem stall : 0
	mem rdata : 001110232330809b
WB ----
  0000000000000770 : 00a11703
  reg[14] <= 0000000000003001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1097
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  000000000000077c : 4c771263
  itype : 001000
  imm   : 00000000000004c4
EX -----
  0000000000000778 : 0013839b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000000000011/0000000000003001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000774 : 000033b7
  reg[ 7] <= 0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1098
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  000000000000077c : 4c771263
  itype : 001000
  imm   : 00000000000004c4
EX -----
  0000000000000778 : 0013839b
  op1     : 0000000000003000
  op2     : 0000000000000001
  alu     : 0000000000003001
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000000003000/0000000000003001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1099
IF ------
     pc : 0000000000000794
 is req : 0
 pc req : 0000000000000790
ID ------
  0000000000000780 : 02c00193
  itype : 000010
  imm   : 000000000000002c
EX -----
  000000000000077c : 4c771263
  op1     : 0000000000003001
  op2     : 0000000000003000
  alu     : 0000000000006001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000003001/0000000000003000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000778 : 0013839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1100
IF ------
     pc : 0000000000000798
 is req : 1
 pc req : 0000000000000794
ID ------
  0000000000000780 : 02c00193
  itype : 000010
  imm   : 000000000000002c
EX -----
  000000000000077c : 4c771263
  op1     : 0000000000003001
  op2     : 0000000000003000
  alu     : 0000000000006001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000003001/0000000000003000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000778 : 0013839b
  reg[ 7] <= 0000000000003001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1101
IF ------
     pc : 000000000000079c
 is req : 1
 pc req : 0000000000000798
ID ------
  0000000000000780 : 02c00193
  itype : 000010
  imm   : 000000000000002c
EX -----
  000000000000077c : 4c771263
  op1     : 0000000000003001
  op2     : 0000000000003001
  alu     : 0000000000006002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000003001/0000000000003001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1102
IF ------
     pc : 00000000000007a0
 is req : 1
 pc req : 000000000000079c
ID ------
  0000000000000784 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000780 : 02c00193
  op1     : 0000000000000000
  op2     : 000000000000002c
  alu     : 000000000000002c
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000077c : 4c771263
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1103
IF ------
     pc : 00000000000007a4
 is req : 1
 pc req : 00000000000007a0
ID ------
  0000000000000788 : 87c10113
  itype : 000010
  imm   : fffffffffffff87c
EX -----
  0000000000000784 : 00002117
  op1     : 0000000000000784
  op2     : 0000000000002000
  alu     : 0000000000002784
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000780 : 02c00193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  000000000000077c : 4c771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1104
IF ------
     pc : 00000000000007a8
 is req : 1
 pc req : 00000000000007a4
ID ------
  000000000000078c : 000020b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000788 : 87c10113
  op1     : 0000000000002000
  op2     : fffffffffffff87c
  alu     : 000000000000187c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000784 : 00002117
	mem stall : 0
	mem rdata : 0000000048771e63
WB ----
  0000000000000780 : 02c00193
  reg[ 3] <= 000000000000002c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1105
IF ------
     pc : 00000000000007ac
 is req : 1
 pc req : 00000000000007a8
ID ------
  000000000000078c : 000020b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000788 : 87c10113
  op1     : 0000000000002000
  op2     : fffffffffffff87c
  alu     : 000000000000187c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000784 : 00002117
  reg[ 2] <= 0000000000002784
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1106
IF ------
     pc : 00000000000007ac
 is req : 0
 pc req : 00000000000007a8
ID ------
  000000000000078c : 000020b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000788 : 87c10113
  op1     : 0000000000002784
  op2     : fffffffffffff87c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002784/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1107
IF ------
     pc : 00000000000007ac
 is req : 0
 pc req : 00000000000007a8
ID ------
  0000000000000790 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  000000000000078c : 000020b7
  op1     : 000000000000078c
  op2     : 0000000000002000
  alu     : 000000000000278c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000788 : 87c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1108
IF ------
     pc : 00000000000007ac
 is req : 0
 pc req : 00000000000007a8
ID ------
  0000000000000794 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000790 : 2330809b
  op1     : 0000000000003001
  op2     : 0000000000000233
  alu     : 0000000000003234
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000078c : 000020b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  0000000000000788 : 87c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1109
IF ------
     pc : 00000000000007ac
 is req : 0
 pc req : 00000000000007a8
ID ------
  0000000000000794 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000790 : 2330809b
  op1     : 0000000000003001
  op2     : 0000000000000233
  alu     : 0000000000003234
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000078c : 000020b7
  reg[ 1] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1110
IF ------
     pc : 00000000000007ac
 is req : 0
 pc req : 00000000000007a8
ID ------
  0000000000000794 : 00111023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000790 : 2330809b
  op1     : 0000000000002000
  op2     : 0000000000000233
  alu     : 0000000000002233
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1111
IF ------
     pc : 00000000000007ac
 is req : 0
 pc req : 00000000000007a8
ID ------
  0000000000000798 : 00015703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000794 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000790 : 2330809b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1112
IF ------
     pc : 00000000000007b0
 is req : 1
 pc req : 00000000000007ac
ID ------
  0000000000000798 : 00015703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000794 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000790 : 2330809b
  reg[ 1] <= 0000000000002233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1113
IF ------
     pc : 00000000000007b4
 is req : 1
 pc req : 00000000000007b0
ID ------
  0000000000000798 : 00015703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000794 : 00111023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000002233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1114
IF ------
     pc : 00000000000007b8
 is req : 1
 pc req : 00000000000007b4
ID ------
  000000000000079c : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000798 : 00015703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000794 : 00111023
	mem stall : 1
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1115
IF ------
     pc : 00000000000007bc
 is req : 1
 pc req : 00000000000007b8
ID ------
  000000000000079c : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000798 : 00015703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000794 : 00111023
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1116
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  000000000000079c : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000798 : 00015703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000794 : 00111023
	mem stall : 1
	mem rdata : 0000000000002233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1117
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  000000000000079c : 000023b7
  itype : 010000
  imm   : 0000000000002000
EX -----
  0000000000000798 : 00015703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000794 : 00111023
	mem stall : 0
	mem rdata : 0000000000002233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1118
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  000000000000079c : 000023b7
  op1     : 000000000000079c
  op2     : 0000000000002000
  alu     : 000000000000279c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000798 : 00015703
	mem stall : 1
	mem rdata : 000000000000809b
WB ----
  0000000000000794 : 00111023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1119
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  000000000000079c : 000023b7
  op1     : 000000000000079c
  op2     : 0000000000002000
  alu     : 000000000000279c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000798 : 00015703
	mem stall : 1
	mem rdata : 000000000000809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1120
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a0 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  000000000000079c : 000023b7
  op1     : 000000000000079c
  op2     : 0000000000002000
  alu     : 000000000000279c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000798 : 00015703
	mem stall : 0
	mem rdata : 0000000000002233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1121
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a4 : 48771e63
  itype : 001000
  imm   : 000000000000049c
EX -----
  00000000000007a0 : 2333839b
  op1     : 0000000000003001
  op2     : 0000000000000233
  alu     : 0000000000003234
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000079c : 000023b7
	mem stall : 0
	mem rdata : 0000000000111123
WB ----
  0000000000000798 : 00015703
  reg[14] <= 0000000000002233
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1122
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a4 : 48771e63
  itype : 001000
  imm   : 000000000000049c
EX -----
  00000000000007a0 : 2333839b
  op1     : 0000000000003001
  op2     : 0000000000000233
  alu     : 0000000000003234
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000079c : 000023b7
  reg[ 7] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1123
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a4 : 48771e63
  itype : 001000
  imm   : 000000000000049c
EX -----
  00000000000007a0 : 2333839b
  op1     : 0000000000002000
  op2     : 0000000000000233
  alu     : 0000000000002233
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1124
IF ------
     pc : 00000000000007bc
 is req : 0
 pc req : 00000000000007b8
ID ------
  00000000000007a8 : 02d00193
  itype : 000010
  imm   : 000000000000002d
EX -----
  00000000000007a4 : 48771e63
  op1     : 0000000000002233
  op2     : 0000000000002000
  alu     : 0000000000004233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000002233/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000007a0 : 2333839b
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1125
IF ------
     pc : 00000000000007c0
 is req : 1
 pc req : 00000000000007bc
ID ------
  00000000000007a8 : 02d00193
  itype : 000010
  imm   : 000000000000002d
EX -----
  00000000000007a4 : 48771e63
  op1     : 0000000000002233
  op2     : 0000000000002000
  alu     : 0000000000004233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000002233/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000007a0 : 2333839b
  reg[ 7] <= 0000000000002233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1126
IF ------
     pc : 00000000000007c4
 is req : 1
 pc req : 00000000000007c0
ID ------
  00000000000007a8 : 02d00193
  itype : 000010
  imm   : 000000000000002d
EX -----
  00000000000007a4 : 48771e63
  op1     : 0000000000002233
  op2     : 0000000000002233
  alu     : 0000000000004466
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000002233/0000000000002233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1127
IF ------
     pc : 00000000000007c8
 is req : 1
 pc req : 00000000000007c4
ID ------
  00000000000007ac : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000007a8 : 02d00193
  op1     : 0000000000000000
  op2     : 000000000000002d
  alu     : 000000000000002d
  rs1/rs2 : 0/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007a4 : 48771e63
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1128
IF ------
     pc : 00000000000007cc
 is req : 1
 pc req : 00000000000007c8
ID ------
  00000000000007b0 : 85410113
  itype : 000010
  imm   : fffffffffffff854
EX -----
  00000000000007ac : 00002117
  op1     : 00000000000007ac
  op2     : 0000000000002000
  alu     : 00000000000027ac
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007a8 : 02d00193
	mem stall : 0
	mem rdata : 000000000000001a
WB ----
  00000000000007a4 : 48771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1129
IF ------
     pc : 00000000000007d0
 is req : 1
 pc req : 00000000000007cc
ID ------
  00000000000007b4 : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007b0 : 85410113
  op1     : 0000000000002000
  op2     : fffffffffffff854
  alu     : 0000000000001854
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007ac : 00002117
	mem stall : 0
	mem rdata : 0000000046771a63
WB ----
  00000000000007a8 : 02d00193
  reg[ 3] <= 000000000000002d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1130
IF ------
     pc : 00000000000007d4
 is req : 1
 pc req : 00000000000007d0
ID ------
  00000000000007b4 : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007b0 : 85410113
  op1     : 0000000000002000
  op2     : fffffffffffff854
  alu     : 0000000000001854
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007ac : 00002117
  reg[ 2] <= 00000000000027ac
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1131
IF ------
     pc : 00000000000007d4
 is req : 0
 pc req : 00000000000007d0
ID ------
  00000000000007b4 : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007b0 : 85410113
  op1     : 00000000000027ac
  op2     : fffffffffffff854
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 00000000000027ac/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1132
IF ------
     pc : 00000000000007d4
 is req : 0
 pc req : 00000000000007d0
ID ------
  00000000000007b8 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000007b4 : 000010b7
  op1     : 00000000000007b4
  op2     : 0000000000001000
  alu     : 00000000000017b4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007b0 : 85410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1133
IF ------
     pc : 00000000000007d4
 is req : 0
 pc req : 00000000000007d0
ID ------
  00000000000007bc : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000007b8 : 2230809b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000002233/000000000000002d
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007b4 : 000010b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000007b0 : 85410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1134
IF ------
     pc : 00000000000007d4
 is req : 0
 pc req : 00000000000007d0
ID ------
  00000000000007bc : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000007b8 : 2230809b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000002233/000000000000002d
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007b4 : 000010b7
  reg[ 1] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1135
IF ------
     pc : 00000000000007d4
 is req : 0
 pc req : 00000000000007d0
ID ------
  00000000000007bc : 00111123
  itype : 000100
  imm   : 0000000000000002
EX -----
  00000000000007b8 : 2230809b
  op1     : 0000000000001000
  op2     : 0000000000000223
  alu     : 0000000000001223
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000001000/000000000000002d
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1136
IF ------
     pc : 00000000000007d4
 is req : 0
 pc req : 00000000000007d0
ID ------
  00000000000007c0 : 00215703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000007bc : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007b8 : 2230809b
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1137
IF ------
     pc : 00000000000007d8
 is req : 1
 pc req : 00000000000007d4
ID ------
  00000000000007c0 : 00215703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000007bc : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007b8 : 2230809b
  reg[ 1] <= 0000000000001223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1138
IF ------
     pc : 00000000000007dc
 is req : 1
 pc req : 00000000000007d8
ID ------
  00000000000007c0 : 00215703
  itype : 000010
  imm   : 0000000000000002
EX -----
  00000000000007bc : 00111123
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1139
IF ------
     pc : 00000000000007e0
 is req : 1
 pc req : 00000000000007dc
ID ------
  00000000000007c4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007c0 : 00215703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007bc : 00111123
	mem stall : 1
	mem rdata : ffffffffffff82c1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1140
IF ------
     pc : 00000000000007e4
 is req : 1
 pc req : 00000000000007e0
ID ------
  00000000000007c4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007c0 : 00215703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007bc : 00111123
	mem stall : 1
	mem rdata : 0000000000001220
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1141
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007c4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007c0 : 00215703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007bc : 00111123
	mem stall : 1
	mem rdata : 0000000000001223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1142
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007c4 : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007c0 : 00215703
  op1     : 0000000000002000
  op2     : 0000000000000002
  alu     : 0000000000002002
  rs1/rs2 : 2/2
  reg1/reg2 : 0000000000002000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007bc : 00111123
	mem stall : 0
	mem rdata : 0000000000001223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1143
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007c8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000007c4 : 000013b7
  op1     : 00000000000007c4
  op2     : 0000000000001000
  alu     : 00000000000017c4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007c0 : 00215703
	mem stall : 1
	mem rdata : 0000000000001220
WB ----
  00000000000007bc : 00111123
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1144
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007c8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000007c4 : 000013b7
  op1     : 00000000000007c4
  op2     : 0000000000001000
  alu     : 00000000000017c4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007c0 : 00215703
	mem stall : 1
	mem rdata : 0000000000001220
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1145
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007c8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  00000000000007c4 : 000013b7
  op1     : 00000000000007c4
  op2     : 0000000000001000
  alu     : 00000000000017c4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007c0 : 00215703
	mem stall : 0
	mem rdata : 0000000000001223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1146
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007cc : 46771a63
  itype : 001000
  imm   : 0000000000000474
EX -----
  00000000000007c8 : 2233839b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000002233/000000000000002d
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007c4 : 000013b7
	mem stall : 0
	mem rdata : 0000000000001223
WB ----
  00000000000007c0 : 00215703
  reg[14] <= 0000000000001223
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1147
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007cc : 46771a63
  itype : 001000
  imm   : 0000000000000474
EX -----
  00000000000007c8 : 2233839b
  op1     : 0000000000002233
  op2     : 0000000000000223
  alu     : 0000000000002456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000002233/000000000000002d
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007c4 : 000013b7
  reg[ 7] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1148
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007cc : 46771a63
  itype : 001000
  imm   : 0000000000000474
EX -----
  00000000000007c8 : 2233839b
  op1     : 0000000000001000
  op2     : 0000000000000223
  alu     : 0000000000001223
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000001000/000000000000002d
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1149
IF ------
     pc : 00000000000007e4
 is req : 0
 pc req : 00000000000007e0
ID ------
  00000000000007d0 : 02e00193
  itype : 000010
  imm   : 000000000000002e
EX -----
  00000000000007cc : 46771a63
  op1     : 0000000000001223
  op2     : 0000000000001000
  alu     : 0000000000002223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001223/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000007c8 : 2233839b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1150
IF ------
     pc : 00000000000007e8
 is req : 1
 pc req : 00000000000007e4
ID ------
  00000000000007d0 : 02e00193
  itype : 000010
  imm   : 000000000000002e
EX -----
  00000000000007cc : 46771a63
  op1     : 0000000000001223
  op2     : 0000000000001000
  alu     : 0000000000002223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001223/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000007c8 : 2233839b
  reg[ 7] <= 0000000000001223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1151
IF ------
     pc : 00000000000007ec
 is req : 1
 pc req : 00000000000007e8
ID ------
  00000000000007d0 : 02e00193
  itype : 000010
  imm   : 000000000000002e
EX -----
  00000000000007cc : 46771a63
  op1     : 0000000000001223
  op2     : 0000000000001223
  alu     : 0000000000002446
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001223/0000000000001223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1152
IF ------
     pc : 00000000000007f0
 is req : 1
 pc req : 00000000000007ec
ID ------
  00000000000007d4 : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000007d0 : 02e00193
  op1     : 0000000000000000
  op2     : 000000000000002e
  alu     : 000000000000002e
  rs1/rs2 : 0/14
  reg1/reg2 : 0000000000000000/0000000000001223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007cc : 46771a63
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                 1153
IF ------
     pc : 00000000000007f4
 is req : 1
 pc req : 00000000000007f0
ID ------
  00000000000007d8 : 82c10113
  itype : 000010
  imm   : fffffffffffff82c
EX -----
  00000000000007d4 : 00002117
  op1     : 00000000000007d4
  op2     : 0000000000002000
  alu     : 00000000000027d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007d0 : 02e00193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  00000000000007cc : 46771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1154
IF ------
     pc : 00000000000007f8
 is req : 1
 pc req : 00000000000007f4
ID ------
  00000000000007dc : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007d8 : 82c10113
  op1     : 0000000000002000
  op2     : fffffffffffff82c
  alu     : 000000000000182c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007d4 : 00002117
	mem stall : 0
	mem rdata : 0000000044771663
WB ----
  00000000000007d0 : 02e00193
  reg[ 3] <= 000000000000002e
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1155
IF ------
     pc : 00000000000007fc
 is req : 1
 pc req : 00000000000007f8
ID ------
  00000000000007dc : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007d8 : 82c10113
  op1     : 0000000000002000
  op2     : fffffffffffff82c
  alu     : 000000000000182c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007d4 : 00002117
  reg[ 2] <= 00000000000027d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1156
IF ------
     pc : 00000000000007fc
 is req : 0
 pc req : 00000000000007f8
ID ------
  00000000000007dc : 000010b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007d8 : 82c10113
  op1     : 00000000000027d4
  op2     : fffffffffffff82c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000027d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1157
IF ------
     pc : 00000000000007fc
 is req : 0
 pc req : 00000000000007f8
ID ------
  00000000000007e0 : 1220809b
  itype : 000010
  imm   : 0000000000000122
EX -----
  00000000000007dc : 000010b7
  op1     : 00000000000007dc
  op2     : 0000000000001000
  alu     : 00000000000017dc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007d8 : 82c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1158
IF ------
     pc : 00000000000007fc
 is req : 0
 pc req : 00000000000007f8
ID ------
  00000000000007e4 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000007e0 : 1220809b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000001223/00000000000027d4
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007dc : 000010b7
	mem stall : 0
	mem rdata : 0000000000002117
WB ----
  00000000000007d8 : 82c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1159
IF ------
     pc : 00000000000007fc
 is req : 0
 pc req : 00000000000007f8
ID ------
  00000000000007e4 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000007e0 : 1220809b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000001223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007dc : 000010b7
  reg[ 1] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1160
IF ------
     pc : 00000000000007fc
 is req : 0
 pc req : 00000000000007f8
ID ------
  00000000000007e4 : 00111223
  itype : 000100
  imm   : 0000000000000004
EX -----
  00000000000007e0 : 1220809b
  op1     : 0000000000001000
  op2     : 0000000000000122
  alu     : 0000000000001122
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1161
IF ------
     pc : 00000000000007fc
 is req : 0
 pc req : 00000000000007f8
ID ------
  00000000000007e8 : 00415703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000007e4 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007e0 : 1220809b
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1162
IF ------
     pc : 0000000000000800
 is req : 1
 pc req : 00000000000007fc
ID ------
  00000000000007e8 : 00415703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000007e4 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007e0 : 1220809b
  reg[ 1] <= 0000000000001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1163
IF ------
     pc : 0000000000000804
 is req : 1
 pc req : 0000000000000800
ID ------
  00000000000007e8 : 00415703
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000007e4 : 00111223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1164
IF ------
     pc : 0000000000000808
 is req : 1
 pc req : 0000000000000804
ID ------
  00000000000007ec : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007e8 : 00415703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007e4 : 00111223
	mem stall : 1
	mem rdata : 0000000000000093
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1165
IF ------
     pc : 000000000000080c
 is req : 1
 pc req : 0000000000000808
ID ------
  00000000000007ec : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007e8 : 00415703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007e4 : 00111223
	mem stall : 1
	mem rdata : 0000000000005703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1166
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007ec : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007e8 : 00415703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007e4 : 00111223
	mem stall : 1
	mem rdata : 0000000000001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1167
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007ec : 000013b7
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000007e8 : 00415703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007e4 : 00111223
	mem stall : 0
	mem rdata : 0000000000001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1168
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f0 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  00000000000007ec : 000013b7
  op1     : 00000000000007ec
  op2     : 0000000000001000
  alu     : 00000000000017ec
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007e8 : 00415703
	mem stall : 1
	mem rdata : 0000000000005703
WB ----
  00000000000007e4 : 00111223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1169
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f0 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  00000000000007ec : 000013b7
  op1     : 00000000000007ec
  op2     : 0000000000001000
  alu     : 00000000000017ec
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000007e8 : 00415703
	mem stall : 1
	mem rdata : 0000000000005703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1170
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f0 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  00000000000007ec : 000013b7
  op1     : 00000000000007ec
  op2     : 0000000000001000
  alu     : 00000000000017ec
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007e8 : 00415703
	mem stall : 0
	mem rdata : 0000000000001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1171
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f4 : 44771663
  itype : 001000
  imm   : 000000000000044c
EX -----
  00000000000007f0 : 1223839b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000001223/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007ec : 000013b7
	mem stall : 0
	mem rdata : 0000000000005703
WB ----
  00000000000007e8 : 00415703
  reg[14] <= 0000000000001122
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1172
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f4 : 44771663
  itype : 001000
  imm   : 000000000000044c
EX -----
  00000000000007f0 : 1223839b
  op1     : 0000000000001223
  op2     : 0000000000000122
  alu     : 0000000000001345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000001223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007ec : 000013b7
  reg[ 7] <= 0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1173
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f4 : 44771663
  itype : 001000
  imm   : 000000000000044c
EX -----
  00000000000007f0 : 1223839b
  op1     : 0000000000001000
  op2     : 0000000000000122
  alu     : 0000000000001122
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1174
IF ------
     pc : 000000000000080c
 is req : 0
 pc req : 0000000000000808
ID ------
  00000000000007f8 : 02f00193
  itype : 000010
  imm   : 000000000000002f
EX -----
  00000000000007f4 : 44771663
  op1     : 0000000000001122
  op2     : 0000000000001000
  alu     : 0000000000002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000007f0 : 1223839b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1175
IF ------
     pc : 0000000000000810
 is req : 1
 pc req : 000000000000080c
ID ------
  00000000000007f8 : 02f00193
  itype : 000010
  imm   : 000000000000002f
EX -----
  00000000000007f4 : 44771663
  op1     : 0000000000001122
  op2     : 0000000000001000
  alu     : 0000000000002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000007f0 : 1223839b
  reg[ 7] <= 0000000000001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1176
IF ------
     pc : 0000000000000814
 is req : 1
 pc req : 0000000000000810
ID ------
  00000000000007f8 : 02f00193
  itype : 000010
  imm   : 000000000000002f
EX -----
  00000000000007f4 : 44771663
  op1     : 0000000000001122
  op2     : 0000000000001122
  alu     : 0000000000002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1177
IF ------
     pc : 0000000000000818
 is req : 1
 pc req : 0000000000000814
ID ------
  00000000000007fc : 00002117
  itype : 010000
  imm   : 0000000000002000
EX -----
  00000000000007f8 : 02f00193
  op1     : 0000000000000000
  op2     : 000000000000002f
  alu     : 000000000000002f
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007f4 : 44771663
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1178
IF ------
     pc : 000000000000081c
 is req : 1
 pc req : 0000000000000818
ID ------
  0000000000000800 : 80410113
  itype : 000010
  imm   : fffffffffffff804
EX -----
  00000000000007fc : 00002117
  op1     : 00000000000007fc
  op2     : 0000000000002000
  alu     : 00000000000027fc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000007f8 : 02f00193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000007f4 : 44771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1179
IF ------
     pc : 0000000000000820
 is req : 1
 pc req : 000000000000081c
ID ------
  0000000000000804 : 11200093
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000800 : 80410113
  op1     : 0000000000002000
  op2     : fffffffffffff804
  alu     : 0000000000001804
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000007fc : 00002117
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  00000000000007f8 : 02f00193
  reg[ 3] <= 000000000000002f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1180
IF ------
     pc : 0000000000000824
 is req : 1
 pc req : 0000000000000820
ID ------
  0000000000000804 : 11200093
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000800 : 80410113
  op1     : 0000000000002000
  op2     : fffffffffffff804
  alu     : 0000000000001804
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000007fc : 00002117
  reg[ 2] <= 00000000000027fc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1181
IF ------
     pc : 0000000000000824
 is req : 0
 pc req : 0000000000000820
ID ------
  0000000000000804 : 11200093
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000800 : 80410113
  op1     : 00000000000027fc
  op2     : fffffffffffff804
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 00000000000027fc/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1182
IF ------
     pc : 0000000000000824
 is req : 0
 pc req : 0000000000000820
ID ------
  0000000000000808 : 00111323
  itype : 000100
  imm   : 0000000000000006
EX -----
  0000000000000804 : 11200093
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000800 : 80410113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1183
IF ------
     pc : 0000000000000824
 is req : 0
 pc req : 0000000000000820
ID ------
  000000000000080c : 00615703
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000808 : 00111323
  op1     : 00000000000027fc
  op2     : 0000000000000006
  alu     : 0000000000002802
  rs1/rs2 : 2/1
  reg1/reg2 : 00000000000027fc/0000000000001122
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000804 : 11200093
	mem stall : 0
	mem rdata : 0000000000000041
WB ----
  0000000000000800 : 80410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1184
IF ------
     pc : 0000000000000824
 is req : 0
 pc req : 0000000000000820
ID ------
  000000000000080c : 00615703
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000808 : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000001122
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000804 : 11200093
  reg[ 1] <= 0000000000000112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1185
IF ------
     pc : 0000000000000824
 is req : 0
 pc req : 0000000000000820
ID ------
  000000000000080c : 00615703
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000808 : 00111323
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1186
IF ------
     pc : 0000000000000824
 is req : 0
 pc req : 0000000000000820
ID ------
  0000000000000810 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000080c : 00615703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000808 : 00111323
	mem stall : 1
	mem rdata : 0000000000000110
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1187
IF ------
     pc : 0000000000000828
 is req : 1
 pc req : 0000000000000824
ID ------
  0000000000000810 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000080c : 00615703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000808 : 00111323
	mem stall : 1
	mem rdata : 0000000000000110
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1188
IF ------
     pc : 0000000000000828
 is req : 0
 pc req : 0000000000000824
ID ------
  0000000000000810 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000080c : 00615703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000808 : 00111323
	mem stall : 1
	mem rdata : 0000000000000112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1189
IF ------
     pc : 0000000000000828
 is req : 0
 pc req : 0000000000000824
ID ------
  0000000000000810 : 11200393
  itype : 000010
  imm   : 0000000000000112
EX -----
  000000000000080c : 00615703
  op1     : 0000000000002000
  op2     : 0000000000000006
  alu     : 0000000000002006
  rs1/rs2 : 2/6
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000808 : 00111323
	mem stall : 0
	mem rdata : 0000000000000112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  6
exs_rs1_addr =  2
compare = 0
check_start

#                 1190
IF ------
     pc : 0000000000000828
 is req : 0
 pc req : 0000000000000824
ID ------
  0000000000000814 : 42771663
  itype : 001000
  imm   : 000000000000042c
EX -----
  0000000000000810 : 11200393
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000080c : 00615703
	mem stall : 1
	mem rdata : 0000000000000081
WB ----
  0000000000000808 : 00111323
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1191
IF ------
     pc : 000000000000082c
 is req : 1
 pc req : 0000000000000828
ID ------
  0000000000000814 : 42771663
  itype : 001000
  imm   : 000000000000042c
EX -----
  0000000000000810 : 11200393
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000080c : 00615703
	mem stall : 1
	mem rdata : 0000000000000081
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1192
IF ------
     pc : 000000000000082c
 is req : 0
 pc req : 0000000000000828
ID ------
  0000000000000814 : 42771663
  itype : 001000
  imm   : 000000000000042c
EX -----
  0000000000000810 : 11200393
  op1     : 0000000000000000
  op2     : 0000000000000112
  alu     : 0000000000000112
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000080c : 00615703
	mem stall : 0
	mem rdata : 0000000000000112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1193
IF ------
     pc : 0000000000000830
 is req : 1
 pc req : 000000000000082c
ID ------
  0000000000000818 : 03000193
  itype : 000010
  imm   : 0000000000000030
EX -----
  0000000000000814 : 42771663
  op1     : 0000000000001122
  op2     : 0000000000001122
  alu     : 0000000000002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000001122/0000000000001122
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000810 : 11200393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
  000000000000080c : 00615703
  reg[14] <= 0000000000000112
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1194
IF ------
     pc : 0000000000000834
 is req : 1
 pc req : 0000000000000830
ID ------
  0000000000000818 : 03000193
  itype : 000010
  imm   : 0000000000000030
EX -----
  0000000000000814 : 42771663
  op1     : 0000000000000112
  op2     : 0000000000001122
  alu     : 0000000000001234
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000112/0000000000001122
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000810 : 11200393
  reg[ 7] <= 0000000000000112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1195
IF ------
     pc : 0000000000000838
 is req : 1
 pc req : 0000000000000834
ID ------
  0000000000000818 : 03000193
  itype : 000010
  imm   : 0000000000000030
EX -----
  0000000000000814 : 42771663
  op1     : 0000000000000112
  op2     : 0000000000000112
  alu     : 0000000000000224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000112/0000000000000112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1196
IF ------
     pc : 0000000000000838
 is req : 0
 pc req : 0000000000000834
ID ------
  000000000000081c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000818 : 03000193
  op1     : 0000000000000000
  op2     : 0000000000000030
  alu     : 0000000000000030
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000814 : 42771663
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1197
IF ------
     pc : 0000000000000838
 is req : 0
 pc req : 0000000000000834
ID ------
  0000000000000820 : 7e410113
  itype : 000010
  imm   : 00000000000007e4
EX -----
  000000000000081c : 00001117
  op1     : 000000000000081c
  op2     : 0000000000001000
  alu     : 000000000000181c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000818 : 03000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000814 : 42771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1198
IF ------
     pc : 0000000000000838
 is req : 0
 pc req : 0000000000000834
ID ------
  0000000000000824 : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000820 : 7e410113
  op1     : 0000000000002000
  op2     : 00000000000007e4
  alu     : 00000000000027e4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000081c : 00001117
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  0000000000000818 : 03000193
  reg[ 3] <= 0000000000000030
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1199
IF ------
     pc : 000000000000083c
 is req : 1
 pc req : 0000000000000838
ID ------
  0000000000000824 : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000820 : 7e410113
  op1     : 0000000000002000
  op2     : 00000000000007e4
  alu     : 00000000000027e4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000081c : 00001117
  reg[ 2] <= 000000000000181c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1200
IF ------
     pc : 0000000000000840
 is req : 1
 pc req : 000000000000083c
ID ------
  0000000000000824 : 01100093
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000820 : 7e410113
  op1     : 000000000000181c
  op2     : 00000000000007e4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000181c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1201
IF ------
     pc : 0000000000000844
 is req : 1
 pc req : 0000000000000840
ID ------
  0000000000000828 : 00111423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000824 : 01100093
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000820 : 7e410113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1202
IF ------
     pc : 0000000000000848
 is req : 1
 pc req : 0000000000000844
ID ------
  000000000000082c : 00815703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000828 : 00111423
  op1     : 000000000000181c
  op2     : 0000000000000008
  alu     : 0000000000001824
  rs1/rs2 : 2/1
  reg1/reg2 : 000000000000181c/0000000000000112
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000824 : 01100093
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000820 : 7e410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1203
IF ------
     pc : 000000000000084c
 is req : 1
 pc req : 0000000000000848
ID ------
  000000000000082c : 00815703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000828 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000112
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000824 : 01100093
  reg[ 1] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1204
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  000000000000082c : 00815703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000828 : 00111423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1205
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000830 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000082c : 00815703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000828 : 00111423
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1206
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000830 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000082c : 00815703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000828 : 00111423
	mem stall : 1
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1207
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000830 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000082c : 00815703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000828 : 00111423
	mem stall : 1
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1208
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000830 : 01100393
  itype : 000010
  imm   : 0000000000000011
EX -----
  000000000000082c : 00815703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000828 : 00111423
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1209
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000834 : 40771663
  itype : 001000
  imm   : 000000000000040c
EX -----
  0000000000000830 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000082c : 00815703
	mem stall : 1
	mem rdata : 000000000000809b
WB ----
  0000000000000828 : 00111423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1210
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000834 : 40771663
  itype : 001000
  imm   : 000000000000040c
EX -----
  0000000000000830 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000082c : 00815703
	mem stall : 1
	mem rdata : 000000000000809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1211
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000834 : 40771663
  itype : 001000
  imm   : 000000000000040c
EX -----
  0000000000000830 : 01100393
  op1     : 0000000000000000
  op2     : 0000000000000011
  alu     : 0000000000000011
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000082c : 00815703
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1212
IF ------
     pc : 000000000000084c
 is req : 0
 pc req : 0000000000000848
ID ------
  0000000000000838 : 03100193
  itype : 000010
  imm   : 0000000000000031
EX -----
  0000000000000834 : 40771663
  op1     : 0000000000000112
  op2     : 0000000000000112
  alu     : 0000000000000224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000112/0000000000000112
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000830 : 01100393
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
  000000000000082c : 00815703
  reg[14] <= 0000000000000011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1213
IF ------
     pc : 0000000000000850
 is req : 1
 pc req : 000000000000084c
ID ------
  0000000000000838 : 03100193
  itype : 000010
  imm   : 0000000000000031
EX -----
  0000000000000834 : 40771663
  op1     : 0000000000000011
  op2     : 0000000000000112
  alu     : 0000000000000123
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000112
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000830 : 01100393
  reg[ 7] <= 0000000000000011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1214
IF ------
     pc : 0000000000000854
 is req : 1
 pc req : 0000000000000850
ID ------
  0000000000000838 : 03100193
  itype : 000010
  imm   : 0000000000000031
EX -----
  0000000000000834 : 40771663
  op1     : 0000000000000011
  op2     : 0000000000000011
  alu     : 0000000000000022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1215
IF ------
     pc : 0000000000000858
 is req : 1
 pc req : 0000000000000854
ID ------
  000000000000083c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000838 : 03100193
  op1     : 0000000000000000
  op2     : 0000000000000031
  alu     : 0000000000000031
  rs1/rs2 : 0/17
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000834 : 40771663
	mem stall : 0
	mem rdata : 00000000000000a1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1216
IF ------
     pc : 000000000000085c
 is req : 1
 pc req : 0000000000000858
ID ------
  0000000000000840 : 7c410113
  itype : 000010
  imm   : 00000000000007c4
EX -----
  000000000000083c : 00001117
  op1     : 000000000000083c
  op2     : 0000000000001000
  alu     : 000000000000183c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000838 : 03100193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  0000000000000834 : 40771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1217
IF ------
     pc : 0000000000000860
 is req : 1
 pc req : 000000000000085c
ID ------
  0000000000000844 : 000030b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000840 : 7c410113
  op1     : 0000000000002000
  op2     : 00000000000007c4
  alu     : 00000000000027c4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000083c : 00001117
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  0000000000000838 : 03100193
  reg[ 3] <= 0000000000000031
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1218
IF ------
     pc : 0000000000000864
 is req : 1
 pc req : 0000000000000860
ID ------
  0000000000000844 : 000030b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000840 : 7c410113
  op1     : 0000000000002000
  op2     : 00000000000007c4
  alu     : 00000000000027c4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000083c : 00001117
  reg[ 2] <= 000000000000183c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1219
IF ------
     pc : 0000000000000864
 is req : 0
 pc req : 0000000000000860
ID ------
  0000000000000844 : 000030b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000840 : 7c410113
  op1     : 000000000000183c
  op2     : 00000000000007c4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000183c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1220
IF ------
     pc : 0000000000000864
 is req : 0
 pc req : 0000000000000860
ID ------
  0000000000000848 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000844 : 000030b7
  op1     : 0000000000000844
  op2     : 0000000000003000
  alu     : 0000000000003844
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000840 : 7c410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1221
IF ------
     pc : 0000000000000864
 is req : 0
 pc req : 0000000000000860
ID ------
  000000000000084c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000848 : 0010809b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000844 : 000030b7
	mem stall : 0
	mem rdata : 0000111703200193
WB ----
  0000000000000840 : 7c410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1222
IF ------
     pc : 0000000000000864
 is req : 0
 pc req : 0000000000000860
ID ------
  000000000000084c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000848 : 0010809b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000000011/0000000000000011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000844 : 000030b7
  reg[ 1] <= 0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1223
IF ------
     pc : 0000000000000864
 is req : 0
 pc req : 0000000000000860
ID ------
  000000000000084c : 00111523
  itype : 000100
  imm   : 000000000000000a
EX -----
  0000000000000848 : 0010809b
  op1     : 0000000000003000
  op2     : 0000000000000001
  alu     : 0000000000003001
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000000003000/0000000000003000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1224
IF ------
     pc : 0000000000000864
 is req : 0
 pc req : 0000000000000860
ID ------
  0000000000000850 : 00a15703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000084c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000003000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000848 : 0010809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1225
IF ------
     pc : 0000000000000868
 is req : 1
 pc req : 0000000000000864
ID ------
  0000000000000850 : 00a15703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000084c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000003000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000848 : 0010809b
  reg[ 1] <= 0000000000003001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1226
IF ------
     pc : 000000000000086c
 is req : 1
 pc req : 0000000000000868
ID ------
  0000000000000850 : 00a15703
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000084c : 00111523
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000003001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1227
IF ------
     pc : 0000000000000870
 is req : 1
 pc req : 000000000000086c
ID ------
  0000000000000854 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000850 : 00a15703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000084c : 00111523
	mem stall : 1
	mem rdata : 00000000000079c1
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1228
IF ------
     pc : 0000000000000874
 is req : 1
 pc req : 0000000000000870
ID ------
  0000000000000854 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000850 : 00a15703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000084c : 00111523
	mem stall : 1
	mem rdata : ffffffffffffcd10
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1229
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  0000000000000854 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000850 : 00a15703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000084c : 00111523
	mem stall : 1
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1230
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  0000000000000854 : 000033b7
  itype : 010000
  imm   : 0000000000003000
EX -----
  0000000000000850 : 00a15703
  op1     : 0000000000002000
  op2     : 000000000000000a
  alu     : 000000000000200a
  rs1/rs2 : 2/10
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000084c : 00111523
	mem stall : 0
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 10
exs_rs1_addr =  2
compare = 0
check_start

#                 1231
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  0000000000000858 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000854 : 000033b7
  op1     : 0000000000000854
  op2     : 0000000000003000
  alu     : 0000000000003854
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000850 : 00a15703
	mem stall : 1
	mem rdata : 000000000000cd10
WB ----
  000000000000084c : 00111523
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1232
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  0000000000000858 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000854 : 000033b7
  op1     : 0000000000000854
  op2     : 0000000000003000
  alu     : 0000000000003854
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000850 : 00a15703
	mem stall : 1
	mem rdata : 000000000000cd10
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1233
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  0000000000000858 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000854 : 000033b7
  op1     : 0000000000000854
  op2     : 0000000000003000
  alu     : 0000000000003854
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000850 : 00a15703
	mem stall : 0
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1234
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  000000000000085c : 3e771263
  itype : 001000
  imm   : 00000000000003e4
EX -----
  0000000000000858 : 0013839b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000000000011/0000000000003001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000854 : 000033b7
	mem stall : 0
	mem rdata : 00d09093cd10809b
WB ----
  0000000000000850 : 00a15703
  reg[14] <= 0000000000003001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1235
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  000000000000085c : 3e771263
  itype : 001000
  imm   : 00000000000003e4
EX -----
  0000000000000858 : 0013839b
  op1     : 0000000000000011
  op2     : 0000000000000001
  alu     : 0000000000000012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000000000011/0000000000003001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000854 : 000033b7
  reg[ 7] <= 0000000000003000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1236
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  000000000000085c : 3e771263
  itype : 001000
  imm   : 00000000000003e4
EX -----
  0000000000000858 : 0013839b
  op1     : 0000000000003000
  op2     : 0000000000000001
  alu     : 0000000000003001
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000000003000/0000000000003001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1237
IF ------
     pc : 0000000000000874
 is req : 0
 pc req : 0000000000000870
ID ------
  0000000000000860 : 03200193
  itype : 000010
  imm   : 0000000000000032
EX -----
  000000000000085c : 3e771263
  op1     : 0000000000003001
  op2     : 0000000000003000
  alu     : 0000000000006001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000003001/0000000000003000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000858 : 0013839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1238
IF ------
     pc : 0000000000000878
 is req : 1
 pc req : 0000000000000874
ID ------
  0000000000000860 : 03200193
  itype : 000010
  imm   : 0000000000000032
EX -----
  000000000000085c : 3e771263
  op1     : 0000000000003001
  op2     : 0000000000003000
  alu     : 0000000000006001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000003001/0000000000003000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000858 : 0013839b
  reg[ 7] <= 0000000000003001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1239
IF ------
     pc : 000000000000087c
 is req : 1
 pc req : 0000000000000878
ID ------
  0000000000000860 : 03200193
  itype : 000010
  imm   : 0000000000000032
EX -----
  000000000000085c : 3e771263
  op1     : 0000000000003001
  op2     : 0000000000003001
  alu     : 0000000000006002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000003001/0000000000003001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1240
IF ------
     pc : 0000000000000880
 is req : 1
 pc req : 000000000000087c
ID ------
  0000000000000864 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000860 : 03200193
  op1     : 0000000000000000
  op2     : 0000000000000032
  alu     : 0000000000000032
  rs1/rs2 : 0/18
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000085c : 3e771263
	mem stall : 0
	mem rdata : 0000000000002ab0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1241
IF ------
     pc : 0000000000000884
 is req : 1
 pc req : 0000000000000880
ID ------
  0000000000000868 : 79c10113
  itype : 000010
  imm   : 000000000000079c
EX -----
  0000000000000864 : 00001117
  op1     : 0000000000000864
  op2     : 0000000000001000
  alu     : 0000000000001864
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000860 : 03200193
	mem stall : 0
	mem rdata : 0000000000000070
WB ----
  000000000000085c : 3e771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1242
IF ------
     pc : 0000000000000888
 is req : 1
 pc req : 0000000000000884
ID ------
  000000000000086c : 044890b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000868 : 79c10113
  op1     : 0000000000002000
  op2     : 000000000000079c
  alu     : 000000000000279c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000864 : 00001117
	mem stall : 0
	mem rdata : 0000000000003023
WB ----
  0000000000000860 : 03200193
  reg[ 3] <= 0000000000000032
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1243
IF ------
     pc : 000000000000088c
 is req : 1
 pc req : 0000000000000888
ID ------
  000000000000086c : 044890b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000868 : 79c10113
  op1     : 0000000000002000
  op2     : 000000000000079c
  alu     : 000000000000279c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000864 : 00001117
  reg[ 2] <= 0000000000001864
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1244
IF ------
     pc : 000000000000088c
 is req : 0
 pc req : 0000000000000888
ID ------
  000000000000086c : 044890b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000868 : 79c10113
  op1     : 0000000000001864
  op2     : 000000000000079c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001864/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1245
IF ------
     pc : 000000000000088c
 is req : 0
 pc req : 0000000000000888
ID ------
  0000000000000870 : cd10809b
  itype : 000010
  imm   : fffffffffffffcd1
EX -----
  000000000000086c : 044890b7
  op1     : 000000000000086c
  op2     : 0000000004489000
  alu     : 000000000448986c
  rs1/rs2 : 17/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000868 : 79c10113
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 17
compare = 0
check_start

#                 1246
IF ------
     pc : 000000000000088c
 is req : 0
 pc req : 0000000000000888
ID ------
  0000000000000874 : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000870 : cd10809b
  op1     : 0000000000003001
  op2     : fffffffffffffcd1
  alu     : 0000000000002cd2
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000086c : 044890b7
	mem stall : 0
	mem rdata : ffffffffffff93b7
WB ----
  0000000000000868 : 79c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1247
IF ------
     pc : 000000000000088c
 is req : 0
 pc req : 0000000000000888
ID ------
  0000000000000874 : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000870 : cd10809b
  op1     : 0000000000003001
  op2     : fffffffffffffcd1
  alu     : 0000000000002cd2
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000086c : 044890b7
  reg[ 1] <= 0000000004489000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1248
IF ------
     pc : 000000000000088c
 is req : 0
 pc req : 0000000000000888
ID ------
  0000000000000874 : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000870 : cd10809b
  op1     : 0000000004489000
  op2     : fffffffffffffcd1
  alu     : 0000000004488cd1
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000004489000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1249
IF ------
     pc : 000000000000088c
 is req : 0
 pc req : 0000000000000888
ID ------
  0000000000000878 : 2ab08093
  itype : 000010
  imm   : 00000000000002ab
EX -----
  0000000000000874 : 00d09093
  op1     : 0000000004489000
  op2     : 000000000000000d
  alu     : 0000008912000000
  rs1/rs2 : 1/13
  reg1/reg2 : 0000000004489000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000870 : cd10809b
	mem stall : 0
	mem rdata : 0000000000000037
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1250
IF ------
     pc : 0000000000000890
 is req : 1
 pc req : 000000000000088c
ID ------
  0000000000000878 : 2ab08093
  itype : 000010
  imm   : 00000000000002ab
EX -----
  0000000000000874 : 00d09093
  op1     : 0000000004489000
  op2     : 000000000000000d
  alu     : 0000008912000000
  rs1/rs2 : 1/13
  reg1/reg2 : 0000000004489000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000870 : cd10809b
  reg[ 1] <= 0000000004488cd1
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1251
IF ------
     pc : 0000000000000894
 is req : 1
 pc req : 0000000000000890
ID ------
  0000000000000878 : 2ab08093
  itype : 000010
  imm   : 00000000000002ab
EX -----
  0000000000000874 : 00d09093
  op1     : 0000000004488cd1
  op2     : 000000000000000d
  alu     : 00000089119a2000
  rs1/rs2 : 1/13
  reg1/reg2 : 0000000004488cd1/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1252
IF ------
     pc : 0000000000000898
 is req : 1
 pc req : 0000000000000894
ID ------
  000000000000087c : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000878 : 2ab08093
  op1     : 0000000004488cd1
  op2     : 00000000000002ab
  alu     : 0000000004488f7c
  rs1/rs2 : 1/11
  reg1/reg2 : 0000000004488cd1/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000874 : 00d09093
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1253
IF ------
     pc : 000000000000089c
 is req : 1
 pc req : 0000000000000898
ID ------
  000000000000087c : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000878 : 2ab08093
  op1     : 0000000004488cd1
  op2     : 00000000000002ab
  alu     : 0000000004488f7c
  rs1/rs2 : 1/11
  reg1/reg2 : 0000000004488cd1/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000874 : 00d09093
  reg[ 1] <= 00000089119a2000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1254
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  000000000000087c : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000878 : 2ab08093
  op1     : 00000089119a2000
  op2     : 00000000000002ab
  alu     : 00000089119a22ab
  rs1/rs2 : 1/11
  reg1/reg2 : 00000089119a2000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1255
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000880 : 67708093
  itype : 000010
  imm   : 0000000000000677
EX -----
  000000000000087c : 00d09093
  op1     : 00000089119a2000
  op2     : 000000000000000d
  alu     : 0011223344000000
  rs1/rs2 : 1/13
  reg1/reg2 : 00000089119a2000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000878 : 2ab08093
	mem stall : 0
	mem rdata : 000000000000002a
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1256
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000880 : 67708093
  itype : 000010
  imm   : 0000000000000677
EX -----
  000000000000087c : 00d09093
  op1     : 00000089119a2000
  op2     : 000000000000000d
  alu     : 0011223344000000
  rs1/rs2 : 1/13
  reg1/reg2 : 00000089119a2000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000878 : 2ab08093
  reg[ 1] <= 00000089119a22ab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1257
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000880 : 67708093
  itype : 000010
  imm   : 0000000000000677
EX -----
  000000000000087c : 00d09093
  op1     : 00000089119a22ab
  op2     : 000000000000000d
  alu     : 0011223344556000
  rs1/rs2 : 1/13
  reg1/reg2 : 00000089119a22ab/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1258
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000884 : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000880 : 67708093
  op1     : 00000089119a22ab
  op2     : 0000000000000677
  alu     : 00000089119a2922
  rs1/rs2 : 1/23
  reg1/reg2 : 00000089119a22ab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000087c : 00d09093
	mem stall : 0
	mem rdata : ffffffffffff8393
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1259
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000884 : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000880 : 67708093
  op1     : 00000089119a22ab
  op2     : 0000000000000677
  alu     : 00000089119a2922
  rs1/rs2 : 1/23
  reg1/reg2 : 00000089119a22ab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000087c : 00d09093
  reg[ 1] <= 0011223344556000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1260
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000884 : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000880 : 67708093
  op1     : 0011223344556000
  op2     : 0000000000000677
  alu     : 0011223344556677
  rs1/rs2 : 1/23
  reg1/reg2 : 0011223344556000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1261
IF ------
     pc : 000000000000089c
 is req : 0
 pc req : 0000000000000898
ID ------
  0000000000000888 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000884 : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0011223344556000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000880 : 67708093
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1262
IF ------
     pc : 00000000000008a0
 is req : 1
 pc req : 000000000000089c
ID ------
  0000000000000888 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000884 : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0011223344556000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000880 : 67708093
  reg[ 1] <= 0011223344556677
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1263
IF ------
     pc : 00000000000008a4
 is req : 1
 pc req : 00000000000008a0
ID ------
  0000000000000888 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000884 : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0011223344556677
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1264
IF ------
     pc : 00000000000008a8
 is req : 1
 pc req : 00000000000008a4
ID ------
  000000000000088c : 044893b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000888 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000884 : 00113023
	mem stall : 1
	mem rdata : 38771e6367738393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1265
IF ------
     pc : 00000000000008ac
 is req : 1
 pc req : 00000000000008a8
ID ------
  000000000000088c : 044893b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000888 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000884 : 00113023
	mem stall : 1
	mem rdata : 0000111703300193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1266
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  000000000000088c : 044893b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000888 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000884 : 00113023
	mem stall : 1
	mem rdata : 0112112212232233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1267
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  000000000000088c : 044893b7
  itype : 010000
  imm   : 0000000004489000
EX -----
  0000000000000888 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000884 : 00113023
	mem stall : 0
	mem rdata : 0112112212232233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1268
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000890 : cd13839b
  itype : 000010
  imm   : fffffffffffffcd1
EX -----
  000000000000088c : 044893b7
  op1     : 000000000000088c
  op2     : 0000000004489000
  alu     : 000000000448988c
  rs1/rs2 : 17/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000888 : 00013703
	mem stall : 1
	mem rdata : 0000111703300193
WB ----
  0000000000000884 : 00113023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 17
compare = 0
check_start

#                 1269
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000890 : cd13839b
  itype : 000010
  imm   : fffffffffffffcd1
EX -----
  000000000000088c : 044893b7
  op1     : 000000000000088c
  op2     : 0000000004489000
  alu     : 000000000448988c
  rs1/rs2 : 17/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000888 : 00013703
	mem stall : 1
	mem rdata : 0000111703300193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 17
compare = 0
check_start

#                 1270
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000890 : cd13839b
  itype : 000010
  imm   : fffffffffffffcd1
EX -----
  000000000000088c : 044893b7
  op1     : 000000000000088c
  op2     : 0000000004489000
  alu     : 000000000448988c
  rs1/rs2 : 17/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000888 : 00013703
	mem stall : 0
	mem rdata : 0011223344556677
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 17
compare = 0
check_start

#                 1271
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000894 : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000890 : cd13839b
  op1     : 0000000000003001
  op2     : fffffffffffffcd1
  alu     : 0000000000002cd2
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000088c : 044893b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  0000000000000888 : 00013703
  reg[14] <= 0011223344556677
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1272
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000894 : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000890 : cd13839b
  op1     : 0000000000003001
  op2     : fffffffffffffcd1
  alu     : 0000000000002cd2
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000000003001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000088c : 044893b7
  reg[ 7] <= 0000000004489000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1273
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000894 : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000890 : cd13839b
  op1     : 0000000004489000
  op2     : fffffffffffffcd1
  alu     : 0000000004488cd1
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000004489000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1274
IF ------
     pc : 00000000000008ac
 is req : 0
 pc req : 00000000000008a8
ID ------
  0000000000000898 : 2ab38393
  itype : 000010
  imm   : 00000000000002ab
EX -----
  0000000000000894 : 00d39393
  op1     : 0000000004489000
  op2     : 000000000000000d
  alu     : 0000008912000000
  rs1/rs2 : 7/13
  reg1/reg2 : 0000000004489000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000890 : cd13839b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1275
IF ------
     pc : 00000000000008b0
 is req : 1
 pc req : 00000000000008ac
ID ------
  0000000000000898 : 2ab38393
  itype : 000010
  imm   : 00000000000002ab
EX -----
  0000000000000894 : 00d39393
  op1     : 0000000004489000
  op2     : 000000000000000d
  alu     : 0000008912000000
  rs1/rs2 : 7/13
  reg1/reg2 : 0000000004489000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000890 : cd13839b
  reg[ 7] <= 0000000004488cd1
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1276
IF ------
     pc : 00000000000008b4
 is req : 1
 pc req : 00000000000008b0
ID ------
  0000000000000898 : 2ab38393
  itype : 000010
  imm   : 00000000000002ab
EX -----
  0000000000000894 : 00d39393
  op1     : 0000000004488cd1
  op2     : 000000000000000d
  alu     : 00000089119a2000
  rs1/rs2 : 7/13
  reg1/reg2 : 0000000004488cd1/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1277
IF ------
     pc : 00000000000008b8
 is req : 1
 pc req : 00000000000008b4
ID ------
  000000000000089c : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000898 : 2ab38393
  op1     : 0000000004488cd1
  op2     : 00000000000002ab
  alu     : 0000000004488f7c
  rs1/rs2 : 7/11
  reg1/reg2 : 0000000004488cd1/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000894 : 00d39393
	mem stall : 0
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1278
IF ------
     pc : 00000000000008bc
 is req : 1
 pc req : 00000000000008b8
ID ------
  000000000000089c : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000898 : 2ab38393
  op1     : 0000000004488cd1
  op2     : 00000000000002ab
  alu     : 0000000004488f7c
  rs1/rs2 : 7/11
  reg1/reg2 : 0000000004488cd1/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000894 : 00d39393
  reg[ 7] <= 00000089119a2000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1279
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  000000000000089c : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000898 : 2ab38393
  op1     : 00000089119a2000
  op2     : 00000000000002ab
  alu     : 00000089119a22ab
  rs1/rs2 : 7/11
  reg1/reg2 : 00000089119a2000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1280
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a0 : 67738393
  itype : 000010
  imm   : 0000000000000677
EX -----
  000000000000089c : 00d39393
  op1     : 00000089119a2000
  op2     : 000000000000000d
  alu     : 0011223344000000
  rs1/rs2 : 7/13
  reg1/reg2 : 00000089119a2000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000898 : 2ab38393
	mem stall : 0
	mem rdata : ffffffffffffff8c
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1281
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a0 : 67738393
  itype : 000010
  imm   : 0000000000000677
EX -----
  000000000000089c : 00d39393
  op1     : 00000089119a2000
  op2     : 000000000000000d
  alu     : 0011223344000000
  rs1/rs2 : 7/13
  reg1/reg2 : 00000089119a2000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000898 : 2ab38393
  reg[ 7] <= 00000089119a22ab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1282
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a0 : 67738393
  itype : 000010
  imm   : 0000000000000677
EX -----
  000000000000089c : 00d39393
  op1     : 00000089119a22ab
  op2     : 000000000000000d
  alu     : 0011223344556000
  rs1/rs2 : 7/13
  reg1/reg2 : 00000089119a22ab/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1283
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a4 : 38771e63
  itype : 001000
  imm   : 000000000000039c
EX -----
  00000000000008a0 : 67738393
  op1     : 00000089119a22ab
  op2     : 0000000000000677
  alu     : 00000089119a2922
  rs1/rs2 : 7/23
  reg1/reg2 : 00000089119a22ab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000089c : 00d39393
	mem stall : 0
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1284
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a4 : 38771e63
  itype : 001000
  imm   : 000000000000039c
EX -----
  00000000000008a0 : 67738393
  op1     : 00000089119a22ab
  op2     : 0000000000000677
  alu     : 00000089119a2922
  rs1/rs2 : 7/23
  reg1/reg2 : 00000089119a22ab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000089c : 00d39393
  reg[ 7] <= 0011223344556000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1285
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a4 : 38771e63
  itype : 001000
  imm   : 000000000000039c
EX -----
  00000000000008a0 : 67738393
  op1     : 0011223344556000
  op2     : 0000000000000677
  alu     : 0011223344556677
  rs1/rs2 : 7/23
  reg1/reg2 : 0011223344556000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1286
IF ------
     pc : 00000000000008bc
 is req : 0
 pc req : 00000000000008b8
ID ------
  00000000000008a8 : 03300193
  itype : 000010
  imm   : 0000000000000033
EX -----
  00000000000008a4 : 38771e63
  op1     : 0011223344556677
  op2     : 0011223344556000
  alu     : 0022446688aac677
  rs1/rs2 : 14/7
  reg1/reg2 : 0011223344556677/0011223344556000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000008a0 : 67738393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1287
IF ------
     pc : 00000000000008c0
 is req : 1
 pc req : 00000000000008bc
ID ------
  00000000000008a8 : 03300193
  itype : 000010
  imm   : 0000000000000033
EX -----
  00000000000008a4 : 38771e63
  op1     : 0011223344556677
  op2     : 0011223344556000
  alu     : 0022446688aac677
  rs1/rs2 : 14/7
  reg1/reg2 : 0011223344556677/0011223344556000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000008a0 : 67738393
  reg[ 7] <= 0011223344556677
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1288
IF ------
     pc : 00000000000008c4
 is req : 1
 pc req : 00000000000008c0
ID ------
  00000000000008a8 : 03300193
  itype : 000010
  imm   : 0000000000000033
EX -----
  00000000000008a4 : 38771e63
  op1     : 0011223344556677
  op2     : 0011223344556677
  alu     : 0022446688aaccee
  rs1/rs2 : 14/7
  reg1/reg2 : 0011223344556677/0011223344556677
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1289
IF ------
     pc : 00000000000008c8
 is req : 1
 pc req : 00000000000008c4
ID ------
  00000000000008ac : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000008a8 : 03300193
  op1     : 0000000000000000
  op2     : 0000000000000033
  alu     : 0000000000000033
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000008a4 : 38771e63
	mem stall : 0
	mem rdata : 00000000000000c0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1290
IF ------
     pc : 00000000000008cc
 is req : 1
 pc req : 00000000000008c8
ID ------
  00000000000008b0 : 75410113
  itype : 000010
  imm   : 0000000000000754
EX -----
  00000000000008ac : 00001117
  op1     : 00000000000008ac
  op2     : 0000000000001000
  alu     : 00000000000018ac
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000008a8 : 03300193
	mem stall : 0
	mem rdata : 0000000000000066
WB ----
  00000000000008a4 : 38771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1291
IF ------
     pc : 00000000000008d0
 is req : 1
 pc req : 00000000000008cc
ID ------
  00000000000008b4 : 004490b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008b0 : 75410113
  op1     : 0000000000002000
  op2     : 0000000000000754
  alu     : 0000000000002754
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008ac : 00001117
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
  00000000000008a8 : 03300193
  reg[ 3] <= 0000000000000033
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1292
IF ------
     pc : 00000000000008d4
 is req : 1
 pc req : 00000000000008d0
ID ------
  00000000000008b4 : 004490b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008b0 : 75410113
  op1     : 0000000000002000
  op2     : 0000000000000754
  alu     : 0000000000002754
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008ac : 00001117
  reg[ 2] <= 00000000000018ac
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1293
IF ------
     pc : 00000000000008d4
 is req : 0
 pc req : 00000000000008d0
ID ------
  00000000000008b4 : 004490b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008b0 : 75410113
  op1     : 00000000000018ac
  op2     : 0000000000000754
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 00000000000018ac/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1294
IF ------
     pc : 00000000000008d4
 is req : 0
 pc req : 00000000000008d0
ID ------
  00000000000008b8 : 8cd0809b
  itype : 000010
  imm   : fffffffffffff8cd
EX -----
  00000000000008b4 : 004490b7
  op1     : 00000000000008b4
  op2     : 0000000000449000
  alu     : 00000000004498b4
  rs1/rs2 : 9/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000008b0 : 75410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  9
compare = 0
check_start

#                 1295
IF ------
     pc : 00000000000008d4
 is req : 0
 pc req : 00000000000008d0
ID ------
  00000000000008bc : 00e09093
  itype : 000010
  imm   : 000000000000000e
EX -----
  00000000000008b8 : 8cd0809b
  op1     : 0011223344556677
  op2     : fffffffffffff8cd
  alu     : 0000000044555f44
  rs1/rs2 : 1/13
  reg1/reg2 : 0011223344556677/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008b4 : 004490b7
	mem stall : 0
	mem rdata : 0000000000003423
WB ----
  00000000000008b0 : 75410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1296
IF ------
     pc : 00000000000008d4
 is req : 0
 pc req : 00000000000008d0
ID ------
  00000000000008bc : 00e09093
  itype : 000010
  imm   : 000000000000000e
EX -----
  00000000000008b8 : 8cd0809b
  op1     : 0011223344556677
  op2     : fffffffffffff8cd
  alu     : 0000000044555f44
  rs1/rs2 : 1/13
  reg1/reg2 : 0011223344556677/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008b4 : 004490b7
  reg[ 1] <= 0000000000449000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1297
IF ------
     pc : 00000000000008d4
 is req : 0
 pc req : 00000000000008d0
ID ------
  00000000000008bc : 00e09093
  itype : 000010
  imm   : 000000000000000e
EX -----
  00000000000008b8 : 8cd0809b
  op1     : 0000000000449000
  op2     : fffffffffffff8cd
  alu     : 00000000004488cd
  rs1/rs2 : 1/13
  reg1/reg2 : 0000000000449000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1298
IF ------
     pc : 00000000000008d4
 is req : 0
 pc req : 00000000000008d0
ID ------
  00000000000008c0 : 45508093
  itype : 000010
  imm   : 0000000000000455
EX -----
  00000000000008bc : 00e09093
  op1     : 0000000000449000
  op2     : 000000000000000e
  alu     : 0000001124000000
  rs1/rs2 : 1/14
  reg1/reg2 : 0000000000449000/0011223344556677
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008b8 : 8cd0809b
	mem stall : 0
	mem rdata : 0000000000000034
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1299
IF ------
     pc : 00000000000008d8
 is req : 1
 pc req : 00000000000008d4
ID ------
  00000000000008c0 : 45508093
  itype : 000010
  imm   : 0000000000000455
EX -----
  00000000000008bc : 00e09093
  op1     : 0000000000449000
  op2     : 000000000000000e
  alu     : 0000001124000000
  rs1/rs2 : 1/14
  reg1/reg2 : 0000000000449000/0011223344556677
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008b8 : 8cd0809b
  reg[ 1] <= 00000000004488cd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1300
IF ------
     pc : 00000000000008dc
 is req : 1
 pc req : 00000000000008d8
ID ------
  00000000000008c0 : 45508093
  itype : 000010
  imm   : 0000000000000455
EX -----
  00000000000008bc : 00e09093
  op1     : 00000000004488cd
  op2     : 000000000000000e
  alu     : 0000001122334000
  rs1/rs2 : 1/14
  reg1/reg2 : 00000000004488cd/0011223344556677
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1301
IF ------
     pc : 00000000000008e0
 is req : 1
 pc req : 00000000000008dc
ID ------
  00000000000008c4 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008c0 : 45508093
  op1     : 00000000004488cd
  op2     : 0000000000000455
  alu     : 0000000000448d22
  rs1/rs2 : 1/21
  reg1/reg2 : 00000000004488cd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008bc : 00e09093
	mem stall : 0
	mem rdata : 0000000000003703
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1302
IF ------
     pc : 00000000000008e4
 is req : 1
 pc req : 00000000000008e0
ID ------
  00000000000008c4 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008c0 : 45508093
  op1     : 00000000004488cd
  op2     : 0000000000000455
  alu     : 0000000000448d22
  rs1/rs2 : 1/21
  reg1/reg2 : 00000000004488cd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008bc : 00e09093
  reg[ 1] <= 0000001122334000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1303
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008c4 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008c0 : 45508093
  op1     : 0000001122334000
  op2     : 0000000000000455
  alu     : 0000001122334455
  rs1/rs2 : 1/21
  reg1/reg2 : 0000001122334000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1304
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008c8 : 66708093
  itype : 000010
  imm   : 0000000000000667
EX -----
  00000000000008c4 : 00c09093
  op1     : 0000001122334000
  op2     : 000000000000000c
  alu     : 0001122334000000
  rs1/rs2 : 1/12
  reg1/reg2 : 0000001122334000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008c0 : 45508093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1305
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008c8 : 66708093
  itype : 000010
  imm   : 0000000000000667
EX -----
  00000000000008c4 : 00c09093
  op1     : 0000001122334000
  op2     : 000000000000000c
  alu     : 0001122334000000
  rs1/rs2 : 1/12
  reg1/reg2 : 0000001122334000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008c0 : 45508093
  reg[ 1] <= 0000001122334455
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1306
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008c8 : 66708093
  itype : 000010
  imm   : 0000000000000667
EX -----
  00000000000008c4 : 00c09093
  op1     : 0000001122334455
  op2     : 000000000000000c
  alu     : 0001122334455000
  rs1/rs2 : 1/12
  reg1/reg2 : 0000001122334455/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1307
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008cc : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008c8 : 66708093
  op1     : 0000001122334455
  op2     : 0000000000000667
  alu     : 0000001122334abc
  rs1/rs2 : 1/7
  reg1/reg2 : 0000001122334455/0011223344556677
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008c4 : 00c09093
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1308
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008cc : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008c8 : 66708093
  op1     : 0000001122334455
  op2     : 0000000000000667
  alu     : 0000001122334abc
  rs1/rs2 : 1/7
  reg1/reg2 : 0000001122334455/0011223344556677
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008c4 : 00c09093
  reg[ 1] <= 0001122334455000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1309
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008cc : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008c8 : 66708093
  op1     : 0001122334455000
  op2     : 0000000000000667
  alu     : 0001122334455667
  rs1/rs2 : 1/7
  reg1/reg2 : 0001122334455000/0011223344556677
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1310
IF ------
     pc : 00000000000008e4
 is req : 0
 pc req : 00000000000008e0
ID ------
  00000000000008d0 : 78808093
  itype : 000010
  imm   : 0000000000000788
EX -----
  00000000000008cc : 00c09093
  op1     : 0001122334455000
  op2     : 000000000000000c
  alu     : 1122334455000000
  rs1/rs2 : 1/12
  reg1/reg2 : 0001122334455000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008c8 : 66708093
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1311
IF ------
     pc : 00000000000008e8
 is req : 1
 pc req : 00000000000008e4
ID ------
  00000000000008d0 : 78808093
  itype : 000010
  imm   : 0000000000000788
EX -----
  00000000000008cc : 00c09093
  op1     : 0001122334455000
  op2     : 000000000000000c
  alu     : 1122334455000000
  rs1/rs2 : 1/12
  reg1/reg2 : 0001122334455000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008c8 : 66708093
  reg[ 1] <= 0001122334455667
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1312
IF ------
     pc : 00000000000008ec
 is req : 1
 pc req : 00000000000008e8
ID ------
  00000000000008d0 : 78808093
  itype : 000010
  imm   : 0000000000000788
EX -----
  00000000000008cc : 00c09093
  op1     : 0001122334455667
  op2     : 000000000000000c
  alu     : 1122334455667000
  rs1/rs2 : 1/12
  reg1/reg2 : 0001122334455667/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1313
IF ------
     pc : 00000000000008f0
 is req : 1
 pc req : 00000000000008ec
ID ------
  00000000000008d4 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  00000000000008d0 : 78808093
  op1     : 0001122334455667
  op2     : 0000000000000788
  alu     : 0001122334455def
  rs1/rs2 : 1/8
  reg1/reg2 : 0001122334455667/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008cc : 00c09093
	mem stall : 0
	mem rdata : ffffffffffff8393
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1314
IF ------
     pc : 00000000000008f4
 is req : 1
 pc req : 00000000000008f0
ID ------
  00000000000008d4 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  00000000000008d0 : 78808093
  op1     : 0001122334455667
  op2     : 0000000000000788
  alu     : 0001122334455def
  rs1/rs2 : 1/8
  reg1/reg2 : 0001122334455667/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008cc : 00c09093
  reg[ 1] <= 1122334455667000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1315
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008d4 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  00000000000008d0 : 78808093
  op1     : 1122334455667000
  op2     : 0000000000000788
  alu     : 1122334455667788
  rs1/rs2 : 1/8
  reg1/reg2 : 1122334455667000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1316
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008d8 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  00000000000008d4 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/1122334455667000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008d0 : 78808093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1317
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008d8 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  00000000000008d4 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/1122334455667000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008d0 : 78808093
  reg[ 1] <= 1122334455667788
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1318
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008d8 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  00000000000008d4 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/1122334455667788
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1319
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008dc : 004493b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008d8 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000008d4 : 00113423
	mem stall : 1
	mem rdata : 00c3939366738393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1320
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008dc : 004493b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008d8 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000008d4 : 00113423
	mem stall : 1
	mem rdata : 00c3939366738393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1321
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008dc : 004493b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008d8 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000008d4 : 00113423
	mem stall : 1
	mem rdata : 2330011230010011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1322
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008dc : 004493b7
  itype : 010000
  imm   : 0000000000449000
EX -----
  00000000000008d8 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000008d4 : 00113423
	mem stall : 0
	mem rdata : 2330011230010011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1323
IF ------
     pc : 00000000000008f4
 is req : 0
 pc req : 00000000000008f0
ID ------
  00000000000008e0 : 8cd3839b
  itype : 000010
  imm   : fffffffffffff8cd
EX -----
  00000000000008dc : 004493b7
  op1     : 00000000000008dc
  op2     : 0000000000449000
  alu     : 00000000004498dc
  rs1/rs2 : 9/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000008d8 : 00813703
	mem stall : 1
	mem rdata : 00c3939366738393
WB ----
  00000000000008d4 : 00113423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  9
compare = 0
check_start

#                 1324
IF ------
     pc : 00000000000008f8
 is req : 1
 pc req : 00000000000008f4
ID ------
  00000000000008e0 : 8cd3839b
  itype : 000010
  imm   : fffffffffffff8cd
EX -----
  00000000000008dc : 004493b7
  op1     : 00000000000008dc
  op2     : 0000000000449000
  alu     : 00000000004498dc
  rs1/rs2 : 9/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000008d8 : 00813703
	mem stall : 1
	mem rdata : 00c3939366738393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  9
compare = 0
check_start

#                 1325
IF ------
     pc : 00000000000008f8
 is req : 0
 pc req : 00000000000008f4
ID ------
  00000000000008e0 : 8cd3839b
  itype : 000010
  imm   : fffffffffffff8cd
EX -----
  00000000000008dc : 004493b7
  op1     : 00000000000008dc
  op2     : 0000000000449000
  alu     : 00000000004498dc
  rs1/rs2 : 9/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000008d8 : 00813703
	mem stall : 0
	mem rdata : 1122334455667788
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  9
compare = 0
check_start

#                 1326
IF ------
     pc : 00000000000008fc
 is req : 1
 pc req : 00000000000008f8
ID ------
  00000000000008e4 : 00e39393
  itype : 000010
  imm   : 000000000000000e
EX -----
  00000000000008e0 : 8cd3839b
  op1     : 0011223344556677
  op2     : fffffffffffff8cd
  alu     : 0000000044555f44
  rs1/rs2 : 7/13
  reg1/reg2 : 0011223344556677/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008dc : 004493b7
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  00000000000008d8 : 00813703
  reg[14] <= 1122334455667788
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1327
IF ------
     pc : 0000000000000900
 is req : 1
 pc req : 00000000000008fc
ID ------
  00000000000008e4 : 00e39393
  itype : 000010
  imm   : 000000000000000e
EX -----
  00000000000008e0 : 8cd3839b
  op1     : 0011223344556677
  op2     : fffffffffffff8cd
  alu     : 0000000044555f44
  rs1/rs2 : 7/13
  reg1/reg2 : 0011223344556677/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008dc : 004493b7
  reg[ 7] <= 0000000000449000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1328
IF ------
     pc : 0000000000000904
 is req : 1
 pc req : 0000000000000900
ID ------
  00000000000008e4 : 00e39393
  itype : 000010
  imm   : 000000000000000e
EX -----
  00000000000008e0 : 8cd3839b
  op1     : 0000000000449000
  op2     : fffffffffffff8cd
  alu     : 00000000004488cd
  rs1/rs2 : 7/13
  reg1/reg2 : 0000000000449000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1329
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008e8 : 45538393
  itype : 000010
  imm   : 0000000000000455
EX -----
  00000000000008e4 : 00e39393
  op1     : 0000000000449000
  op2     : 000000000000000e
  alu     : 0000001124000000
  rs1/rs2 : 7/14
  reg1/reg2 : 0000000000449000/1122334455667788
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008e0 : 8cd3839b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1330
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008e8 : 45538393
  itype : 000010
  imm   : 0000000000000455
EX -----
  00000000000008e4 : 00e39393
  op1     : 0000000000449000
  op2     : 000000000000000e
  alu     : 0000001124000000
  rs1/rs2 : 7/14
  reg1/reg2 : 0000000000449000/1122334455667788
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008e0 : 8cd3839b
  reg[ 7] <= 00000000004488cd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1331
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008e8 : 45538393
  itype : 000010
  imm   : 0000000000000455
EX -----
  00000000000008e4 : 00e39393
  op1     : 00000000004488cd
  op2     : 000000000000000e
  alu     : 0000001122334000
  rs1/rs2 : 7/14
  reg1/reg2 : 00000000004488cd/1122334455667788
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1332
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008ec : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008e8 : 45538393
  op1     : 00000000004488cd
  op2     : 0000000000000455
  alu     : 0000000000448d22
  rs1/rs2 : 7/21
  reg1/reg2 : 00000000004488cd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008e4 : 00e39393
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1333
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008ec : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008e8 : 45538393
  op1     : 00000000004488cd
  op2     : 0000000000000455
  alu     : 0000000000448d22
  rs1/rs2 : 7/21
  reg1/reg2 : 00000000004488cd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008e4 : 00e39393
  reg[ 7] <= 0000001122334000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1334
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008ec : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008e8 : 45538393
  op1     : 0000001122334000
  op2     : 0000000000000455
  alu     : 0000001122334455
  rs1/rs2 : 7/21
  reg1/reg2 : 0000001122334000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1335
IF ------
     pc : 0000000000000904
 is req : 0
 pc req : 0000000000000900
ID ------
  00000000000008f0 : 66738393
  itype : 000010
  imm   : 0000000000000667
EX -----
  00000000000008ec : 00c39393
  op1     : 0000001122334000
  op2     : 000000000000000c
  alu     : 0001122334000000
  rs1/rs2 : 7/12
  reg1/reg2 : 0000001122334000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008e8 : 45538393
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1336
IF ------
     pc : 0000000000000908
 is req : 1
 pc req : 0000000000000904
ID ------
  00000000000008f0 : 66738393
  itype : 000010
  imm   : 0000000000000667
EX -----
  00000000000008ec : 00c39393
  op1     : 0000001122334000
  op2     : 000000000000000c
  alu     : 0001122334000000
  rs1/rs2 : 7/12
  reg1/reg2 : 0000001122334000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008e8 : 45538393
  reg[ 7] <= 0000001122334455
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1337
IF ------
     pc : 000000000000090c
 is req : 1
 pc req : 0000000000000908
ID ------
  00000000000008f0 : 66738393
  itype : 000010
  imm   : 0000000000000667
EX -----
  00000000000008ec : 00c39393
  op1     : 0000001122334455
  op2     : 000000000000000c
  alu     : 0001122334455000
  rs1/rs2 : 7/12
  reg1/reg2 : 0000001122334455/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1338
IF ------
     pc : 0000000000000910
 is req : 1
 pc req : 000000000000090c
ID ------
  00000000000008f4 : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008f0 : 66738393
  op1     : 0000001122334455
  op2     : 0000000000000667
  alu     : 0000001122334abc
  rs1/rs2 : 7/7
  reg1/reg2 : 0000001122334455/0000001122334455
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008ec : 00c39393
	mem stall : 0
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1339
IF ------
     pc : 0000000000000914
 is req : 1
 pc req : 0000000000000910
ID ------
  00000000000008f4 : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008f0 : 66738393
  op1     : 0000001122334455
  op2     : 0000000000000667
  alu     : 0000001122334abc
  rs1/rs2 : 7/7
  reg1/reg2 : 0000001122334455/0000001122334455
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008ec : 00c39393
  reg[ 7] <= 0001122334455000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1340
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008f4 : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  00000000000008f0 : 66738393
  op1     : 0001122334455000
  op2     : 0000000000000667
  alu     : 0001122334455667
  rs1/rs2 : 7/7
  reg1/reg2 : 0001122334455000/0001122334455000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1341
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008f8 : 78838393
  itype : 000010
  imm   : 0000000000000788
EX -----
  00000000000008f4 : 00c39393
  op1     : 0001122334455000
  op2     : 000000000000000c
  alu     : 1122334455000000
  rs1/rs2 : 7/12
  reg1/reg2 : 0001122334455000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008f0 : 66738393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1342
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008f8 : 78838393
  itype : 000010
  imm   : 0000000000000788
EX -----
  00000000000008f4 : 00c39393
  op1     : 0001122334455000
  op2     : 000000000000000c
  alu     : 1122334455000000
  rs1/rs2 : 7/12
  reg1/reg2 : 0001122334455000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008f0 : 66738393
  reg[ 7] <= 0001122334455667
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1343
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008f8 : 78838393
  itype : 000010
  imm   : 0000000000000788
EX -----
  00000000000008f4 : 00c39393
  op1     : 0001122334455667
  op2     : 000000000000000c
  alu     : 1122334455667000
  rs1/rs2 : 7/12
  reg1/reg2 : 0001122334455667/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1344
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008fc : 34771263
  itype : 001000
  imm   : 0000000000000344
EX -----
  00000000000008f8 : 78838393
  op1     : 0001122334455667
  op2     : 0000000000000788
  alu     : 0001122334455def
  rs1/rs2 : 7/8
  reg1/reg2 : 0001122334455667/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000008f4 : 00c39393
	mem stall : 0
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1345
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008fc : 34771263
  itype : 001000
  imm   : 0000000000000344
EX -----
  00000000000008f8 : 78838393
  op1     : 0001122334455667
  op2     : 0000000000000788
  alu     : 0001122334455def
  rs1/rs2 : 7/8
  reg1/reg2 : 0001122334455667/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000008f4 : 00c39393
  reg[ 7] <= 1122334455667000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1346
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  00000000000008fc : 34771263
  itype : 001000
  imm   : 0000000000000344
EX -----
  00000000000008f8 : 78838393
  op1     : 1122334455667000
  op2     : 0000000000000788
  alu     : 1122334455667788
  rs1/rs2 : 7/8
  reg1/reg2 : 1122334455667000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1347
IF ------
     pc : 0000000000000914
 is req : 0
 pc req : 0000000000000910
ID ------
  0000000000000900 : 03400193
  itype : 000010
  imm   : 0000000000000034
EX -----
  00000000000008fc : 34771263
  op1     : 1122334455667788
  op2     : 1122334455667000
  alu     : 22446688aacce788
  rs1/rs2 : 14/7
  reg1/reg2 : 1122334455667788/1122334455667000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000008f8 : 78838393
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1348
IF ------
     pc : 0000000000000918
 is req : 1
 pc req : 0000000000000914
ID ------
  0000000000000900 : 03400193
  itype : 000010
  imm   : 0000000000000034
EX -----
  00000000000008fc : 34771263
  op1     : 1122334455667788
  op2     : 1122334455667000
  alu     : 22446688aacce788
  rs1/rs2 : 14/7
  reg1/reg2 : 1122334455667788/1122334455667000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000008f8 : 78838393
  reg[ 7] <= 1122334455667788
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1349
IF ------
     pc : 000000000000091c
 is req : 1
 pc req : 0000000000000918
ID ------
  0000000000000900 : 03400193
  itype : 000010
  imm   : 0000000000000034
EX -----
  00000000000008fc : 34771263
  op1     : 1122334455667788
  op2     : 1122334455667788
  alu     : 22446688aaccef10
  rs1/rs2 : 14/7
  reg1/reg2 : 1122334455667788/1122334455667788
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1350
IF ------
     pc : 0000000000000920
 is req : 1
 pc req : 000000000000091c
ID ------
  0000000000000904 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000900 : 03400193
  op1     : 0000000000000000
  op2     : 0000000000000034
  alu     : 0000000000000034
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000008fc : 34771263
	mem stall : 0
	mem rdata : ffffffffffff8093
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1351
IF ------
     pc : 0000000000000924
 is req : 1
 pc req : 0000000000000920
ID ------
  0000000000000908 : 6fc10113
  itype : 000010
  imm   : 00000000000006fc
EX -----
  0000000000000904 : 00001117
  op1     : 0000000000000904
  op2     : 0000000000001000
  alu     : 0000000000001904
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000900 : 03400193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000008fc : 34771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1352
IF ------
     pc : 0000000000000928
 is req : 1
 pc req : 0000000000000924
ID ------
  000000000000090c : 0111a0b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000908 : 6fc10113
  op1     : 0000000000002000
  op2     : 00000000000006fc
  alu     : 00000000000026fc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000904 : 00001117
	mem stall : 0
	mem rdata : ffffffffffff9093
WB ----
  0000000000000900 : 03400193
  reg[ 3] <= 0000000000000034
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1353
IF ------
     pc : 000000000000092c
 is req : 1
 pc req : 0000000000000928
ID ------
  000000000000090c : 0111a0b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000908 : 6fc10113
  op1     : 0000000000002000
  op2     : 00000000000006fc
  alu     : 00000000000026fc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000904 : 00001117
  reg[ 2] <= 0000000000001904
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1354
IF ------
     pc : 000000000000092c
 is req : 0
 pc req : 0000000000000928
ID ------
  000000000000090c : 0111a0b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000908 : 6fc10113
  op1     : 0000000000001904
  op2     : 00000000000006fc
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001904/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1355
IF ------
     pc : 000000000000092c
 is req : 0
 pc req : 0000000000000928
ID ------
  0000000000000910 : a230809b
  itype : 000010
  imm   : fffffffffffffa23
EX -----
  000000000000090c : 0111a0b7
  op1     : 000000000000090c
  op2     : 000000000111a000
  alu     : 000000000111a90c
  rs1/rs2 : 3/17
  reg1/reg2 : 0000000000000034/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000908 : 6fc10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  3
compare = 0
check_start

#                 1356
IF ------
     pc : 000000000000092c
 is req : 0
 pc req : 0000000000000928
ID ------
  0000000000000914 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000910 : a230809b
  op1     : 1122334455667788
  op2     : fffffffffffffa23
  alu     : 00000000556671ab
  rs1/rs2 : 1/3
  reg1/reg2 : 1122334455667788/0000000000000034
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000090c : 0111a0b7
	mem stall : 0
	mem rdata : 0000000000113823
WB ----
  0000000000000908 : 6fc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1357
IF ------
     pc : 000000000000092c
 is req : 0
 pc req : 0000000000000928
ID ------
  0000000000000914 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000910 : a230809b
  op1     : 1122334455667788
  op2     : fffffffffffffa23
  alu     : 00000000556671ab
  rs1/rs2 : 1/3
  reg1/reg2 : 1122334455667788/0000000000000034
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000090c : 0111a0b7
  reg[ 1] <= 000000000111a000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1358
IF ------
     pc : 000000000000092c
 is req : 0
 pc req : 0000000000000928
ID ------
  0000000000000914 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000910 : a230809b
  op1     : 000000000111a000
  op2     : fffffffffffffa23
  alu     : 0000000001119a23
  rs1/rs2 : 1/3
  reg1/reg2 : 000000000111a000/0000000000000034
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1359
IF ------
     pc : 000000000000092c
 is req : 0
 pc req : 0000000000000928
ID ------
  0000000000000918 : ab308093
  itype : 000010
  imm   : fffffffffffffab3
EX -----
  0000000000000914 : 00c09093
  op1     : 000000000111a000
  op2     : 000000000000000c
  alu     : 000000111a000000
  rs1/rs2 : 1/12
  reg1/reg2 : 000000000111a000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000910 : a230809b
	mem stall : 0
	mem rdata : ffffffffffffff89
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1360
IF ------
     pc : 0000000000000930
 is req : 1
 pc req : 000000000000092c
ID ------
  0000000000000918 : ab308093
  itype : 000010
  imm   : fffffffffffffab3
EX -----
  0000000000000914 : 00c09093
  op1     : 000000000111a000
  op2     : 000000000000000c
  alu     : 000000111a000000
  rs1/rs2 : 1/12
  reg1/reg2 : 000000000111a000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000910 : a230809b
  reg[ 1] <= 0000000001119a23
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1361
IF ------
     pc : 0000000000000934
 is req : 1
 pc req : 0000000000000930
ID ------
  0000000000000918 : ab308093
  itype : 000010
  imm   : fffffffffffffab3
EX -----
  0000000000000914 : 00c09093
  op1     : 0000000001119a23
  op2     : 000000000000000c
  alu     : 0000001119a23000
  rs1/rs2 : 1/12
  reg1/reg2 : 0000000001119a23/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1362
IF ------
     pc : 0000000000000938
 is req : 1
 pc req : 0000000000000934
ID ------
  000000000000091c : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000918 : ab308093
  op1     : 0000000001119a23
  op2     : fffffffffffffab3
  alu     : 00000000011194d6
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000001119a23/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000914 : 00c09093
	mem stall : 0
	mem rdata : 0000000000003703
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1363
IF ------
     pc : 000000000000093c
 is req : 1
 pc req : 0000000000000938
ID ------
  000000000000091c : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000918 : ab308093
  op1     : 0000000001119a23
  op2     : fffffffffffffab3
  alu     : 00000000011194d6
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000001119a23/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000914 : 00c09093
  reg[ 1] <= 0000001119a23000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1364
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  000000000000091c : 00d09093
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000918 : ab308093
  op1     : 0000001119a23000
  op2     : fffffffffffffab3
  alu     : 0000001119a22ab3
  rs1/rs2 : 1/19
  reg1/reg2 : 0000001119a23000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1365
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000920 : 77908093
  itype : 000010
  imm   : 0000000000000779
EX -----
  000000000000091c : 00d09093
  op1     : 0000001119a23000
  op2     : 000000000000000d
  alu     : 0002233446000000
  rs1/rs2 : 1/13
  reg1/reg2 : 0000001119a23000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000918 : ab308093
	mem stall : 0
	mem rdata : ffffffffffffffa2
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1366
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000920 : 77908093
  itype : 000010
  imm   : 0000000000000779
EX -----
  000000000000091c : 00d09093
  op1     : 0000001119a23000
  op2     : 000000000000000d
  alu     : 0002233446000000
  rs1/rs2 : 1/13
  reg1/reg2 : 0000001119a23000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000918 : ab308093
  reg[ 1] <= 0000001119a22ab3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1367
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000920 : 77908093
  itype : 000010
  imm   : 0000000000000779
EX -----
  000000000000091c : 00d09093
  op1     : 0000001119a22ab3
  op2     : 000000000000000d
  alu     : 0002233445566000
  rs1/rs2 : 1/13
  reg1/reg2 : 0000001119a22ab3/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1368
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000924 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000920 : 77908093
  op1     : 0000001119a22ab3
  op2     : 0000000000000779
  alu     : 0000001119a2322c
  rs1/rs2 : 1/25
  reg1/reg2 : 0000001119a22ab3/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000091c : 00d09093
	mem stall : 0
	mem rdata : ffffffffffff839b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1369
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000924 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000920 : 77908093
  op1     : 0000001119a22ab3
  op2     : 0000000000000779
  alu     : 0000001119a2322c
  rs1/rs2 : 1/25
  reg1/reg2 : 0000001119a22ab3/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000091c : 00d09093
  reg[ 1] <= 0002233445566000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1370
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000924 : 00c09093
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000920 : 77908093
  op1     : 0002233445566000
  op2     : 0000000000000779
  alu     : 0002233445566779
  rs1/rs2 : 1/25
  reg1/reg2 : 0002233445566000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1371
IF ------
     pc : 000000000000093c
 is req : 0
 pc req : 0000000000000938
ID ------
  0000000000000928 : 89908093
  itype : 000010
  imm   : fffffffffffff899
EX -----
  0000000000000924 : 00c09093
  op1     : 0002233445566000
  op2     : 000000000000000c
  alu     : 2233445566000000
  rs1/rs2 : 1/12
  reg1/reg2 : 0002233445566000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000920 : 77908093
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1372
IF ------
     pc : 0000000000000940
 is req : 1
 pc req : 000000000000093c
ID ------
  0000000000000928 : 89908093
  itype : 000010
  imm   : fffffffffffff899
EX -----
  0000000000000924 : 00c09093
  op1     : 0002233445566000
  op2     : 000000000000000c
  alu     : 2233445566000000
  rs1/rs2 : 1/12
  reg1/reg2 : 0002233445566000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000920 : 77908093
  reg[ 1] <= 0002233445566779
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1373
IF ------
     pc : 0000000000000944
 is req : 1
 pc req : 0000000000000940
ID ------
  0000000000000928 : 89908093
  itype : 000010
  imm   : fffffffffffff899
EX -----
  0000000000000924 : 00c09093
  op1     : 0002233445566779
  op2     : 000000000000000c
  alu     : 2233445566779000
  rs1/rs2 : 1/12
  reg1/reg2 : 0002233445566779/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1374
IF ------
     pc : 0000000000000948
 is req : 1
 pc req : 0000000000000944
ID ------
  000000000000092c : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000928 : 89908093
  op1     : 0002233445566779
  op2     : fffffffffffff899
  alu     : 0002233445566012
  rs1/rs2 : 1/25
  reg1/reg2 : 0002233445566779/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000924 : 00c09093
	mem stall : 0
	mem rdata : ffffffffffff8393
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1375
IF ------
     pc : 000000000000094c
 is req : 1
 pc req : 0000000000000948
ID ------
  000000000000092c : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000928 : 89908093
  op1     : 0002233445566779
  op2     : fffffffffffff899
  alu     : 0002233445566012
  rs1/rs2 : 1/25
  reg1/reg2 : 0002233445566779/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000924 : 00c09093
  reg[ 1] <= 2233445566779000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1376
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  000000000000092c : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000928 : 89908093
  op1     : 2233445566779000
  op2     : fffffffffffff899
  alu     : 2233445566778899
  rs1/rs2 : 1/25
  reg1/reg2 : 2233445566779000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1377
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000930 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  000000000000092c : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/2233445566779000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000928 : 89908093
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1378
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000930 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  000000000000092c : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/2233445566779000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000928 : 89908093
  reg[ 1] <= 2233445566778899
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1379
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000930 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  000000000000092c : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/2233445566778899
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1380
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000934 : 0111a3b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000930 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000092c : 00113823
	mem stall : 1
	mem rdata : 00c3939377938393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1381
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000934 : 0111a3b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000930 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000092c : 00113823
	mem stall : 1
	mem rdata : 00c3939377938393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1382
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000934 : 0111a3b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000930 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000092c : 00113823
	mem stall : 1
	mem rdata : 1223300122330011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1383
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000934 : 0111a3b7
  itype : 010000
  imm   : 000000000111a000
EX -----
  0000000000000930 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000092c : 00113823
	mem stall : 0
	mem rdata : 1223300122330011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1384
IF ------
     pc : 000000000000094c
 is req : 0
 pc req : 0000000000000948
ID ------
  0000000000000938 : a233839b
  itype : 000010
  imm   : fffffffffffffa23
EX -----
  0000000000000934 : 0111a3b7
  op1     : 0000000000000934
  op2     : 000000000111a000
  alu     : 000000000111a934
  rs1/rs2 : 3/17
  reg1/reg2 : 0000000000000034/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000930 : 01013703
	mem stall : 1
	mem rdata : 00c3939377938393
WB ----
  000000000000092c : 00113823
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  3
compare = 0
check_start

#                 1385
IF ------
     pc : 0000000000000950
 is req : 1
 pc req : 000000000000094c
ID ------
  0000000000000938 : a233839b
  itype : 000010
  imm   : fffffffffffffa23
EX -----
  0000000000000934 : 0111a3b7
  op1     : 0000000000000934
  op2     : 000000000111a000
  alu     : 000000000111a934
  rs1/rs2 : 3/17
  reg1/reg2 : 0000000000000034/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000930 : 01013703
	mem stall : 1
	mem rdata : 00c3939377938393
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  3
compare = 0
check_start

#                 1386
IF ------
     pc : 0000000000000950
 is req : 0
 pc req : 000000000000094c
ID ------
  0000000000000938 : a233839b
  itype : 000010
  imm   : fffffffffffffa23
EX -----
  0000000000000934 : 0111a3b7
  op1     : 0000000000000934
  op2     : 000000000111a000
  alu     : 000000000111a934
  rs1/rs2 : 3/17
  reg1/reg2 : 0000000000000034/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000930 : 01013703
	mem stall : 0
	mem rdata : 2233445566778899
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  3
compare = 0
check_start

#                 1387
IF ------
     pc : 0000000000000954
 is req : 1
 pc req : 0000000000000950
ID ------
  000000000000093c : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000938 : a233839b
  op1     : 1122334455667788
  op2     : fffffffffffffa23
  alu     : 00000000556671ab
  rs1/rs2 : 7/3
  reg1/reg2 : 1122334455667788/0000000000000034
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000934 : 0111a3b7
	mem stall : 0
	mem rdata : 000000002e771663
WB ----
  0000000000000930 : 01013703
  reg[14] <= 2233445566778899
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1388
IF ------
     pc : 0000000000000958
 is req : 1
 pc req : 0000000000000954
ID ------
  000000000000093c : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000938 : a233839b
  op1     : 1122334455667788
  op2     : fffffffffffffa23
  alu     : 00000000556671ab
  rs1/rs2 : 7/3
  reg1/reg2 : 1122334455667788/0000000000000034
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000934 : 0111a3b7
  reg[ 7] <= 000000000111a000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1389
IF ------
     pc : 000000000000095c
 is req : 1
 pc req : 0000000000000958
ID ------
  000000000000093c : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000938 : a233839b
  op1     : 000000000111a000
  op2     : fffffffffffffa23
  alu     : 0000000001119a23
  rs1/rs2 : 7/3
  reg1/reg2 : 000000000111a000/0000000000000034
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1390
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000940 : ab338393
  itype : 000010
  imm   : fffffffffffffab3
EX -----
  000000000000093c : 00c39393
  op1     : 000000000111a000
  op2     : 000000000000000c
  alu     : 000000111a000000
  rs1/rs2 : 7/12
  reg1/reg2 : 000000000111a000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000938 : a233839b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1391
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000940 : ab338393
  itype : 000010
  imm   : fffffffffffffab3
EX -----
  000000000000093c : 00c39393
  op1     : 000000000111a000
  op2     : 000000000000000c
  alu     : 000000111a000000
  rs1/rs2 : 7/12
  reg1/reg2 : 000000000111a000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000938 : a233839b
  reg[ 7] <= 0000000001119a23
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1392
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000940 : ab338393
  itype : 000010
  imm   : fffffffffffffab3
EX -----
  000000000000093c : 00c39393
  op1     : 0000000001119a23
  op2     : 000000000000000c
  alu     : 0000001119a23000
  rs1/rs2 : 7/12
  reg1/reg2 : 0000000001119a23/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1393
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000944 : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000940 : ab338393
  op1     : 0000000001119a23
  op2     : fffffffffffffab3
  alu     : 00000000011194d6
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000001119a23/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000093c : 00c39393
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1394
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000944 : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000940 : ab338393
  op1     : 0000000001119a23
  op2     : fffffffffffffab3
  alu     : 00000000011194d6
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000001119a23/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000093c : 00c39393
  reg[ 7] <= 0000001119a23000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1395
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000944 : 00d39393
  itype : 000010
  imm   : 000000000000000d
EX -----
  0000000000000940 : ab338393
  op1     : 0000001119a23000
  op2     : fffffffffffffab3
  alu     : 0000001119a22ab3
  rs1/rs2 : 7/19
  reg1/reg2 : 0000001119a23000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1396
IF ------
     pc : 000000000000095c
 is req : 0
 pc req : 0000000000000958
ID ------
  0000000000000948 : 77938393
  itype : 000010
  imm   : 0000000000000779
EX -----
  0000000000000944 : 00d39393
  op1     : 0000001119a23000
  op2     : 000000000000000d
  alu     : 0002233446000000
  rs1/rs2 : 7/13
  reg1/reg2 : 0000001119a23000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000940 : ab338393
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1397
IF ------
     pc : 0000000000000960
 is req : 1
 pc req : 000000000000095c
ID ------
  0000000000000948 : 77938393
  itype : 000010
  imm   : 0000000000000779
EX -----
  0000000000000944 : 00d39393
  op1     : 0000001119a23000
  op2     : 000000000000000d
  alu     : 0002233446000000
  rs1/rs2 : 7/13
  reg1/reg2 : 0000001119a23000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000940 : ab338393
  reg[ 7] <= 0000001119a22ab3
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1398
IF ------
     pc : 0000000000000964
 is req : 1
 pc req : 0000000000000960
ID ------
  0000000000000948 : 77938393
  itype : 000010
  imm   : 0000000000000779
EX -----
  0000000000000944 : 00d39393
  op1     : 0000001119a22ab3
  op2     : 000000000000000d
  alu     : 0002233445566000
  rs1/rs2 : 7/13
  reg1/reg2 : 0000001119a22ab3/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1399
IF ------
     pc : 0000000000000968
 is req : 1
 pc req : 0000000000000964
ID ------
  000000000000094c : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000948 : 77938393
  op1     : 0000001119a22ab3
  op2     : 0000000000000779
  alu     : 0000001119a2322c
  rs1/rs2 : 7/25
  reg1/reg2 : 0000001119a22ab3/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000944 : 00d39393
	mem stall : 0
	mem rdata : 0000000000000113
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1400
IF ------
     pc : 000000000000096c
 is req : 1
 pc req : 0000000000000968
ID ------
  000000000000094c : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000948 : 77938393
  op1     : 0000001119a22ab3
  op2     : 0000000000000779
  alu     : 0000001119a2322c
  rs1/rs2 : 7/25
  reg1/reg2 : 0000001119a22ab3/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000944 : 00d39393
  reg[ 7] <= 0002233445566000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1401
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  000000000000094c : 00c39393
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000948 : 77938393
  op1     : 0002233445566000
  op2     : 0000000000000779
  alu     : 0002233445566779
  rs1/rs2 : 7/25
  reg1/reg2 : 0002233445566000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1402
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000950 : 89938393
  itype : 000010
  imm   : fffffffffffff899
EX -----
  000000000000094c : 00c39393
  op1     : 0002233445566000
  op2     : 000000000000000c
  alu     : 2233445566000000
  rs1/rs2 : 7/12
  reg1/reg2 : 0002233445566000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000948 : 77938393
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1403
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000950 : 89938393
  itype : 000010
  imm   : fffffffffffff899
EX -----
  000000000000094c : 00c39393
  op1     : 0002233445566000
  op2     : 000000000000000c
  alu     : 2233445566000000
  rs1/rs2 : 7/12
  reg1/reg2 : 0002233445566000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000948 : 77938393
  reg[ 7] <= 0002233445566779
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1404
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000950 : 89938393
  itype : 000010
  imm   : fffffffffffff899
EX -----
  000000000000094c : 00c39393
  op1     : 0002233445566779
  op2     : 000000000000000c
  alu     : 2233445566779000
  rs1/rs2 : 7/12
  reg1/reg2 : 0002233445566779/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1405
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000954 : 2e771663
  itype : 001000
  imm   : 00000000000002ec
EX -----
  0000000000000950 : 89938393
  op1     : 0002233445566779
  op2     : fffffffffffff899
  alu     : 0002233445566012
  rs1/rs2 : 7/25
  reg1/reg2 : 0002233445566779/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000094c : 00c39393
	mem stall : 0
	mem rdata : ffffffffffff809b
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1406
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000954 : 2e771663
  itype : 001000
  imm   : 00000000000002ec
EX -----
  0000000000000950 : 89938393
  op1     : 0002233445566779
  op2     : fffffffffffff899
  alu     : 0002233445566012
  rs1/rs2 : 7/25
  reg1/reg2 : 0002233445566779/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000094c : 00c39393
  reg[ 7] <= 2233445566779000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1407
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000954 : 2e771663
  itype : 001000
  imm   : 00000000000002ec
EX -----
  0000000000000950 : 89938393
  op1     : 2233445566779000
  op2     : fffffffffffff899
  alu     : 2233445566778899
  rs1/rs2 : 7/25
  reg1/reg2 : 2233445566779000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1408
IF ------
     pc : 000000000000096c
 is req : 0
 pc req : 0000000000000968
ID ------
  0000000000000958 : 03500193
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000954 : 2e771663
  op1     : 2233445566778899
  op2     : 2233445566779000
  alu     : 446688aaccef1899
  rs1/rs2 : 14/7
  reg1/reg2 : 2233445566778899/2233445566779000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000950 : 89938393
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1409
IF ------
     pc : 0000000000000970
 is req : 1
 pc req : 000000000000096c
ID ------
  0000000000000958 : 03500193
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000954 : 2e771663
  op1     : 2233445566778899
  op2     : 2233445566779000
  alu     : 446688aaccef1899
  rs1/rs2 : 14/7
  reg1/reg2 : 2233445566778899/2233445566779000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000950 : 89938393
  reg[ 7] <= 2233445566778899
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1410
IF ------
     pc : 0000000000000974
 is req : 1
 pc req : 0000000000000970
ID ------
  0000000000000958 : 03500193
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000954 : 2e771663
  op1     : 2233445566778899
  op2     : 2233445566778899
  alu     : 446688aaccef1132
  rs1/rs2 : 14/7
  reg1/reg2 : 2233445566778899/2233445566778899
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1411
IF ------
     pc : 0000000000000978
 is req : 1
 pc req : 0000000000000974
ID ------
  000000000000095c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000958 : 03500193
  op1     : 0000000000000000
  op2     : 0000000000000035
  alu     : 0000000000000035
  rs1/rs2 : 0/21
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000954 : 2e771663
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1412
IF ------
     pc : 000000000000097c
 is req : 1
 pc req : 0000000000000978
ID ------
  0000000000000960 : 6a410113
  itype : 000010
  imm   : 00000000000006a4
EX -----
  000000000000095c : 00001117
  op1     : 000000000000095c
  op2     : 0000000000001000
  alu     : 000000000000195c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000958 : 03500193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000954 : 2e771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1413
IF ------
     pc : 0000000000000980
 is req : 1
 pc req : 000000000000097c
ID ------
  0000000000000964 : 0abbd0b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000960 : 6a410113
  op1     : 0000000000002000
  op2     : 00000000000006a4
  alu     : 00000000000026a4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000095c : 00001117
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  0000000000000958 : 03500193
  reg[ 3] <= 0000000000000035
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1414
IF ------
     pc : 0000000000000984
 is req : 1
 pc req : 0000000000000980
ID ------
  0000000000000964 : 0abbd0b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000960 : 6a410113
  op1     : 0000000000002000
  op2     : 00000000000006a4
  alu     : 00000000000026a4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000095c : 00001117
  reg[ 2] <= 000000000000195c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1415
IF ------
     pc : 0000000000000984
 is req : 0
 pc req : 0000000000000980
ID ------
  0000000000000964 : 0abbd0b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000960 : 6a410113
  op1     : 000000000000195c
  op2     : 00000000000006a4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 000000000000195c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1416
IF ------
     pc : 0000000000000984
 is req : 0
 pc req : 0000000000000980
ID ------
  0000000000000968 : cdd0809b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  0000000000000964 : 0abbd0b7
  op1     : 0000000000000964
  op2     : 000000000abbd000
  alu     : 000000000abbd964
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000960 : 6a410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 23
compare = 0
check_start

#                 1417
IF ------
     pc : 0000000000000984
 is req : 0
 pc req : 0000000000000980
ID ------
  000000000000096c : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000968 : cdd0809b
  op1     : 2233445566778899
  op2     : fffffffffffffcdd
  alu     : 0000000066778576
  rs1/rs2 : 1/29
  reg1/reg2 : 2233445566778899/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000964 : 0abbd0b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  0000000000000960 : 6a410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1418
IF ------
     pc : 0000000000000984
 is req : 0
 pc req : 0000000000000980
ID ------
  000000000000096c : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000968 : cdd0809b
  op1     : 2233445566778899
  op2     : fffffffffffffcdd
  alu     : 0000000066778576
  rs1/rs2 : 1/29
  reg1/reg2 : 2233445566778899/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000964 : 0abbd0b7
  reg[ 1] <= 000000000abbd000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1419
IF ------
     pc : 0000000000000984
 is req : 0
 pc req : 0000000000000980
ID ------
  000000000000096c : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000968 : cdd0809b
  op1     : 000000000abbd000
  op2     : fffffffffffffcdd
  alu     : 000000000abbccdd
  rs1/rs2 : 1/29
  reg1/reg2 : 000000000abbd000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1420
IF ------
     pc : 0000000000000984
 is req : 0
 pc req : 0000000000000980
ID ------
  0000000000000970 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000096c : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000abbd000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000968 : cdd0809b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1421
IF ------
     pc : 0000000000000988
 is req : 1
 pc req : 0000000000000984
ID ------
  0000000000000970 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000096c : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000abbd000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000968 : cdd0809b
  reg[ 1] <= 000000000abbccdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1422
IF ------
     pc : 000000000000098c
 is req : 1
 pc req : 0000000000000988
ID ------
  0000000000000970 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000096c : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000abbccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1423
IF ------
     pc : 0000000000000990
 is req : 1
 pc req : 000000000000098c
ID ------
  0000000000000974 : 0abbd3b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000970 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000096c : 00113023
	mem stall : 1
	mem rdata : 0aabc0b767c10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1424
IF ------
     pc : 0000000000000994
 is req : 1
 pc req : 0000000000000990
ID ------
  0000000000000974 : 0abbd3b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000970 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000096c : 00113023
	mem stall : 1
	mem rdata : 00113423ccd0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1425
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  0000000000000974 : 0abbd3b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000970 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  000000000000096c : 00113023
	mem stall : 1
	mem rdata : 0011223344556677
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1426
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  0000000000000974 : 0abbd3b7
  itype : 010000
  imm   : 000000000abbd000
EX -----
  0000000000000970 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000096c : 00113023
	mem stall : 0
	mem rdata : 0011223344556677
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1427
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  0000000000000978 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  0000000000000974 : 0abbd3b7
  op1     : 0000000000000974
  op2     : 000000000abbd000
  alu     : 000000000abbd974
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000970 : 00013703
	mem stall : 1
	mem rdata : 00113423ccd0809b
WB ----
  000000000000096c : 00113023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                 1428
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  0000000000000978 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  0000000000000974 : 0abbd3b7
  op1     : 0000000000000974
  op2     : 000000000abbd000
  alu     : 000000000abbd974
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000970 : 00013703
	mem stall : 1
	mem rdata : 00113423ccd0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                 1429
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  0000000000000978 : cdd3839b
  itype : 000010
  imm   : fffffffffffffcdd
EX -----
  0000000000000974 : 0abbd3b7
  op1     : 0000000000000974
  op2     : 000000000abbd000
  alu     : 000000000abbd974
  rs1/rs2 : 23/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000970 : 00013703
	mem stall : 0
	mem rdata : 000000000abbccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                 1430
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  000000000000097c : 2c771263
  itype : 001000
  imm   : 00000000000002c4
EX -----
  0000000000000978 : cdd3839b
  op1     : 2233445566778899
  op2     : fffffffffffffcdd
  alu     : 0000000066778576
  rs1/rs2 : 7/29
  reg1/reg2 : 2233445566778899/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000974 : 0abbd3b7
	mem stall : 0
	mem rdata : 0000000000003423
WB ----
  0000000000000970 : 00013703
  reg[14] <= 000000000abbccdd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1431
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  000000000000097c : 2c771263
  itype : 001000
  imm   : 00000000000002c4
EX -----
  0000000000000978 : cdd3839b
  op1     : 2233445566778899
  op2     : fffffffffffffcdd
  alu     : 0000000066778576
  rs1/rs2 : 7/29
  reg1/reg2 : 2233445566778899/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000974 : 0abbd3b7
  reg[ 7] <= 000000000abbd000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1432
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  000000000000097c : 2c771263
  itype : 001000
  imm   : 00000000000002c4
EX -----
  0000000000000978 : cdd3839b
  op1     : 000000000abbd000
  op2     : fffffffffffffcdd
  alu     : 000000000abbccdd
  rs1/rs2 : 7/29
  reg1/reg2 : 000000000abbd000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1433
IF ------
     pc : 0000000000000994
 is req : 0
 pc req : 0000000000000990
ID ------
  0000000000000980 : 03600193
  itype : 000010
  imm   : 0000000000000036
EX -----
  000000000000097c : 2c771263
  op1     : 000000000abbccdd
  op2     : 000000000abbd000
  alu     : 0000000015779cdd
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000abbccdd/000000000abbd000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000978 : cdd3839b
	mem stall : 0
	mem rdata : 0000000000000034
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1434
IF ------
     pc : 0000000000000998
 is req : 1
 pc req : 0000000000000994
ID ------
  0000000000000980 : 03600193
  itype : 000010
  imm   : 0000000000000036
EX -----
  000000000000097c : 2c771263
  op1     : 000000000abbccdd
  op2     : 000000000abbd000
  alu     : 0000000015779cdd
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000abbccdd/000000000abbd000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000978 : cdd3839b
  reg[ 7] <= 000000000abbccdd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1435
IF ------
     pc : 000000000000099c
 is req : 1
 pc req : 0000000000000998
ID ------
  0000000000000980 : 03600193
  itype : 000010
  imm   : 0000000000000036
EX -----
  000000000000097c : 2c771263
  op1     : 000000000abbccdd
  op2     : 000000000abbccdd
  alu     : 00000000157799ba
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000abbccdd/000000000abbccdd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1436
IF ------
     pc : 00000000000009a0
 is req : 1
 pc req : 000000000000099c
ID ------
  0000000000000984 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000980 : 03600193
  op1     : 0000000000000000
  op2     : 0000000000000036
  alu     : 0000000000000036
  rs1/rs2 : 0/22
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000097c : 2c771263
	mem stall : 0
	mem rdata : 0000000000000081
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1437
IF ------
     pc : 00000000000009a4
 is req : 1
 pc req : 00000000000009a0
ID ------
  0000000000000988 : 67c10113
  itype : 000010
  imm   : 000000000000067c
EX -----
  0000000000000984 : 00001117
  op1     : 0000000000000984
  op2     : 0000000000001000
  alu     : 0000000000001984
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000980 : 03600193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  000000000000097c : 2c771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1438
IF ------
     pc : 00000000000009a8
 is req : 1
 pc req : 00000000000009a4
ID ------
  000000000000098c : 0aabc0b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000988 : 67c10113
  op1     : 0000000000002000
  op2     : 000000000000067c
  alu     : 000000000000267c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000984 : 00001117
	mem stall : 0
	mem rdata : 0000000000001e63
WB ----
  0000000000000980 : 03600193
  reg[ 3] <= 0000000000000036
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1439
IF ------
     pc : 00000000000009ac
 is req : 1
 pc req : 00000000000009a8
ID ------
  000000000000098c : 0aabc0b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000988 : 67c10113
  op1     : 0000000000002000
  op2     : 000000000000067c
  alu     : 000000000000267c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000984 : 00001117
  reg[ 2] <= 0000000000001984
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1440
IF ------
     pc : 00000000000009ac
 is req : 0
 pc req : 00000000000009a8
ID ------
  000000000000098c : 0aabc0b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000988 : 67c10113
  op1     : 0000000000001984
  op2     : 000000000000067c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001984/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1441
IF ------
     pc : 00000000000009ac
 is req : 0
 pc req : 00000000000009a8
ID ------
  0000000000000990 : ccd0809b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  000000000000098c : 0aabc0b7
  op1     : 000000000000098c
  op2     : 000000000aabc000
  alu     : 000000000aabc98c
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000988 : 67c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 23
compare = 0
check_start

#                 1442
IF ------
     pc : 00000000000009ac
 is req : 0
 pc req : 00000000000009a8
ID ------
  0000000000000994 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000990 : ccd0809b
  op1     : 000000000abbccdd
  op2     : fffffffffffffccd
  alu     : 000000000abbc9aa
  rs1/rs2 : 1/13
  reg1/reg2 : 000000000abbccdd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000098c : 0aabc0b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000988 : 67c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1443
IF ------
     pc : 00000000000009ac
 is req : 0
 pc req : 00000000000009a8
ID ------
  0000000000000994 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000990 : ccd0809b
  op1     : 000000000abbccdd
  op2     : fffffffffffffccd
  alu     : 000000000abbc9aa
  rs1/rs2 : 1/13
  reg1/reg2 : 000000000abbccdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000098c : 0aabc0b7
  reg[ 1] <= 000000000aabc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1444
IF ------
     pc : 00000000000009ac
 is req : 0
 pc req : 00000000000009a8
ID ------
  0000000000000994 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000990 : ccd0809b
  op1     : 000000000aabc000
  op2     : fffffffffffffccd
  alu     : 000000000aabbccd
  rs1/rs2 : 1/13
  reg1/reg2 : 000000000aabc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1445
IF ------
     pc : 00000000000009ac
 is req : 0
 pc req : 00000000000009a8
ID ------
  0000000000000998 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000994 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000aabc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000990 : ccd0809b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1446
IF ------
     pc : 00000000000009b0
 is req : 1
 pc req : 00000000000009ac
ID ------
  0000000000000998 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000994 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000aabc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000990 : ccd0809b
  reg[ 1] <= 000000000aabbccd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1447
IF ------
     pc : 00000000000009b4
 is req : 1
 pc req : 00000000000009b0
ID ------
  0000000000000998 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000994 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000aabbccd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1448
IF ------
     pc : 00000000000009b8
 is req : 1
 pc req : 00000000000009b4
ID ------
  000000000000099c : 0aabc3b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000998 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000994 : 00113423
	mem stall : 1
	mem rdata : 0daac0b765410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1449
IF ------
     pc : 00000000000009bc
 is req : 1
 pc req : 00000000000009b8
ID ------
  000000000000099c : 0aabc3b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000998 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000994 : 00113423
	mem stall : 1
	mem rdata : 00113823bcc0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1450
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  000000000000099c : 0aabc3b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000998 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000994 : 00113423
	mem stall : 1
	mem rdata : 1122334455667788
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1451
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  000000000000099c : 0aabc3b7
  itype : 010000
  imm   : 000000000aabc000
EX -----
  0000000000000998 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000994 : 00113423
	mem stall : 0
	mem rdata : 1122334455667788
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1452
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a0 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  000000000000099c : 0aabc3b7
  op1     : 000000000000099c
  op2     : 000000000aabc000
  alu     : 000000000aabc99c
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000998 : 00813703
	mem stall : 1
	mem rdata : 00113823bcc0809b
WB ----
  0000000000000994 : 00113423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                 1453
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a0 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  000000000000099c : 0aabc3b7
  op1     : 000000000000099c
  op2     : 000000000aabc000
  alu     : 000000000aabc99c
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000998 : 00813703
	mem stall : 1
	mem rdata : 00113823bcc0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                 1454
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a0 : ccd3839b
  itype : 000010
  imm   : fffffffffffffccd
EX -----
  000000000000099c : 0aabc3b7
  op1     : 000000000000099c
  op2     : 000000000aabc000
  alu     : 000000000aabc99c
  rs1/rs2 : 23/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000998 : 00813703
	mem stall : 0
	mem rdata : 000000000aabbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 23
compare = 0
check_start

#                 1455
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a4 : 28771e63
  itype : 001000
  imm   : 000000000000029c
EX -----
  00000000000009a0 : ccd3839b
  op1     : 000000000abbccdd
  op2     : fffffffffffffccd
  alu     : 000000000abbc9aa
  rs1/rs2 : 7/13
  reg1/reg2 : 000000000abbccdd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000099c : 0aabc3b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000998 : 00813703
  reg[14] <= 000000000aabbccd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1456
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a4 : 28771e63
  itype : 001000
  imm   : 000000000000029c
EX -----
  00000000000009a0 : ccd3839b
  op1     : 000000000abbccdd
  op2     : fffffffffffffccd
  alu     : 000000000abbc9aa
  rs1/rs2 : 7/13
  reg1/reg2 : 000000000abbccdd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000099c : 0aabc3b7
  reg[ 7] <= 000000000aabc000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1457
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a4 : 28771e63
  itype : 001000
  imm   : 000000000000029c
EX -----
  00000000000009a0 : ccd3839b
  op1     : 000000000aabc000
  op2     : fffffffffffffccd
  alu     : 000000000aabbccd
  rs1/rs2 : 7/13
  reg1/reg2 : 000000000aabc000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1458
IF ------
     pc : 00000000000009bc
 is req : 0
 pc req : 00000000000009b8
ID ------
  00000000000009a8 : 03700193
  itype : 000010
  imm   : 0000000000000037
EX -----
  00000000000009a4 : 28771e63
  op1     : 000000000aabbccd
  op2     : 000000000aabc000
  alu     : 0000000015577ccd
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000aabbccd/000000000aabc000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000009a0 : ccd3839b
	mem stall : 0
	mem rdata : 0000000000000038
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1459
IF ------
     pc : 00000000000009c0
 is req : 1
 pc req : 00000000000009bc
ID ------
  00000000000009a8 : 03700193
  itype : 000010
  imm   : 0000000000000037
EX -----
  00000000000009a4 : 28771e63
  op1     : 000000000aabbccd
  op2     : 000000000aabc000
  alu     : 0000000015577ccd
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000aabbccd/000000000aabc000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000009a0 : ccd3839b
  reg[ 7] <= 000000000aabbccd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1460
IF ------
     pc : 00000000000009c4
 is req : 1
 pc req : 00000000000009c0
ID ------
  00000000000009a8 : 03700193
  itype : 000010
  imm   : 0000000000000037
EX -----
  00000000000009a4 : 28771e63
  op1     : 000000000aabbccd
  op2     : 000000000aabbccd
  alu     : 000000001557799a
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000aabbccd/000000000aabbccd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1461
IF ------
     pc : 00000000000009c8
 is req : 1
 pc req : 00000000000009c4
ID ------
  00000000000009ac : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000009a8 : 03700193
  op1     : 0000000000000000
  op2     : 0000000000000037
  alu     : 0000000000000037
  rs1/rs2 : 0/23
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009a4 : 28771e63
	mem stall : 0
	mem rdata : 0000000000000101
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1462
IF ------
     pc : 00000000000009cc
 is req : 1
 pc req : 00000000000009c8
ID ------
  00000000000009b0 : 65410113
  itype : 000010
  imm   : 0000000000000654
EX -----
  00000000000009ac : 00001117
  op1     : 00000000000009ac
  op2     : 0000000000001000
  alu     : 00000000000019ac
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009a8 : 03700193
	mem stall : 0
	mem rdata : 0000000000000026
WB ----
  00000000000009a4 : 28771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1463
IF ------
     pc : 00000000000009d0
 is req : 1
 pc req : 00000000000009cc
ID ------
  00000000000009b4 : 0daac0b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009b0 : 65410113
  op1     : 0000000000002000
  op2     : 0000000000000654
  alu     : 0000000000002654
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009ac : 00001117
	mem stall : 0
	mem rdata : 0000000000001a63
WB ----
  00000000000009a8 : 03700193
  reg[ 3] <= 0000000000000037
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1464
IF ------
     pc : 00000000000009d4
 is req : 1
 pc req : 00000000000009d0
ID ------
  00000000000009b4 : 0daac0b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009b0 : 65410113
  op1     : 0000000000002000
  op2     : 0000000000000654
  alu     : 0000000000002654
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009ac : 00001117
  reg[ 2] <= 00000000000019ac
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1465
IF ------
     pc : 00000000000009d4
 is req : 0
 pc req : 00000000000009d0
ID ------
  00000000000009b4 : 0daac0b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009b0 : 65410113
  op1     : 00000000000019ac
  op2     : 0000000000000654
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 00000000000019ac/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1466
IF ------
     pc : 00000000000009d4
 is req : 0
 pc req : 00000000000009d0
ID ------
  00000000000009b8 : bcc0809b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  00000000000009b4 : 0daac0b7
  op1     : 00000000000009b4
  op2     : 000000000daac000
  alu     : 000000000daac9b4
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009b0 : 65410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 21
compare = 0
check_start

#                 1467
IF ------
     pc : 00000000000009d4
 is req : 0
 pc req : 00000000000009d0
ID ------
  00000000000009bc : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  00000000000009b8 : bcc0809b
  op1     : 000000000aabbccd
  op2     : fffffffffffffbcc
  alu     : 000000000aabb899
  rs1/rs2 : 1/12
  reg1/reg2 : 000000000aabbccd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009b4 : 0daac0b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  00000000000009b0 : 65410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1468
IF ------
     pc : 00000000000009d4
 is req : 0
 pc req : 00000000000009d0
ID ------
  00000000000009bc : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  00000000000009b8 : bcc0809b
  op1     : 000000000aabbccd
  op2     : fffffffffffffbcc
  alu     : 000000000aabb899
  rs1/rs2 : 1/12
  reg1/reg2 : 000000000aabbccd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009b4 : 0daac0b7
  reg[ 1] <= 000000000daac000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1469
IF ------
     pc : 00000000000009d4
 is req : 0
 pc req : 00000000000009d0
ID ------
  00000000000009bc : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  00000000000009b8 : bcc0809b
  op1     : 000000000daac000
  op2     : fffffffffffffbcc
  alu     : 000000000daabbcc
  rs1/rs2 : 1/12
  reg1/reg2 : 000000000daac000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1470
IF ------
     pc : 00000000000009d4
 is req : 0
 pc req : 00000000000009d0
ID ------
  00000000000009c0 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000009bc : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000daac000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009b8 : bcc0809b
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1471
IF ------
     pc : 00000000000009d8
 is req : 1
 pc req : 00000000000009d4
ID ------
  00000000000009c0 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000009bc : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000daac000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009b8 : bcc0809b
  reg[ 1] <= 000000000daabbcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1472
IF ------
     pc : 00000000000009dc
 is req : 1
 pc req : 00000000000009d8
ID ------
  00000000000009c0 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000009bc : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000daabbcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1473
IF ------
     pc : 00000000000009e0
 is req : 1
 pc req : 00000000000009dc
ID ------
  00000000000009c4 : 0daac3b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009c0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009bc : 00113823
	mem stall : 1
	mem rdata : 0ddab0b762c10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1474
IF ------
     pc : 00000000000009e4
 is req : 1
 pc req : 00000000000009e0
ID ------
  00000000000009c4 : 0daac3b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009c0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009bc : 00113823
	mem stall : 1
	mem rdata : 00113c23bbc0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1475
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009c4 : 0daac3b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009c0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009bc : 00113823
	mem stall : 1
	mem rdata : 2233445566778899
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1476
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009c4 : 0daac3b7
  itype : 010000
  imm   : 000000000daac000
EX -----
  00000000000009c0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009bc : 00113823
	mem stall : 0
	mem rdata : 2233445566778899
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1477
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009c8 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  00000000000009c4 : 0daac3b7
  op1     : 00000000000009c4
  op2     : 000000000daac000
  alu     : 000000000daac9c4
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009c0 : 01013703
	mem stall : 1
	mem rdata : 00113c23bbc0809b
WB ----
  00000000000009bc : 00113823
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                 1478
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009c8 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  00000000000009c4 : 0daac3b7
  op1     : 00000000000009c4
  op2     : 000000000daac000
  alu     : 000000000daac9c4
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009c0 : 01013703
	mem stall : 1
	mem rdata : 00113c23bbc0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                 1479
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009c8 : bcc3839b
  itype : 000010
  imm   : fffffffffffffbcc
EX -----
  00000000000009c4 : 0daac3b7
  op1     : 00000000000009c4
  op2     : 000000000daac000
  alu     : 000000000daac9c4
  rs1/rs2 : 21/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009c0 : 01013703
	mem stall : 0
	mem rdata : 000000000daabbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                 1480
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009cc : 26771a63
  itype : 001000
  imm   : 0000000000000274
EX -----
  00000000000009c8 : bcc3839b
  op1     : 000000000aabbccd
  op2     : fffffffffffffbcc
  alu     : 000000000aabb899
  rs1/rs2 : 7/12
  reg1/reg2 : 000000000aabbccd/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009c4 : 0daac3b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  00000000000009c0 : 01013703
  reg[14] <= 000000000daabbcc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1481
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009cc : 26771a63
  itype : 001000
  imm   : 0000000000000274
EX -----
  00000000000009c8 : bcc3839b
  op1     : 000000000aabbccd
  op2     : fffffffffffffbcc
  alu     : 000000000aabb899
  rs1/rs2 : 7/12
  reg1/reg2 : 000000000aabbccd/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009c4 : 0daac3b7
  reg[ 7] <= 000000000daac000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1482
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009cc : 26771a63
  itype : 001000
  imm   : 0000000000000274
EX -----
  00000000000009c8 : bcc3839b
  op1     : 000000000daac000
  op2     : fffffffffffffbcc
  alu     : 000000000daabbcc
  rs1/rs2 : 7/12
  reg1/reg2 : 000000000daac000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1483
IF ------
     pc : 00000000000009e4
 is req : 0
 pc req : 00000000000009e0
ID ------
  00000000000009d0 : 03800193
  itype : 000010
  imm   : 0000000000000038
EX -----
  00000000000009cc : 26771a63
  op1     : 000000000daabbcc
  op2     : 000000000daac000
  alu     : 000000001b557bcc
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000daabbcc/000000000daac000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000009c8 : bcc3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1484
IF ------
     pc : 00000000000009e8
 is req : 1
 pc req : 00000000000009e4
ID ------
  00000000000009d0 : 03800193
  itype : 000010
  imm   : 0000000000000038
EX -----
  00000000000009cc : 26771a63
  op1     : 000000000daabbcc
  op2     : 000000000daac000
  alu     : 000000001b557bcc
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000daabbcc/000000000daac000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000009c8 : bcc3839b
  reg[ 7] <= 000000000daabbcc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1485
IF ------
     pc : 00000000000009ec
 is req : 1
 pc req : 00000000000009e8
ID ------
  00000000000009d0 : 03800193
  itype : 000010
  imm   : 0000000000000038
EX -----
  00000000000009cc : 26771a63
  op1     : 000000000daabbcc
  op2     : 000000000daabbcc
  alu     : 000000001b557798
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000daabbcc/000000000daabbcc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1486
IF ------
     pc : 00000000000009f0
 is req : 1
 pc req : 00000000000009ec
ID ------
  00000000000009d4 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000009d0 : 03800193
  op1     : 0000000000000000
  op2     : 0000000000000038
  alu     : 0000000000000038
  rs1/rs2 : 0/24
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009cc : 26771a63
	mem stall : 0
	mem rdata : 0000000000003703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                 1487
IF ------
     pc : 00000000000009f4
 is req : 1
 pc req : 00000000000009f0
ID ------
  00000000000009d8 : 62c10113
  itype : 000010
  imm   : 000000000000062c
EX -----
  00000000000009d4 : 00001117
  op1     : 00000000000009d4
  op2     : 0000000000001000
  alu     : 00000000000019d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009d0 : 03800193
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  00000000000009cc : 26771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1488
IF ------
     pc : 00000000000009f8
 is req : 1
 pc req : 00000000000009f4
ID ------
  00000000000009dc : 0ddab0b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009d8 : 62c10113
  op1     : 0000000000002000
  op2     : 000000000000062c
  alu     : 000000000000262c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009d4 : 00001117
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
  00000000000009d0 : 03800193
  reg[ 3] <= 0000000000000038
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1489
IF ------
     pc : 00000000000009fc
 is req : 1
 pc req : 00000000000009f8
ID ------
  00000000000009dc : 0ddab0b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009d8 : 62c10113
  op1     : 0000000000002000
  op2     : 000000000000062c
  alu     : 000000000000262c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009d4 : 00001117
  reg[ 2] <= 00000000000019d4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1490
IF ------
     pc : 00000000000009fc
 is req : 0
 pc req : 00000000000009f8
ID ------
  00000000000009dc : 0ddab0b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009d8 : 62c10113
  op1     : 00000000000019d4
  op2     : 000000000000062c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 00000000000019d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1491
IF ------
     pc : 00000000000009fc
 is req : 0
 pc req : 00000000000009f8
ID ------
  00000000000009e0 : bbc0809b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  00000000000009dc : 0ddab0b7
  op1     : 00000000000009dc
  op2     : 000000000ddab000
  alu     : 000000000ddab9dc
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009d8 : 62c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 21
compare = 0
check_start

#                 1492
IF ------
     pc : 00000000000009fc
 is req : 0
 pc req : 00000000000009f8
ID ------
  00000000000009e4 : 00113c23
  itype : 000100
  imm   : 0000000000000018
EX -----
  00000000000009e0 : bbc0809b
  op1     : 000000000daabbcc
  op2     : fffffffffffffbbc
  alu     : 000000000daab788
  rs1/rs2 : 1/28
  reg1/reg2 : 000000000daabbcc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009dc : 0ddab0b7
	mem stall : 0
	mem rdata : 0000111703900193
WB ----
  00000000000009d8 : 62c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1493
IF ------
     pc : 00000000000009fc
 is req : 0
 pc req : 00000000000009f8
ID ------
  00000000000009e4 : 00113c23
  itype : 000100
  imm   : 0000000000000018
EX -----
  00000000000009e0 : bbc0809b
  op1     : 000000000daabbcc
  op2     : fffffffffffffbbc
  alu     : 000000000daab788
  rs1/rs2 : 1/28
  reg1/reg2 : 000000000daabbcc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009dc : 0ddab0b7
  reg[ 1] <= 000000000ddab000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1494
IF ------
     pc : 00000000000009fc
 is req : 0
 pc req : 00000000000009f8
ID ------
  00000000000009e4 : 00113c23
  itype : 000100
  imm   : 0000000000000018
EX -----
  00000000000009e0 : bbc0809b
  op1     : 000000000ddab000
  op2     : fffffffffffffbbc
  alu     : 000000000ddaabbc
  rs1/rs2 : 1/28
  reg1/reg2 : 000000000ddab000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1495
IF ------
     pc : 00000000000009fc
 is req : 0
 pc req : 00000000000009f8
ID ------
  00000000000009e8 : 01813703
  itype : 000010
  imm   : 0000000000000018
EX -----
  00000000000009e4 : 00113c23
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ddab000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009e0 : bbc0809b
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1496
IF ------
     pc : 0000000000000a00
 is req : 1
 pc req : 00000000000009fc
ID ------
  00000000000009e8 : 01813703
  itype : 000010
  imm   : 0000000000000018
EX -----
  00000000000009e4 : 00113c23
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ddab000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009e0 : bbc0809b
  reg[ 1] <= 000000000ddaabbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1497
IF ------
     pc : 0000000000000a04
 is req : 1
 pc req : 0000000000000a00
ID ------
  00000000000009e8 : 01813703
  itype : 000010
  imm   : 0000000000000018
EX -----
  00000000000009e4 : 00113c23
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ddaabbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1498
IF ------
     pc : 0000000000000a08
 is req : 1
 pc req : 0000000000000a04
ID ------
  00000000000009ec : 0ddab3b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009e8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009e4 : 00113c23
	mem stall : 1
	mem rdata : 0cddb0b760410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1499
IF ------
     pc : 0000000000000a0c
 is req : 1
 pc req : 0000000000000a08
ID ------
  00000000000009ec : 0ddab3b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009e8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009e4 : 00113c23
	mem stall : 1
	mem rdata : 02113023abb0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1500
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009ec : 0ddab3b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009e8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009e4 : 00113c23
	mem stall : 1
	mem rdata : deadbeefdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1501
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009ec : 0ddab3b7
  itype : 010000
  imm   : 000000000ddab000
EX -----
  00000000000009e8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009e4 : 00113c23
	mem stall : 0
	mem rdata : deadbeefdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1502
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f0 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  00000000000009ec : 0ddab3b7
  op1     : 00000000000009ec
  op2     : 000000000ddab000
  alu     : 000000000ddab9ec
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009e8 : 01813703
	mem stall : 1
	mem rdata : 02113023abb0809b
WB ----
  00000000000009e4 : 00113c23
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                 1503
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f0 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  00000000000009ec : 0ddab3b7
  op1     : 00000000000009ec
  op2     : 000000000ddab000
  alu     : 000000000ddab9ec
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  00000000000009e8 : 01813703
	mem stall : 1
	mem rdata : 02113023abb0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                 1504
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f0 : bbc3839b
  itype : 000010
  imm   : fffffffffffffbbc
EX -----
  00000000000009ec : 0ddab3b7
  op1     : 00000000000009ec
  op2     : 000000000ddab000
  alu     : 000000000ddab9ec
  rs1/rs2 : 21/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009e8 : 01813703
	mem stall : 0
	mem rdata : 000000000ddaabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 21
compare = 0
check_start

#                 1505
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f4 : 24771663
  itype : 001000
  imm   : 000000000000024c
EX -----
  00000000000009f0 : bbc3839b
  op1     : 000000000daabbcc
  op2     : fffffffffffffbbc
  alu     : 000000000daab788
  rs1/rs2 : 7/28
  reg1/reg2 : 000000000daabbcc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009ec : 0ddab3b7
	mem stall : 0
	mem rdata : 02113023abb0809b
WB ----
  00000000000009e8 : 01813703
  reg[14] <= 000000000ddaabbc
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1506
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f4 : 24771663
  itype : 001000
  imm   : 000000000000024c
EX -----
  00000000000009f0 : bbc3839b
  op1     : 000000000daabbcc
  op2     : fffffffffffffbbc
  alu     : 000000000daab788
  rs1/rs2 : 7/28
  reg1/reg2 : 000000000daabbcc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009ec : 0ddab3b7
  reg[ 7] <= 000000000ddab000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1507
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f4 : 24771663
  itype : 001000
  imm   : 000000000000024c
EX -----
  00000000000009f0 : bbc3839b
  op1     : 000000000ddab000
  op2     : fffffffffffffbbc
  alu     : 000000000ddaabbc
  rs1/rs2 : 7/28
  reg1/reg2 : 000000000ddab000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1508
IF ------
     pc : 0000000000000a0c
 is req : 0
 pc req : 0000000000000a08
ID ------
  00000000000009f8 : 03900193
  itype : 000010
  imm   : 0000000000000039
EX -----
  00000000000009f4 : 24771663
  op1     : 000000000ddaabbc
  op2     : 000000000ddab000
  alu     : 000000001bb55bbc
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ddaabbc/000000000ddab000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  00000000000009f0 : bbc3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1509
IF ------
     pc : 0000000000000a10
 is req : 1
 pc req : 0000000000000a0c
ID ------
  00000000000009f8 : 03900193
  itype : 000010
  imm   : 0000000000000039
EX -----
  00000000000009f4 : 24771663
  op1     : 000000000ddaabbc
  op2     : 000000000ddab000
  alu     : 000000001bb55bbc
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ddaabbc/000000000ddab000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000009f0 : bbc3839b
  reg[ 7] <= 000000000ddaabbc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1510
IF ------
     pc : 0000000000000a14
 is req : 1
 pc req : 0000000000000a10
ID ------
  00000000000009f8 : 03900193
  itype : 000010
  imm   : 0000000000000039
EX -----
  00000000000009f4 : 24771663
  op1     : 000000000ddaabbc
  op2     : 000000000ddaabbc
  alu     : 000000001bb55778
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ddaabbc/000000000ddaabbc
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1511
IF ------
     pc : 0000000000000a18
 is req : 1
 pc req : 0000000000000a14
ID ------
  00000000000009fc : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  00000000000009f8 : 03900193
  op1     : 0000000000000000
  op2     : 0000000000000039
  alu     : 0000000000000039
  rs1/rs2 : 0/25
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009f4 : 24771663
	mem stall : 0
	mem rdata : 0000000000003703
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1512
IF ------
     pc : 0000000000000a1c
 is req : 1
 pc req : 0000000000000a18
ID ------
  0000000000000a00 : 60410113
  itype : 000010
  imm   : 0000000000000604
EX -----
  00000000000009fc : 00001117
  op1     : 00000000000009fc
  op2     : 0000000000001000
  alu     : 00000000000019fc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000009f8 : 03900193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  00000000000009f4 : 24771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1513
IF ------
     pc : 0000000000000a20
 is req : 1
 pc req : 0000000000000a1c
ID ------
  0000000000000a04 : 0cddb0b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a00 : 60410113
  op1     : 0000000000002000
  op2     : 0000000000000604
  alu     : 0000000000002604
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000009fc : 00001117
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  00000000000009f8 : 03900193
  reg[ 3] <= 0000000000000039
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1514
IF ------
     pc : 0000000000000a24
 is req : 1
 pc req : 0000000000000a20
ID ------
  0000000000000a04 : 0cddb0b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a00 : 60410113
  op1     : 0000000000002000
  op2     : 0000000000000604
  alu     : 0000000000002604
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000009fc : 00001117
  reg[ 2] <= 00000000000019fc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1515
IF ------
     pc : 0000000000000a24
 is req : 0
 pc req : 0000000000000a20
ID ------
  0000000000000a04 : 0cddb0b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a00 : 60410113
  op1     : 00000000000019fc
  op2     : 0000000000000604
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 00000000000019fc/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1516
IF ------
     pc : 0000000000000a24
 is req : 0
 pc req : 0000000000000a20
ID ------
  0000000000000a08 : abb0809b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  0000000000000a04 : 0cddb0b7
  op1     : 0000000000000a04
  op2     : 000000000cddb000
  alu     : 000000000cddba04
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a00 : 60410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 27
compare = 0
check_start

#                 1517
IF ------
     pc : 0000000000000a24
 is req : 0
 pc req : 0000000000000a20
ID ------
  0000000000000a0c : 02113023
  itype : 000100
  imm   : 0000000000000020
EX -----
  0000000000000a08 : abb0809b
  op1     : 000000000ddaabbc
  op2     : fffffffffffffabb
  alu     : 000000000ddaa677
  rs1/rs2 : 1/27
  reg1/reg2 : 000000000ddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a04 : 0cddb0b7
	mem stall : 0
	mem rdata : 0000111703a00193
WB ----
  0000000000000a00 : 60410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1518
IF ------
     pc : 0000000000000a24
 is req : 0
 pc req : 0000000000000a20
ID ------
  0000000000000a0c : 02113023
  itype : 000100
  imm   : 0000000000000020
EX -----
  0000000000000a08 : abb0809b
  op1     : 000000000ddaabbc
  op2     : fffffffffffffabb
  alu     : 000000000ddaa677
  rs1/rs2 : 1/27
  reg1/reg2 : 000000000ddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a04 : 0cddb0b7
  reg[ 1] <= 000000000cddb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1519
IF ------
     pc : 0000000000000a24
 is req : 0
 pc req : 0000000000000a20
ID ------
  0000000000000a0c : 02113023
  itype : 000100
  imm   : 0000000000000020
EX -----
  0000000000000a08 : abb0809b
  op1     : 000000000cddb000
  op2     : fffffffffffffabb
  alu     : 000000000cddaabb
  rs1/rs2 : 1/27
  reg1/reg2 : 000000000cddb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1520
IF ------
     pc : 0000000000000a24
 is req : 0
 pc req : 0000000000000a20
ID ------
  0000000000000a10 : 02013703
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000a0c : 02113023
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000cddb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a08 : abb0809b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1521
IF ------
     pc : 0000000000000a28
 is req : 1
 pc req : 0000000000000a24
ID ------
  0000000000000a10 : 02013703
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000a0c : 02113023
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000cddb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a08 : abb0809b
  reg[ 1] <= 000000000cddaabb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1522
IF ------
     pc : 0000000000000a2c
 is req : 1
 pc req : 0000000000000a28
ID ------
  0000000000000a10 : 02013703
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000a0c : 02113023
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000cddaabb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1523
IF ------
     pc : 0000000000000a30
 is req : 1
 pc req : 0000000000000a2c
ID ------
  0000000000000a14 : 0cddb3b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a10 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a0c : 02113023
	mem stall : 1
	mem rdata : 0ccde0b75dc10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1524
IF ------
     pc : 0000000000000a34
 is req : 1
 pc req : 0000000000000a30
ID ------
  0000000000000a14 : 0cddb3b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a10 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a0c : 02113023
	mem stall : 1
	mem rdata : 02113423aab0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1525
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a14 : 0cddb3b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a10 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a0c : 02113023
	mem stall : 1
	mem rdata : deadbeefdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1526
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a14 : 0cddb3b7
  itype : 010000
  imm   : 000000000cddb000
EX -----
  0000000000000a10 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a0c : 02113023
	mem stall : 0
	mem rdata : deadbeefdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1527
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a18 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  0000000000000a14 : 0cddb3b7
  op1     : 0000000000000a14
  op2     : 000000000cddb000
  alu     : 000000000cddba14
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a10 : 02013703
	mem stall : 1
	mem rdata : 02113423aab0809b
WB ----
  0000000000000a0c : 02113023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                 1528
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a18 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  0000000000000a14 : 0cddb3b7
  op1     : 0000000000000a14
  op2     : 000000000cddb000
  alu     : 000000000cddba14
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a10 : 02013703
	mem stall : 1
	mem rdata : 02113423aab0809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                 1529
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a18 : abb3839b
  itype : 000010
  imm   : fffffffffffffabb
EX -----
  0000000000000a14 : 0cddb3b7
  op1     : 0000000000000a14
  op2     : 000000000cddb000
  alu     : 000000000cddba14
  rs1/rs2 : 27/13
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a10 : 02013703
	mem stall : 0
	mem rdata : 000000000cddaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                 1530
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a1c : 22771263
  itype : 001000
  imm   : 0000000000000224
EX -----
  0000000000000a18 : abb3839b
  op1     : 000000000ddaabbc
  op2     : fffffffffffffabb
  alu     : 000000000ddaa677
  rs1/rs2 : 7/27
  reg1/reg2 : 000000000ddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a14 : 0cddb3b7
	mem stall : 0
	mem rdata : 02113423aab0809b
WB ----
  0000000000000a10 : 02013703
  reg[14] <= 000000000cddaabb
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1531
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a1c : 22771263
  itype : 001000
  imm   : 0000000000000224
EX -----
  0000000000000a18 : abb3839b
  op1     : 000000000ddaabbc
  op2     : fffffffffffffabb
  alu     : 000000000ddaa677
  rs1/rs2 : 7/27
  reg1/reg2 : 000000000ddaabbc/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a14 : 0cddb3b7
  reg[ 7] <= 000000000cddb000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1532
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a1c : 22771263
  itype : 001000
  imm   : 0000000000000224
EX -----
  0000000000000a18 : abb3839b
  op1     : 000000000cddb000
  op2     : fffffffffffffabb
  alu     : 000000000cddaabb
  rs1/rs2 : 7/27
  reg1/reg2 : 000000000cddb000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1533
IF ------
     pc : 0000000000000a34
 is req : 0
 pc req : 0000000000000a30
ID ------
  0000000000000a20 : 03a00193
  itype : 000010
  imm   : 000000000000003a
EX -----
  0000000000000a1c : 22771263
  op1     : 000000000cddaabb
  op2     : 000000000cddb000
  alu     : 0000000019bb5abb
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000cddaabb/000000000cddb000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000a18 : abb3839b
	mem stall : 0
	mem rdata : ffffffffffffffaa
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1534
IF ------
     pc : 0000000000000a38
 is req : 1
 pc req : 0000000000000a34
ID ------
  0000000000000a20 : 03a00193
  itype : 000010
  imm   : 000000000000003a
EX -----
  0000000000000a1c : 22771263
  op1     : 000000000cddaabb
  op2     : 000000000cddb000
  alu     : 0000000019bb5abb
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000cddaabb/000000000cddb000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000a18 : abb3839b
  reg[ 7] <= 000000000cddaabb
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1535
IF ------
     pc : 0000000000000a3c
 is req : 1
 pc req : 0000000000000a38
ID ------
  0000000000000a20 : 03a00193
  itype : 000010
  imm   : 000000000000003a
EX -----
  0000000000000a1c : 22771263
  op1     : 000000000cddaabb
  op2     : 000000000cddaabb
  alu     : 0000000019bb5576
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000cddaabb/000000000cddaabb
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1536
IF ------
     pc : 0000000000000a40
 is req : 1
 pc req : 0000000000000a3c
ID ------
  0000000000000a24 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000a20 : 03a00193
  op1     : 0000000000000000
  op2     : 000000000000003a
  alu     : 000000000000003a
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a1c : 22771263
	mem stall : 0
	mem rdata : 0000000000000ccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1537
IF ------
     pc : 0000000000000a44
 is req : 1
 pc req : 0000000000000a40
ID ------
  0000000000000a28 : 5dc10113
  itype : 000010
  imm   : 00000000000005dc
EX -----
  0000000000000a24 : 00001117
  op1     : 0000000000000a24
  op2     : 0000000000001000
  alu     : 0000000000001a24
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a20 : 03a00193
	mem stall : 0
	mem rdata : ffffffffffffffb3
WB ----
  0000000000000a1c : 22771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1538
IF ------
     pc : 0000000000000a48
 is req : 1
 pc req : 0000000000000a44
ID ------
  0000000000000a2c : 0ccde0b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a28 : 5dc10113
  op1     : 0000000000002000
  op2     : 00000000000005dc
  alu     : 00000000000025dc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a24 : 00001117
	mem stall : 0
	mem rdata : 0000000000001e63
WB ----
  0000000000000a20 : 03a00193
  reg[ 3] <= 000000000000003a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1539
IF ------
     pc : 0000000000000a4c
 is req : 1
 pc req : 0000000000000a48
ID ------
  0000000000000a2c : 0ccde0b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a28 : 5dc10113
  op1     : 0000000000002000
  op2     : 00000000000005dc
  alu     : 00000000000025dc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a24 : 00001117
  reg[ 2] <= 0000000000001a24
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1540
IF ------
     pc : 0000000000000a4c
 is req : 0
 pc req : 0000000000000a48
ID ------
  0000000000000a2c : 0ccde0b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a28 : 5dc10113
  op1     : 0000000000001a24
  op2     : 00000000000005dc
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001a24/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1541
IF ------
     pc : 0000000000000a4c
 is req : 0
 pc req : 0000000000000a48
ID ------
  0000000000000a30 : aab0809b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000a2c : 0ccde0b7
  op1     : 0000000000000a2c
  op2     : 000000000ccde000
  alu     : 000000000ccdea2c
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a28 : 5dc10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr = 27
compare = 0
check_start

#                 1542
IF ------
     pc : 0000000000000a4c
 is req : 0
 pc req : 0000000000000a48
ID ------
  0000000000000a34 : 02113423
  itype : 000100
  imm   : 0000000000000028
EX -----
  0000000000000a30 : aab0809b
  op1     : 000000000cddaabb
  op2     : fffffffffffffaab
  alu     : 000000000cdda566
  rs1/rs2 : 1/11
  reg1/reg2 : 000000000cddaabb/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a2c : 0ccde0b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  0000000000000a28 : 5dc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1543
IF ------
     pc : 0000000000000a4c
 is req : 0
 pc req : 0000000000000a48
ID ------
  0000000000000a34 : 02113423
  itype : 000100
  imm   : 0000000000000028
EX -----
  0000000000000a30 : aab0809b
  op1     : 000000000cddaabb
  op2     : fffffffffffffaab
  alu     : 000000000cdda566
  rs1/rs2 : 1/11
  reg1/reg2 : 000000000cddaabb/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a2c : 0ccde0b7
  reg[ 1] <= 000000000ccde000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1544
IF ------
     pc : 0000000000000a4c
 is req : 0
 pc req : 0000000000000a48
ID ------
  0000000000000a34 : 02113423
  itype : 000100
  imm   : 0000000000000028
EX -----
  0000000000000a30 : aab0809b
  op1     : 000000000ccde000
  op2     : fffffffffffffaab
  alu     : 000000000ccddaab
  rs1/rs2 : 1/11
  reg1/reg2 : 000000000ccde000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1545
IF ------
     pc : 0000000000000a4c
 is req : 0
 pc req : 0000000000000a48
ID ------
  0000000000000a38 : 02813703
  itype : 000010
  imm   : 0000000000000028
EX -----
  0000000000000a34 : 02113423
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ccde000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a30 : aab0809b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1546
IF ------
     pc : 0000000000000a50
 is req : 1
 pc req : 0000000000000a4c
ID ------
  0000000000000a38 : 02813703
  itype : 000010
  imm   : 0000000000000028
EX -----
  0000000000000a34 : 02113423
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ccde000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a30 : aab0809b
  reg[ 1] <= 000000000ccddaab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1547
IF ------
     pc : 0000000000000a54
 is req : 1
 pc req : 0000000000000a50
ID ------
  0000000000000a38 : 02813703
  itype : 000010
  imm   : 0000000000000028
EX -----
  0000000000000a34 : 02113423
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ccddaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1548
IF ------
     pc : 0000000000000a58
 is req : 1
 pc req : 0000000000000a54
ID ------
  0000000000000a3c : 0ccde3b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a38 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a34 : 02113423
	mem stall : 1
	mem rdata : 001120b75b410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1549
IF ------
     pc : 0000000000000a5c
 is req : 1
 pc req : 0000000000000a58
ID ------
  0000000000000a3c : 0ccde3b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a38 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a34 : 02113423
	mem stall : 1
	mem rdata : 001130232330809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1550
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a3c : 0ccde3b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a38 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a34 : 02113423
	mem stall : 1
	mem rdata : deadbeefdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1551
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a3c : 0ccde3b7
  itype : 010000
  imm   : 000000000ccde000
EX -----
  0000000000000a38 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a34 : 02113423
	mem stall : 0
	mem rdata : deadbeefdeadbeef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1552
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a40 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000a3c : 0ccde3b7
  op1     : 0000000000000a3c
  op2     : 000000000ccde000
  alu     : 000000000ccdea3c
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a38 : 02813703
	mem stall : 1
	mem rdata : 001130232330809b
WB ----
  0000000000000a34 : 02113423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                 1553
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a40 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000a3c : 0ccde3b7
  op1     : 0000000000000a3c
  op2     : 000000000ccde000
  alu     : 000000000ccdea3c
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a38 : 02813703
	mem stall : 1
	mem rdata : 001130232330809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                 1554
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a40 : aab3839b
  itype : 000010
  imm   : fffffffffffffaab
EX -----
  0000000000000a3c : 0ccde3b7
  op1     : 0000000000000a3c
  op2     : 000000000ccde000
  alu     : 000000000ccdea3c
  rs1/rs2 : 27/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a38 : 02813703
	mem stall : 0
	mem rdata : 000000000ccddaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr = 27
compare = 0
check_start

#                 1555
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a44 : 1e771e63
  itype : 001000
  imm   : 00000000000001fc
EX -----
  0000000000000a40 : aab3839b
  op1     : 000000000cddaabb
  op2     : fffffffffffffaab
  alu     : 000000000cdda566
  rs1/rs2 : 7/11
  reg1/reg2 : 000000000cddaabb/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a3c : 0ccde3b7
	mem stall : 0
	mem rdata : 0000000000113023
WB ----
  0000000000000a38 : 02813703
  reg[14] <= 000000000ccddaab
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1556
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a44 : 1e771e63
  itype : 001000
  imm   : 00000000000001fc
EX -----
  0000000000000a40 : aab3839b
  op1     : 000000000cddaabb
  op2     : fffffffffffffaab
  alu     : 000000000cdda566
  rs1/rs2 : 7/11
  reg1/reg2 : 000000000cddaabb/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a3c : 0ccde3b7
  reg[ 7] <= 000000000ccde000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1557
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a44 : 1e771e63
  itype : 001000
  imm   : 00000000000001fc
EX -----
  0000000000000a40 : aab3839b
  op1     : 000000000ccde000
  op2     : fffffffffffffaab
  alu     : 000000000ccddaab
  rs1/rs2 : 7/11
  reg1/reg2 : 000000000ccde000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1558
IF ------
     pc : 0000000000000a5c
 is req : 0
 pc req : 0000000000000a58
ID ------
  0000000000000a48 : 03b00193
  itype : 000010
  imm   : 000000000000003b
EX -----
  0000000000000a44 : 1e771e63
  op1     : 000000000ccddaab
  op2     : 000000000ccde000
  alu     : 00000000199bbaab
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ccddaab/000000000ccde000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000a40 : aab3839b
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1559
IF ------
     pc : 0000000000000a60
 is req : 1
 pc req : 0000000000000a5c
ID ------
  0000000000000a48 : 03b00193
  itype : 000010
  imm   : 000000000000003b
EX -----
  0000000000000a44 : 1e771e63
  op1     : 000000000ccddaab
  op2     : 000000000ccde000
  alu     : 00000000199bbaab
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ccddaab/000000000ccde000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000a40 : aab3839b
  reg[ 7] <= 000000000ccddaab
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1560
IF ------
     pc : 0000000000000a64
 is req : 1
 pc req : 0000000000000a60
ID ------
  0000000000000a48 : 03b00193
  itype : 000010
  imm   : 000000000000003b
EX -----
  0000000000000a44 : 1e771e63
  op1     : 000000000ccddaab
  op2     : 000000000ccddaab
  alu     : 00000000199bb556
  rs1/rs2 : 14/7
  reg1/reg2 : 000000000ccddaab/000000000ccddaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1561
IF ------
     pc : 0000000000000a68
 is req : 1
 pc req : 0000000000000a64
ID ------
  0000000000000a4c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000a48 : 03b00193
  op1     : 0000000000000000
  op2     : 000000000000003b
  alu     : 000000000000003b
  rs1/rs2 : 0/27
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a44 : 1e771e63
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1562
IF ------
     pc : 0000000000000a6c
 is req : 1
 pc req : 0000000000000a68
ID ------
  0000000000000a50 : 5b410113
  itype : 000010
  imm   : 00000000000005b4
EX -----
  0000000000000a4c : 00001117
  op1     : 0000000000000a4c
  op2     : 0000000000001000
  alu     : 0000000000001a4c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a48 : 03b00193
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000a44 : 1e771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1563
IF ------
     pc : 0000000000000a70
 is req : 1
 pc req : 0000000000000a6c
ID ------
  0000000000000a54 : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a50 : 5b410113
  op1     : 0000000000002000
  op2     : 00000000000005b4
  alu     : 00000000000025b4
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a4c : 00001117
	mem stall : 0
	mem rdata : 0000000000001a63
WB ----
  0000000000000a48 : 03b00193
  reg[ 3] <= 000000000000003b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1564
IF ------
     pc : 0000000000000a74
 is req : 1
 pc req : 0000000000000a70
ID ------
  0000000000000a54 : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a50 : 5b410113
  op1     : 0000000000002000
  op2     : 00000000000005b4
  alu     : 00000000000025b4
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a4c : 00001117
  reg[ 2] <= 0000000000001a4c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1565
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a54 : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a50 : 5b410113
  op1     : 0000000000001a4c
  op2     : 00000000000005b4
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000001a4c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1566
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a58 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000a54 : 001120b7
  op1     : 0000000000000a54
  op2     : 0000000000112000
  alu     : 0000000000112a54
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000001a4c/000000000ccddaab
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a50 : 5b410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1567
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a58 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000a54 : 001120b7
  op1     : 0000000000000a54
  op2     : 0000000000112000
  alu     : 0000000000112a54
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000001a4c/000000000ccddaab
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a50 : 5b410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1568
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a58 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000a54 : 001120b7
  op1     : 0000000000000a54
  op2     : 0000000000112000
  alu     : 0000000000112a54
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/000000000ccddaab
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1569
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a5c : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000a58 : 2330809b
  op1     : 000000000ccddaab
  op2     : 0000000000000233
  alu     : 000000000ccddcde
  rs1/rs2 : 1/19
  reg1/reg2 : 000000000ccddaab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a54 : 001120b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1570
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a5c : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000a58 : 2330809b
  op1     : 000000000ccddaab
  op2     : 0000000000000233
  alu     : 000000000ccddcde
  rs1/rs2 : 1/19
  reg1/reg2 : 000000000ccddaab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a54 : 001120b7
  reg[ 1] <= 0000000000112000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1571
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a5c : 00113023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000a58 : 2330809b
  op1     : 0000000000112000
  op2     : 0000000000000233
  alu     : 0000000000112233
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000112000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1572
IF ------
     pc : 0000000000000a74
 is req : 0
 pc req : 0000000000000a70
ID ------
  0000000000000a60 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000a5c : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a58 : 2330809b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1573
IF ------
     pc : 0000000000000a78
 is req : 1
 pc req : 0000000000000a74
ID ------
  0000000000000a60 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000a5c : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a58 : 2330809b
  reg[ 1] <= 0000000000112233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1574
IF ------
     pc : 0000000000000a7c
 is req : 1
 pc req : 0000000000000a78
ID ------
  0000000000000a60 : 00013703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000a5c : 00113023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1575
IF ------
     pc : 0000000000000a80
 is req : 1
 pc req : 0000000000000a7c
ID ------
  0000000000000a64 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a60 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a5c : 00113023
	mem stall : 1
	mem rdata : 300110b758c10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1576
IF ------
     pc : 0000000000000a84
 is req : 1
 pc req : 0000000000000a80
ID ------
  0000000000000a64 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a60 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a5c : 00113023
	mem stall : 1
	mem rdata : 001134232230809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1577
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a64 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a60 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a5c : 00113023
	mem stall : 1
	mem rdata : 000000000abbccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1578
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a64 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000a60 : 00013703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a5c : 00113023
	mem stall : 0
	mem rdata : 000000000abbccdd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1579
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a68 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000a64 : 001123b7
  op1     : 0000000000000a64
  op2     : 0000000000112000
  alu     : 0000000000112a64
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a60 : 00013703
	mem stall : 1
	mem rdata : 001134232230809b
WB ----
  0000000000000a5c : 00113023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1580
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a68 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000a64 : 001123b7
  op1     : 0000000000000a64
  op2     : 0000000000112000
  alu     : 0000000000112a64
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a60 : 00013703
	mem stall : 1
	mem rdata : 001134232230809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1581
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a68 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000a64 : 001123b7
  op1     : 0000000000000a64
  op2     : 0000000000112000
  alu     : 0000000000112a64
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a60 : 00013703
	mem stall : 0
	mem rdata : 0000000000112233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1582
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a6c : 1c771a63
  itype : 001000
  imm   : 00000000000001d4
EX -----
  0000000000000a68 : 2333839b
  op1     : 000000000ccddaab
  op2     : 0000000000000233
  alu     : 000000000ccddcde
  rs1/rs2 : 7/19
  reg1/reg2 : 000000000ccddaab/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a64 : 001123b7
	mem stall : 0
	mem rdata : 0000000000113423
WB ----
  0000000000000a60 : 00013703
  reg[14] <= 0000000000112233
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1583
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a6c : 1c771a63
  itype : 001000
  imm   : 00000000000001d4
EX -----
  0000000000000a68 : 2333839b
  op1     : 000000000ccddaab
  op2     : 0000000000000233
  alu     : 000000000ccddcde
  rs1/rs2 : 7/19
  reg1/reg2 : 000000000ccddaab/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a64 : 001123b7
  reg[ 7] <= 0000000000112000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1584
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a6c : 1c771a63
  itype : 001000
  imm   : 00000000000001d4
EX -----
  0000000000000a68 : 2333839b
  op1     : 0000000000112000
  op2     : 0000000000000233
  alu     : 0000000000112233
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000112000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1585
IF ------
     pc : 0000000000000a84
 is req : 0
 pc req : 0000000000000a80
ID ------
  0000000000000a70 : 03c00193
  itype : 000010
  imm   : 000000000000003c
EX -----
  0000000000000a6c : 1c771a63
  op1     : 0000000000112233
  op2     : 0000000000112000
  alu     : 0000000000224233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000a68 : 2333839b
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1586
IF ------
     pc : 0000000000000a88
 is req : 1
 pc req : 0000000000000a84
ID ------
  0000000000000a70 : 03c00193
  itype : 000010
  imm   : 000000000000003c
EX -----
  0000000000000a6c : 1c771a63
  op1     : 0000000000112233
  op2     : 0000000000112000
  alu     : 0000000000224233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000a68 : 2333839b
  reg[ 7] <= 0000000000112233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1587
IF ------
     pc : 0000000000000a8c
 is req : 1
 pc req : 0000000000000a88
ID ------
  0000000000000a70 : 03c00193
  itype : 000010
  imm   : 000000000000003c
EX -----
  0000000000000a6c : 1c771a63
  op1     : 0000000000112233
  op2     : 0000000000112233
  alu     : 0000000000224466
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1588
IF ------
     pc : 0000000000000a90
 is req : 1
 pc req : 0000000000000a8c
ID ------
  0000000000000a74 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000a70 : 03c00193
  op1     : 0000000000000000
  op2     : 000000000000003c
  alu     : 000000000000003c
  rs1/rs2 : 0/28
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a6c : 1c771a63
	mem stall : 0
	mem rdata : 0000000000003001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                 1589
IF ------
     pc : 0000000000000a94
 is req : 1
 pc req : 0000000000000a90
ID ------
  0000000000000a78 : 58c10113
  itype : 000010
  imm   : 000000000000058c
EX -----
  0000000000000a74 : 00001117
  op1     : 0000000000000a74
  op2     : 0000000000001000
  alu     : 0000000000001a74
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a70 : 03c00193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000a6c : 1c771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1590
IF ------
     pc : 0000000000000a98
 is req : 1
 pc req : 0000000000000a94
ID ------
  0000000000000a7c : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a78 : 58c10113
  op1     : 0000000000002000
  op2     : 000000000000058c
  alu     : 000000000000258c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a74 : 00001117
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
  0000000000000a70 : 03c00193
  reg[ 3] <= 000000000000003c
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1591
IF ------
     pc : 0000000000000a9c
 is req : 1
 pc req : 0000000000000a98
ID ------
  0000000000000a7c : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a78 : 58c10113
  op1     : 0000000000002000
  op2     : 000000000000058c
  alu     : 000000000000258c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a74 : 00001117
  reg[ 2] <= 0000000000001a74
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1592
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a7c : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a78 : 58c10113
  op1     : 0000000000001a74
  op2     : 000000000000058c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000001a74/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1593
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a80 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000a7c : 300110b7
  op1     : 0000000000000a7c
  op2     : 0000000030011000
  alu     : 0000000030011a7c
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000001a74/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a78 : 58c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1594
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a80 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000a7c : 300110b7
  op1     : 0000000000000a7c
  op2     : 0000000030011000
  alu     : 0000000030011a7c
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000001a74/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a78 : 58c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1595
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a80 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000a7c : 300110b7
  op1     : 0000000000000a7c
  op2     : 0000000030011000
  alu     : 0000000030011a7c
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1596
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a84 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000a80 : 2230809b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000112233/000000000000003c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a7c : 300110b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1597
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a84 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000a80 : 2230809b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000000112233/000000000000003c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a7c : 300110b7
  reg[ 1] <= 0000000030011000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1598
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a84 : 00113423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000a80 : 2230809b
  op1     : 0000000030011000
  op2     : 0000000000000223
  alu     : 0000000030011223
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000030011000/000000000000003c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1599
IF ------
     pc : 0000000000000a9c
 is req : 0
 pc req : 0000000000000a98
ID ------
  0000000000000a88 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000a84 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a80 : 2230809b
	mem stall : 0
	mem rdata : 0000000000000003
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1600
IF ------
     pc : 0000000000000aa0
 is req : 1
 pc req : 0000000000000a9c
ID ------
  0000000000000a88 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000a84 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a80 : 2230809b
  reg[ 1] <= 0000000030011223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1601
IF ------
     pc : 0000000000000aa4
 is req : 1
 pc req : 0000000000000aa0
ID ------
  0000000000000a88 : 00813703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000a84 : 00113423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1602
IF ------
     pc : 0000000000000aa8
 is req : 1
 pc req : 0000000000000aa4
ID ------
  0000000000000a8c : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a88 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a84 : 00113423
	mem stall : 1
	mem rdata : 330010b756410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1603
IF ------
     pc : 0000000000000aac
 is req : 1
 pc req : 0000000000000aa8
ID ------
  0000000000000a8c : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a88 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a84 : 00113423
	mem stall : 1
	mem rdata : 001138231220809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1604
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a8c : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a88 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a84 : 00113423
	mem stall : 1
	mem rdata : 000000000aabbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1605
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a8c : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000a88 : 00813703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a84 : 00113423
	mem stall : 0
	mem rdata : 000000000aabbccd
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1606
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a90 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000a8c : 300113b7
  op1     : 0000000000000a8c
  op2     : 0000000030011000
  alu     : 0000000030011a8c
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a88 : 00813703
	mem stall : 1
	mem rdata : 001138231220809b
WB ----
  0000000000000a84 : 00113423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1607
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a90 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000a8c : 300113b7
  op1     : 0000000000000a8c
  op2     : 0000000030011000
  alu     : 0000000030011a8c
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000a88 : 00813703
	mem stall : 1
	mem rdata : 001138231220809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1608
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a90 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000a8c : 300113b7
  op1     : 0000000000000a8c
  op2     : 0000000030011000
  alu     : 0000000030011a8c
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a88 : 00813703
	mem stall : 0
	mem rdata : 0000000030011223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1609
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a94 : 1a771663
  itype : 001000
  imm   : 00000000000001ac
EX -----
  0000000000000a90 : 2233839b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000112233/000000000000003c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a8c : 300113b7
	mem stall : 0
	mem rdata : 0000000000003823
WB ----
  0000000000000a88 : 00813703
  reg[14] <= 0000000030011223
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1610
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a94 : 1a771663
  itype : 001000
  imm   : 00000000000001ac
EX -----
  0000000000000a90 : 2233839b
  op1     : 0000000000112233
  op2     : 0000000000000223
  alu     : 0000000000112456
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000000112233/000000000000003c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a8c : 300113b7
  reg[ 7] <= 0000000030011000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1611
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a94 : 1a771663
  itype : 001000
  imm   : 00000000000001ac
EX -----
  0000000000000a90 : 2233839b
  op1     : 0000000030011000
  op2     : 0000000000000223
  alu     : 0000000030011223
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000030011000/000000000000003c
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1612
IF ------
     pc : 0000000000000aac
 is req : 0
 pc req : 0000000000000aa8
ID ------
  0000000000000a98 : 03d00193
  itype : 000010
  imm   : 000000000000003d
EX -----
  0000000000000a94 : 1a771663
  op1     : 0000000030011223
  op2     : 0000000030011000
  alu     : 0000000060022223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000a90 : 2233839b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1613
IF ------
     pc : 0000000000000ab0
 is req : 1
 pc req : 0000000000000aac
ID ------
  0000000000000a98 : 03d00193
  itype : 000010
  imm   : 000000000000003d
EX -----
  0000000000000a94 : 1a771663
  op1     : 0000000030011223
  op2     : 0000000030011000
  alu     : 0000000060022223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000a90 : 2233839b
  reg[ 7] <= 0000000030011223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1614
IF ------
     pc : 0000000000000ab4
 is req : 1
 pc req : 0000000000000ab0
ID ------
  0000000000000a98 : 03d00193
  itype : 000010
  imm   : 000000000000003d
EX -----
  0000000000000a94 : 1a771663
  op1     : 0000000030011223
  op2     : 0000000030011223
  alu     : 0000000060022446
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1615
IF ------
     pc : 0000000000000ab8
 is req : 1
 pc req : 0000000000000ab4
ID ------
  0000000000000a9c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000a98 : 03d00193
  op1     : 0000000000000000
  op2     : 000000000000003d
  alu     : 000000000000003d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a94 : 1a771663
	mem stall : 0
	mem rdata : 0000000000003300
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1616
IF ------
     pc : 0000000000000abc
 is req : 1
 pc req : 0000000000000ab8
ID ------
  0000000000000aa0 : 56410113
  itype : 000010
  imm   : 0000000000000564
EX -----
  0000000000000a9c : 00001117
  op1     : 0000000000000a9c
  op2     : 0000000000001000
  alu     : 0000000000001a9c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000a98 : 03d00193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000a94 : 1a771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1617
IF ------
     pc : 0000000000000ac0
 is req : 1
 pc req : 0000000000000abc
ID ------
  0000000000000aa4 : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000aa0 : 56410113
  op1     : 0000000000002000
  op2     : 0000000000000564
  alu     : 0000000000002564
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000a9c : 00001117
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  0000000000000a98 : 03d00193
  reg[ 3] <= 000000000000003d
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1618
IF ------
     pc : 0000000000000ac4
 is req : 1
 pc req : 0000000000000ac0
ID ------
  0000000000000aa4 : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000aa0 : 56410113
  op1     : 0000000000002000
  op2     : 0000000000000564
  alu     : 0000000000002564
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000a9c : 00001117
  reg[ 2] <= 0000000000001a9c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1619
IF ------
     pc : 0000000000000ac4
 is req : 0
 pc req : 0000000000000ac0
ID ------
  0000000000000aa4 : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000aa0 : 56410113
  op1     : 0000000000001a9c
  op2     : 0000000000000564
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000001a9c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1620
IF ------
     pc : 0000000000000ac4
 is req : 0
 pc req : 0000000000000ac0
ID ------
  0000000000000aa8 : 1220809b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000aa4 : 330010b7
  op1     : 0000000000000aa4
  op2     : 0000000033001000
  alu     : 0000000033001aa4
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000aa0 : 56410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1621
IF ------
     pc : 0000000000000ac4
 is req : 0
 pc req : 0000000000000ac0
ID ------
  0000000000000aac : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000aa8 : 1220809b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000030011223/0000000000001a9c
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000aa4 : 330010b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  0000000000000aa0 : 56410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1622
IF ------
     pc : 0000000000000ac4
 is req : 0
 pc req : 0000000000000ac0
ID ------
  0000000000000aac : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000aa8 : 1220809b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000030011223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000aa4 : 330010b7
  reg[ 1] <= 0000000033001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1623
IF ------
     pc : 0000000000000ac4
 is req : 0
 pc req : 0000000000000ac0
ID ------
  0000000000000aac : 00113823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000aa8 : 1220809b
  op1     : 0000000033001000
  op2     : 0000000000000122
  alu     : 0000000033001122
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000033001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1624
IF ------
     pc : 0000000000000ac4
 is req : 0
 pc req : 0000000000000ac0
ID ------
  0000000000000ab0 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000aac : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000aa8 : 1220809b
	mem stall : 0
	mem rdata : ffffffffffffffe0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1625
IF ------
     pc : 0000000000000ac8
 is req : 1
 pc req : 0000000000000ac4
ID ------
  0000000000000ab0 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000aac : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000aa8 : 1220809b
  reg[ 1] <= 0000000033001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1626
IF ------
     pc : 0000000000000acc
 is req : 1
 pc req : 0000000000000ac8
ID ------
  0000000000000ab0 : 01013703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000aac : 00113823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1627
IF ------
     pc : 0000000000000ad0
 is req : 1
 pc req : 0000000000000acc
ID ------
  0000000000000ab4 : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000ab0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000aac : 00113823
	mem stall : 1
	mem rdata : 233000b753c10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1628
IF ------
     pc : 0000000000000ad4
 is req : 1
 pc req : 0000000000000ad0
ID ------
  0000000000000ab4 : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000ab0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000aac : 00113823
	mem stall : 1
	mem rdata : 00113c231120809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1629
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000ab4 : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000ab0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000aac : 00113823
	mem stall : 1
	mem rdata : 000000000daabbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1630
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000ab4 : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000ab0 : 01013703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000aac : 00113823
	mem stall : 0
	mem rdata : 000000000daabbcc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1631
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000ab8 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000ab4 : 330013b7
  op1     : 0000000000000ab4
  op2     : 0000000033001000
  alu     : 0000000033001ab4
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ab0 : 01013703
	mem stall : 1
	mem rdata : 00113c231120809b
WB ----
  0000000000000aac : 00113823
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1632
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000ab8 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000ab4 : 330013b7
  op1     : 0000000000000ab4
  op2     : 0000000033001000
  alu     : 0000000033001ab4
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ab0 : 01013703
	mem stall : 1
	mem rdata : 00113c231120809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1633
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000ab8 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000ab4 : 330013b7
  op1     : 0000000000000ab4
  op2     : 0000000033001000
  alu     : 0000000033001ab4
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ab0 : 01013703
	mem stall : 0
	mem rdata : 0000000033001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1634
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000abc : 18771263
  itype : 001000
  imm   : 0000000000000184
EX -----
  0000000000000ab8 : 1223839b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000030011223/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000ab4 : 330013b7
	mem stall : 0
	mem rdata : 0000000000003c23
WB ----
  0000000000000ab0 : 01013703
  reg[14] <= 0000000033001122
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1635
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000abc : 18771263
  itype : 001000
  imm   : 0000000000000184
EX -----
  0000000000000ab8 : 1223839b
  op1     : 0000000030011223
  op2     : 0000000000000122
  alu     : 0000000030011345
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000030011223/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000ab4 : 330013b7
  reg[ 7] <= 0000000033001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1636
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000abc : 18771263
  itype : 001000
  imm   : 0000000000000184
EX -----
  0000000000000ab8 : 1223839b
  op1     : 0000000033001000
  op2     : 0000000000000122
  alu     : 0000000033001122
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000033001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1637
IF ------
     pc : 0000000000000ad4
 is req : 0
 pc req : 0000000000000ad0
ID ------
  0000000000000ac0 : 03e00193
  itype : 000010
  imm   : 000000000000003e
EX -----
  0000000000000abc : 18771263
  op1     : 0000000033001122
  op2     : 0000000033001000
  alu     : 0000000066002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000ab8 : 1223839b
	mem stall : 0
	mem rdata : 0000000000000020
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1638
IF ------
     pc : 0000000000000ad8
 is req : 1
 pc req : 0000000000000ad4
ID ------
  0000000000000ac0 : 03e00193
  itype : 000010
  imm   : 000000000000003e
EX -----
  0000000000000abc : 18771263
  op1     : 0000000033001122
  op2     : 0000000033001000
  alu     : 0000000066002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000ab8 : 1223839b
  reg[ 7] <= 0000000033001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1639
IF ------
     pc : 0000000000000adc
 is req : 1
 pc req : 0000000000000ad8
ID ------
  0000000000000ac0 : 03e00193
  itype : 000010
  imm   : 000000000000003e
EX -----
  0000000000000abc : 18771263
  op1     : 0000000033001122
  op2     : 0000000033001122
  alu     : 0000000066002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1640
IF ------
     pc : 0000000000000ae0
 is req : 1
 pc req : 0000000000000adc
ID ------
  0000000000000ac4 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000ac0 : 03e00193
  op1     : 0000000000000000
  op2     : 000000000000003e
  alu     : 000000000000003e
  rs1/rs2 : 0/30
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000abc : 18771263
	mem stall : 0
	mem rdata : 00000000000003b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1641
IF ------
     pc : 0000000000000ae4
 is req : 1
 pc req : 0000000000000ae0
ID ------
  0000000000000ac8 : 53c10113
  itype : 000010
  imm   : 000000000000053c
EX -----
  0000000000000ac4 : 00001117
  op1     : 0000000000000ac4
  op2     : 0000000000001000
  alu     : 0000000000001ac4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ac0 : 03e00193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  0000000000000abc : 18771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1642
IF ------
     pc : 0000000000000ae8
 is req : 1
 pc req : 0000000000000ae4
ID ------
  0000000000000acc : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ac8 : 53c10113
  op1     : 0000000000002000
  op2     : 000000000000053c
  alu     : 000000000000253c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000ac4 : 00001117
	mem stall : 0
	mem rdata : 0000000000001e63
WB ----
  0000000000000ac0 : 03e00193
  reg[ 3] <= 000000000000003e
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1643
IF ------
     pc : 0000000000000aec
 is req : 1
 pc req : 0000000000000ae8
ID ------
  0000000000000acc : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ac8 : 53c10113
  op1     : 0000000000002000
  op2     : 000000000000053c
  alu     : 000000000000253c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000ac4 : 00001117
  reg[ 2] <= 0000000000001ac4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1644
IF ------
     pc : 0000000000000aec
 is req : 0
 pc req : 0000000000000ae8
ID ------
  0000000000000acc : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ac8 : 53c10113
  op1     : 0000000000001ac4
  op2     : 000000000000053c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001ac4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1645
IF ------
     pc : 0000000000000aec
 is req : 0
 pc req : 0000000000000ae8
ID ------
  0000000000000ad0 : 1120809b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000acc : 233000b7
  op1     : 0000000000000acc
  op2     : 0000000023300000
  alu     : 0000000023300acc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ac8 : 53c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1646
IF ------
     pc : 0000000000000aec
 is req : 0
 pc req : 0000000000000ae8
ID ------
  0000000000000ad4 : 00113c23
  itype : 000100
  imm   : 0000000000000018
EX -----
  0000000000000ad0 : 1120809b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000acc : 233000b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000ac8 : 53c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1647
IF ------
     pc : 0000000000000aec
 is req : 0
 pc req : 0000000000000ae8
ID ------
  0000000000000ad4 : 00113c23
  itype : 000100
  imm   : 0000000000000018
EX -----
  0000000000000ad0 : 1120809b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000acc : 233000b7
  reg[ 1] <= 0000000023300000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1648
IF ------
     pc : 0000000000000aec
 is req : 0
 pc req : 0000000000000ae8
ID ------
  0000000000000ad4 : 00113c23
  itype : 000100
  imm   : 0000000000000018
EX -----
  0000000000000ad0 : 1120809b
  op1     : 0000000023300000
  op2     : 0000000000000112
  alu     : 0000000023300112
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000023300000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1649
IF ------
     pc : 0000000000000aec
 is req : 0
 pc req : 0000000000000ae8
ID ------
  0000000000000ad8 : 01813703
  itype : 000010
  imm   : 0000000000000018
EX -----
  0000000000000ad4 : 00113c23
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000ad0 : 1120809b
	mem stall : 0
	mem rdata : fffffffffffffff0
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1650
IF ------
     pc : 0000000000000af0
 is req : 1
 pc req : 0000000000000aec
ID ------
  0000000000000ad8 : 01813703
  itype : 000010
  imm   : 0000000000000018
EX -----
  0000000000000ad4 : 00113c23
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000ad0 : 1120809b
  reg[ 1] <= 0000000023300112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1651
IF ------
     pc : 0000000000000af4
 is req : 1
 pc req : 0000000000000af0
ID ------
  0000000000000ad8 : 01813703
  itype : 000010
  imm   : 0000000000000018
EX -----
  0000000000000ad4 : 00113c23
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1652
IF ------
     pc : 0000000000000af8
 is req : 1
 pc req : 0000000000000af4
ID ------
  0000000000000adc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ad8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ad4 : 00113c23
	mem stall : 1
	mem rdata : 223300b751410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1653
IF ------
     pc : 0000000000000afc
 is req : 1
 pc req : 0000000000000af8
ID ------
  0000000000000adc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ad8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ad4 : 00113c23
	mem stall : 1
	mem rdata : 021130230110809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1654
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000adc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ad8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ad4 : 00113c23
	mem stall : 1
	mem rdata : 000000000ddaabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1655
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000adc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000ad8 : 01813703
  op1     : 0000000000002000
  op2     : 0000000000000018
  alu     : 0000000000002018
  rs1/rs2 : 2/24
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ad4 : 00113c23
	mem stall : 0
	mem rdata : 000000000ddaabbc
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  2
compare = 0
check_start

#                 1656
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae0 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000adc : 233003b7
  op1     : 0000000000000adc
  op2     : 0000000023300000
  alu     : 0000000023300adc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ad8 : 01813703
	mem stall : 1
	mem rdata : 021130230110809b
WB ----
  0000000000000ad4 : 00113c23
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1657
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae0 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000adc : 233003b7
  op1     : 0000000000000adc
  op2     : 0000000023300000
  alu     : 0000000023300adc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ad8 : 01813703
	mem stall : 1
	mem rdata : 021130230110809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1658
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae0 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000adc : 233003b7
  op1     : 0000000000000adc
  op2     : 0000000023300000
  alu     : 0000000023300adc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ad8 : 01813703
	mem stall : 0
	mem rdata : 0000000023300112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1659
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae4 : 14771e63
  itype : 001000
  imm   : 000000000000015c
EX -----
  0000000000000ae0 : 1123839b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000adc : 233003b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000ad8 : 01813703
  reg[14] <= 0000000023300112
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1660
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae4 : 14771e63
  itype : 001000
  imm   : 000000000000015c
EX -----
  0000000000000ae0 : 1123839b
  op1     : 0000000033001122
  op2     : 0000000000000112
  alu     : 0000000033001234
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000033001122/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000adc : 233003b7
  reg[ 7] <= 0000000023300000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1661
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae4 : 14771e63
  itype : 001000
  imm   : 000000000000015c
EX -----
  0000000000000ae0 : 1123839b
  op1     : 0000000023300000
  op2     : 0000000000000112
  alu     : 0000000023300112
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000023300000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1662
IF ------
     pc : 0000000000000afc
 is req : 0
 pc req : 0000000000000af8
ID ------
  0000000000000ae8 : 03f00193
  itype : 000010
  imm   : 000000000000003f
EX -----
  0000000000000ae4 : 14771e63
  op1     : 0000000023300112
  op2     : 0000000023300000
  alu     : 0000000046600112
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000ae0 : 1123839b
	mem stall : 0
	mem rdata : 0000000000000010
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1663
IF ------
     pc : 0000000000000b00
 is req : 1
 pc req : 0000000000000afc
ID ------
  0000000000000ae8 : 03f00193
  itype : 000010
  imm   : 000000000000003f
EX -----
  0000000000000ae4 : 14771e63
  op1     : 0000000023300112
  op2     : 0000000023300000
  alu     : 0000000046600112
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000ae0 : 1123839b
  reg[ 7] <= 0000000023300112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1664
IF ------
     pc : 0000000000000b04
 is req : 1
 pc req : 0000000000000b00
ID ------
  0000000000000ae8 : 03f00193
  itype : 000010
  imm   : 000000000000003f
EX -----
  0000000000000ae4 : 14771e63
  op1     : 0000000023300112
  op2     : 0000000023300112
  alu     : 0000000046600224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1665
IF ------
     pc : 0000000000000b08
 is req : 1
 pc req : 0000000000000b04
ID ------
  0000000000000aec : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000ae8 : 03f00193
  op1     : 0000000000000000
  op2     : 000000000000003f
  alu     : 000000000000003f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ae4 : 14771e63
	mem stall : 0
	mem rdata : 00000000000003b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1666
IF ------
     pc : 0000000000000b0c
 is req : 1
 pc req : 0000000000000b08
ID ------
  0000000000000af0 : 51410113
  itype : 000010
  imm   : 0000000000000514
EX -----
  0000000000000aec : 00001117
  op1     : 0000000000000aec
  op2     : 0000000000001000
  alu     : 0000000000001aec
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ae8 : 03f00193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000ae4 : 14771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1667
IF ------
     pc : 0000000000000b10
 is req : 1
 pc req : 0000000000000b0c
ID ------
  0000000000000af4 : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000af0 : 51410113
  op1     : 0000000000002000
  op2     : 0000000000000514
  alu     : 0000000000002514
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000aec : 00001117
	mem stall : 0
	mem rdata : 0000000000001a63
WB ----
  0000000000000ae8 : 03f00193
  reg[ 3] <= 000000000000003f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1668
IF ------
     pc : 0000000000000b14
 is req : 1
 pc req : 0000000000000b10
ID ------
  0000000000000af4 : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000af0 : 51410113
  op1     : 0000000000002000
  op2     : 0000000000000514
  alu     : 0000000000002514
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000aec : 00001117
  reg[ 2] <= 0000000000001aec
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1669
IF ------
     pc : 0000000000000b14
 is req : 0
 pc req : 0000000000000b10
ID ------
  0000000000000af4 : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000af0 : 51410113
  op1     : 0000000000001aec
  op2     : 0000000000000514
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000001aec/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1670
IF ------
     pc : 0000000000000b14
 is req : 0
 pc req : 0000000000000b10
ID ------
  0000000000000af8 : 0110809b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000af4 : 223300b7
  op1     : 0000000000000af4
  op2     : 0000000022330000
  alu     : 0000000022330af4
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000003f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000af0 : 51410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1671
IF ------
     pc : 0000000000000b14
 is req : 0
 pc req : 0000000000000b10
ID ------
  0000000000000afc : 02113023
  itype : 000100
  imm   : 0000000000000020
EX -----
  0000000000000af8 : 0110809b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000af4 : 223300b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000af0 : 51410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1672
IF ------
     pc : 0000000000000b14
 is req : 0
 pc req : 0000000000000b10
ID ------
  0000000000000afc : 02113023
  itype : 000100
  imm   : 0000000000000020
EX -----
  0000000000000af8 : 0110809b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000af4 : 223300b7
  reg[ 1] <= 0000000022330000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1673
IF ------
     pc : 0000000000000b14
 is req : 0
 pc req : 0000000000000b10
ID ------
  0000000000000afc : 02113023
  itype : 000100
  imm   : 0000000000000020
EX -----
  0000000000000af8 : 0110809b
  op1     : 0000000022330000
  op2     : 0000000000000011
  alu     : 0000000022330011
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000022330000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1674
IF ------
     pc : 0000000000000b14
 is req : 0
 pc req : 0000000000000b10
ID ------
  0000000000000b00 : 02013703
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000afc : 02113023
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000af8 : 0110809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1675
IF ------
     pc : 0000000000000b18
 is req : 1
 pc req : 0000000000000b14
ID ------
  0000000000000b00 : 02013703
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000afc : 02113023
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000af8 : 0110809b
  reg[ 1] <= 0000000022330011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1676
IF ------
     pc : 0000000000000b1c
 is req : 1
 pc req : 0000000000000b18
ID ------
  0000000000000b00 : 02013703
  itype : 000010
  imm   : 0000000000000020
EX -----
  0000000000000afc : 02113023
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1677
IF ------
     pc : 0000000000000b20
 is req : 1
 pc req : 0000000000000b1c
ID ------
  0000000000000b04 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000b00 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000afc : 02113023
	mem stall : 1
	mem rdata : 122330b74ec10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1678
IF ------
     pc : 0000000000000b24
 is req : 1
 pc req : 0000000000000b20
ID ------
  0000000000000b04 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000b00 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000afc : 02113023
	mem stall : 1
	mem rdata : 021134230010809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1679
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b04 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000b00 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000afc : 02113023
	mem stall : 1
	mem rdata : 000000000cddaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1680
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b04 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000b00 : 02013703
  op1     : 0000000000002000
  op2     : 0000000000000020
  alu     : 0000000000002020
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000afc : 02113023
	mem stall : 0
	mem rdata : 000000000cddaabb
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1681
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b08 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000b04 : 223303b7
  op1     : 0000000000000b04
  op2     : 0000000022330000
  alu     : 0000000022330b04
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000003f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b00 : 02013703
	mem stall : 1
	mem rdata : 021134230010809b
WB ----
  0000000000000afc : 02113023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1682
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b08 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000b04 : 223303b7
  op1     : 0000000000000b04
  op2     : 0000000022330000
  alu     : 0000000022330b04
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000003f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b00 : 02013703
	mem stall : 1
	mem rdata : 021134230010809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1683
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b08 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000b04 : 223303b7
  op1     : 0000000000000b04
  op2     : 0000000022330000
  alu     : 0000000022330b04
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/000000000000003f
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b00 : 02013703
	mem stall : 0
	mem rdata : 0000000022330011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1684
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b0c : 12771a63
  itype : 001000
  imm   : 0000000000000134
EX -----
  0000000000000b08 : 0113839b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b04 : 223303b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000b00 : 02013703
  reg[14] <= 0000000022330011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1685
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b0c : 12771a63
  itype : 001000
  imm   : 0000000000000134
EX -----
  0000000000000b08 : 0113839b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b04 : 223303b7
  reg[ 7] <= 0000000022330000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1686
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b0c : 12771a63
  itype : 001000
  imm   : 0000000000000134
EX -----
  0000000000000b08 : 0113839b
  op1     : 0000000022330000
  op2     : 0000000000000011
  alu     : 0000000022330011
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000022330000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1687
IF ------
     pc : 0000000000000b24
 is req : 0
 pc req : 0000000000000b20
ID ------
  0000000000000b10 : 04000193
  itype : 000010
  imm   : 0000000000000040
EX -----
  0000000000000b0c : 12771a63
  op1     : 0000000022330011
  op2     : 0000000022330000
  alu     : 0000000044660011
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000b08 : 0113839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1688
IF ------
     pc : 0000000000000b28
 is req : 1
 pc req : 0000000000000b24
ID ------
  0000000000000b10 : 04000193
  itype : 000010
  imm   : 0000000000000040
EX -----
  0000000000000b0c : 12771a63
  op1     : 0000000022330011
  op2     : 0000000022330000
  alu     : 0000000044660011
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000b08 : 0113839b
  reg[ 7] <= 0000000022330011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1689
IF ------
     pc : 0000000000000b2c
 is req : 1
 pc req : 0000000000000b28
ID ------
  0000000000000b10 : 04000193
  itype : 000010
  imm   : 0000000000000040
EX -----
  0000000000000b0c : 12771a63
  op1     : 0000000022330011
  op2     : 0000000022330011
  alu     : 0000000044660022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1690
IF ------
     pc : 0000000000000b30
 is req : 1
 pc req : 0000000000000b2c
ID ------
  0000000000000b14 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000b10 : 04000193
  op1     : 0000000000000000
  op2     : 0000000000000040
  alu     : 0000000000000040
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b0c : 12771a63
	mem stall : 0
	mem rdata : 0000000000000281
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                 1691
IF ------
     pc : 0000000000000b34
 is req : 1
 pc req : 0000000000000b30
ID ------
  0000000000000b18 : 4ec10113
  itype : 000010
  imm   : 00000000000004ec
EX -----
  0000000000000b14 : 00001117
  op1     : 0000000000000b14
  op2     : 0000000000001000
  alu     : 0000000000001b14
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b10 : 04000193
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
  0000000000000b0c : 12771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1692
IF ------
     pc : 0000000000000b38
 is req : 1
 pc req : 0000000000000b34
ID ------
  0000000000000b1c : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b18 : 4ec10113
  op1     : 0000000000002000
  op2     : 00000000000004ec
  alu     : 00000000000024ec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b14 : 00001117
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
  0000000000000b10 : 04000193
  reg[ 3] <= 0000000000000040
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1693
IF ------
     pc : 0000000000000b3c
 is req : 1
 pc req : 0000000000000b38
ID ------
  0000000000000b1c : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b18 : 4ec10113
  op1     : 0000000000002000
  op2     : 00000000000004ec
  alu     : 00000000000024ec
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b14 : 00001117
  reg[ 2] <= 0000000000001b14
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1694
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b1c : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b18 : 4ec10113
  op1     : 0000000000001b14
  op2     : 00000000000004ec
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000001b14/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1695
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b20 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000b1c : 122330b7
  op1     : 0000000000000b1c
  op2     : 0000000012233000
  alu     : 0000000012233b1c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000001b14
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b18 : 4ec10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1696
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b20 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000b1c : 122330b7
  op1     : 0000000000000b1c
  op2     : 0000000012233000
  alu     : 0000000012233b1c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000001b14
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b18 : 4ec10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1697
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b20 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000b1c : 122330b7
  op1     : 0000000000000b1c
  op2     : 0000000012233000
  alu     : 0000000012233b1c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1698
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b24 : 02113423
  itype : 000100
  imm   : 0000000000000028
EX -----
  0000000000000b20 : 0010809b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b1c : 122330b7
	mem stall : 0
	mem rdata : 0000111704100193
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1699
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b24 : 02113423
  itype : 000100
  imm   : 0000000000000028
EX -----
  0000000000000b20 : 0010809b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b1c : 122330b7
  reg[ 1] <= 0000000012233000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1700
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b24 : 02113423
  itype : 000100
  imm   : 0000000000000028
EX -----
  0000000000000b20 : 0010809b
  op1     : 0000000012233000
  op2     : 0000000000000001
  alu     : 0000000012233001
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000012233000/0000000012233000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1701
IF ------
     pc : 0000000000000b3c
 is req : 0
 pc req : 0000000000000b38
ID ------
  0000000000000b28 : 02813703
  itype : 000010
  imm   : 0000000000000028
EX -----
  0000000000000b24 : 02113423
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b20 : 0010809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1702
IF ------
     pc : 0000000000000b40
 is req : 1
 pc req : 0000000000000b3c
ID ------
  0000000000000b28 : 02813703
  itype : 000010
  imm   : 0000000000000028
EX -----
  0000000000000b24 : 02113423
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b20 : 0010809b
  reg[ 1] <= 0000000012233001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1703
IF ------
     pc : 0000000000000b44
 is req : 1
 pc req : 0000000000000b40
ID ------
  0000000000000b28 : 02813703
  itype : 000010
  imm   : 0000000000000028
EX -----
  0000000000000b24 : 02113423
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1704
IF ------
     pc : 0000000000000b48
 is req : 1
 pc req : 0000000000000b44
ID ------
  0000000000000b2c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b28 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b24 : 02113423
	mem stall : 1
	mem rdata : 001120b74c410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1705
IF ------
     pc : 0000000000000b4c
 is req : 1
 pc req : 0000000000000b48
ID ------
  0000000000000b2c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b28 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b24 : 02113423
	mem stall : 1
	mem rdata : 001120232330809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1706
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b2c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b28 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b24 : 02113423
	mem stall : 1
	mem rdata : 000000000ccddaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1707
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b2c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000b28 : 02813703
  op1     : 0000000000002000
  op2     : 0000000000000028
  alu     : 0000000000002028
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b24 : 02113423
	mem stall : 0
	mem rdata : 000000000ccddaab
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1708
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b30 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000b2c : 122333b7
  op1     : 0000000000000b2c
  op2     : 0000000012233000
  alu     : 0000000012233b2c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b28 : 02813703
	mem stall : 1
	mem rdata : 001120232330809b
WB ----
  0000000000000b24 : 02113423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1709
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b30 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000b2c : 122333b7
  op1     : 0000000000000b2c
  op2     : 0000000012233000
  alu     : 0000000012233b2c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b28 : 02813703
	mem stall : 1
	mem rdata : 001120232330809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1710
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b30 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000b2c : 122333b7
  op1     : 0000000000000b2c
  op2     : 0000000012233000
  alu     : 0000000012233b2c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b28 : 02813703
	mem stall : 0
	mem rdata : 0000000012233001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1711
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b34 : 10771663
  itype : 001000
  imm   : 000000000000010c
EX -----
  0000000000000b30 : 0013839b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000022330011/0000000012233001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b2c : 122333b7
	mem stall : 0
	mem rdata : 001120232330809b
WB ----
  0000000000000b28 : 02813703
  reg[14] <= 0000000012233001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1712
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b34 : 10771663
  itype : 001000
  imm   : 000000000000010c
EX -----
  0000000000000b30 : 0013839b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000022330011/0000000012233001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b2c : 122333b7
  reg[ 7] <= 0000000012233000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1713
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b34 : 10771663
  itype : 001000
  imm   : 000000000000010c
EX -----
  0000000000000b30 : 0013839b
  op1     : 0000000012233000
  op2     : 0000000000000001
  alu     : 0000000012233001
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000012233000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1714
IF ------
     pc : 0000000000000b4c
 is req : 0
 pc req : 0000000000000b48
ID ------
  0000000000000b38 : 04100193
  itype : 000010
  imm   : 0000000000000041
EX -----
  0000000000000b34 : 10771663
  op1     : 0000000012233001
  op2     : 0000000012233000
  alu     : 0000000024466001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000b30 : 0013839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1715
IF ------
     pc : 0000000000000b50
 is req : 1
 pc req : 0000000000000b4c
ID ------
  0000000000000b38 : 04100193
  itype : 000010
  imm   : 0000000000000041
EX -----
  0000000000000b34 : 10771663
  op1     : 0000000012233001
  op2     : 0000000012233000
  alu     : 0000000024466001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000b30 : 0013839b
  reg[ 7] <= 0000000012233001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1716
IF ------
     pc : 0000000000000b54
 is req : 1
 pc req : 0000000000000b50
ID ------
  0000000000000b38 : 04100193
  itype : 000010
  imm   : 0000000000000041
EX -----
  0000000000000b34 : 10771663
  op1     : 0000000012233001
  op2     : 0000000012233001
  alu     : 0000000024466002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1717
IF ------
     pc : 0000000000000b58
 is req : 1
 pc req : 0000000000000b54
ID ------
  0000000000000b3c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000b38 : 04100193
  op1     : 0000000000000000
  op2     : 0000000000000041
  alu     : 0000000000000041
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b34 : 10771663
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1718
IF ------
     pc : 0000000000000b5c
 is req : 1
 pc req : 0000000000000b58
ID ------
  0000000000000b40 : 4c410113
  itype : 000010
  imm   : 00000000000004c4
EX -----
  0000000000000b3c : 00001117
  op1     : 0000000000000b3c
  op2     : 0000000000001000
  alu     : 0000000000001b3c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b38 : 04100193
	mem stall : 0
	mem rdata : ffffffffffffff83
WB ----
  0000000000000b34 : 10771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1719
IF ------
     pc : 0000000000000b60
 is req : 1
 pc req : 0000000000000b5c
ID ------
  0000000000000b44 : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b40 : 4c410113
  op1     : 0000000000002000
  op2     : 00000000000004c4
  alu     : 00000000000024c4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b3c : 00001117
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  0000000000000b38 : 04100193
  reg[ 3] <= 0000000000000041
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1720
IF ------
     pc : 0000000000000b64
 is req : 1
 pc req : 0000000000000b60
ID ------
  0000000000000b44 : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b40 : 4c410113
  op1     : 0000000000002000
  op2     : 00000000000004c4
  alu     : 00000000000024c4
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b3c : 00001117
  reg[ 2] <= 0000000000001b3c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1721
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b44 : 001120b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b40 : 4c410113
  op1     : 0000000000001b3c
  op2     : 00000000000004c4
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000001b3c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1722
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b48 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000b44 : 001120b7
  op1     : 0000000000000b44
  op2     : 0000000000112000
  alu     : 0000000000112b44
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000001b3c/0000000012233001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b40 : 4c410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1723
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b48 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000b44 : 001120b7
  op1     : 0000000000000b44
  op2     : 0000000000112000
  alu     : 0000000000112b44
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000001b3c/0000000012233001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b40 : 4c410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1724
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b48 : 2330809b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000b44 : 001120b7
  op1     : 0000000000000b44
  op2     : 0000000000112000
  alu     : 0000000000112b44
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1725
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b4c : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000b48 : 2330809b
  op1     : 0000000012233001
  op2     : 0000000000000233
  alu     : 0000000012233234
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b44 : 001120b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1726
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b4c : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000b48 : 2330809b
  op1     : 0000000012233001
  op2     : 0000000000000233
  alu     : 0000000012233234
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b44 : 001120b7
  reg[ 1] <= 0000000000112000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1727
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b4c : 00112023
  itype : 000100
  imm   : 0000000000000000
EX -----
  0000000000000b48 : 2330809b
  op1     : 0000000000112000
  op2     : 0000000000000233
  alu     : 0000000000112233
  rs1/rs2 : 1/19
  reg1/reg2 : 0000000000112000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1728
IF ------
     pc : 0000000000000b64
 is req : 0
 pc req : 0000000000000b60
ID ------
  0000000000000b50 : 00016703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000b4c : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b48 : 2330809b
	mem stall : 0
	mem rdata : 0000000000000004
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1729
IF ------
     pc : 0000000000000b68
 is req : 1
 pc req : 0000000000000b64
ID ------
  0000000000000b50 : 00016703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000b4c : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b48 : 2330809b
  reg[ 1] <= 0000000000112233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1730
IF ------
     pc : 0000000000000b6c
 is req : 1
 pc req : 0000000000000b68
ID ------
  0000000000000b50 : 00016703
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000b4c : 00112023
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1731
IF ------
     pc : 0000000000000b70
 is req : 1
 pc req : 0000000000000b6c
ID ------
  0000000000000b54 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b50 : 00016703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b4c : 00112023
	mem stall : 1
	mem rdata : 0000000049c10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1732
IF ------
     pc : 0000000000000b74
 is req : 1
 pc req : 0000000000000b70
ID ------
  0000000000000b54 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b50 : 00016703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b4c : 00112023
	mem stall : 1
	mem rdata : 000000001220809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1733
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b54 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b50 : 00016703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b4c : 00112023
	mem stall : 1
	mem rdata : 0000000000112233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1734
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b54 : 001123b7
  itype : 010000
  imm   : 0000000000112000
EX -----
  0000000000000b50 : 00016703
  op1     : 0000000000002000
  op2     : 0000000000000000
  alu     : 0000000000002000
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b4c : 00112023
	mem stall : 0
	mem rdata : 0000000000112233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  2
compare = 0
check_start

#                 1735
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b58 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000b54 : 001123b7
  op1     : 0000000000000b54
  op2     : 0000000000112000
  alu     : 0000000000112b54
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b50 : 00016703
	mem stall : 1
	mem rdata : 000000001220809b
WB ----
  0000000000000b4c : 00112023
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1736
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b58 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000b54 : 001123b7
  op1     : 0000000000000b54
  op2     : 0000000000112000
  alu     : 0000000000112b54
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b50 : 00016703
	mem stall : 1
	mem rdata : 000000001220809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1737
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b58 : 2333839b
  itype : 000010
  imm   : 0000000000000233
EX -----
  0000000000000b54 : 001123b7
  op1     : 0000000000000b54
  op2     : 0000000000112000
  alu     : 0000000000112b54
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b50 : 00016703
	mem stall : 0
	mem rdata : 0000000000112233
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1738
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b5c : 0e771263
  itype : 001000
  imm   : 00000000000000e4
EX -----
  0000000000000b58 : 2333839b
  op1     : 0000000012233001
  op2     : 0000000000000233
  alu     : 0000000012233234
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b54 : 001123b7
	mem stall : 0
	mem rdata : 0000000000112423
WB ----
  0000000000000b50 : 00016703
  reg[14] <= 0000000000112233
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1739
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b5c : 0e771263
  itype : 001000
  imm   : 00000000000000e4
EX -----
  0000000000000b58 : 2333839b
  op1     : 0000000012233001
  op2     : 0000000000000233
  alu     : 0000000012233234
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000012233001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b54 : 001123b7
  reg[ 7] <= 0000000000112000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1740
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b5c : 0e771263
  itype : 001000
  imm   : 00000000000000e4
EX -----
  0000000000000b58 : 2333839b
  op1     : 0000000000112000
  op2     : 0000000000000233
  alu     : 0000000000112233
  rs1/rs2 : 7/19
  reg1/reg2 : 0000000000112000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1741
IF ------
     pc : 0000000000000b74
 is req : 0
 pc req : 0000000000000b70
ID ------
  0000000000000b60 : 04200193
  itype : 000010
  imm   : 0000000000000042
EX -----
  0000000000000b5c : 0e771263
  op1     : 0000000000112233
  op2     : 0000000000112000
  alu     : 0000000000224233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000b58 : 2333839b
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1742
IF ------
     pc : 0000000000000b78
 is req : 1
 pc req : 0000000000000b74
ID ------
  0000000000000b60 : 04200193
  itype : 000010
  imm   : 0000000000000042
EX -----
  0000000000000b5c : 0e771263
  op1     : 0000000000112233
  op2     : 0000000000112000
  alu     : 0000000000224233
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000b58 : 2333839b
  reg[ 7] <= 0000000000112233
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1743
IF ------
     pc : 0000000000000b7c
 is req : 1
 pc req : 0000000000000b78
ID ------
  0000000000000b60 : 04200193
  itype : 000010
  imm   : 0000000000000042
EX -----
  0000000000000b5c : 0e771263
  op1     : 0000000000112233
  op2     : 0000000000112233
  alu     : 0000000000224466
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000112233/0000000000112233
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1744
IF ------
     pc : 0000000000000b80
 is req : 1
 pc req : 0000000000000b7c
ID ------
  0000000000000b64 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000b60 : 04200193
  op1     : 0000000000000000
  op2     : 0000000000000042
  alu     : 0000000000000042
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b5c : 0e771263
	mem stall : 0
	mem rdata : 0000000000003300
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1745
IF ------
     pc : 0000000000000b84
 is req : 1
 pc req : 0000000000000b80
ID ------
  0000000000000b68 : 49c10113
  itype : 000010
  imm   : 000000000000049c
EX -----
  0000000000000b64 : 00001117
  op1     : 0000000000000b64
  op2     : 0000000000001000
  alu     : 0000000000001b64
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b60 : 04200193
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000b5c : 0e771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1746
IF ------
     pc : 0000000000000b88
 is req : 1
 pc req : 0000000000000b84
ID ------
  0000000000000b6c : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b68 : 49c10113
  op1     : 0000000000002000
  op2     : 000000000000049c
  alu     : 000000000000249c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b64 : 00001117
	mem stall : 0
	mem rdata : 0000000000001e63
WB ----
  0000000000000b60 : 04200193
  reg[ 3] <= 0000000000000042
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1747
IF ------
     pc : 0000000000000b8c
 is req : 1
 pc req : 0000000000000b88
ID ------
  0000000000000b6c : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b68 : 49c10113
  op1     : 0000000000002000
  op2     : 000000000000049c
  alu     : 000000000000249c
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b64 : 00001117
  reg[ 2] <= 0000000000001b64
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1748
IF ------
     pc : 0000000000000b8c
 is req : 0
 pc req : 0000000000000b88
ID ------
  0000000000000b6c : 330010b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b68 : 49c10113
  op1     : 0000000000001b64
  op2     : 000000000000049c
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001b64/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1749
IF ------
     pc : 0000000000000b8c
 is req : 0
 pc req : 0000000000000b88
ID ------
  0000000000000b70 : 1220809b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000b6c : 330010b7
  op1     : 0000000000000b6c
  op2     : 0000000033001000
  alu     : 0000000033001b6c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b68 : 49c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1750
IF ------
     pc : 0000000000000b8c
 is req : 0
 pc req : 0000000000000b88
ID ------
  0000000000000b74 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000b70 : 1220809b
  op1     : 0000000000112233
  op2     : 0000000000000122
  alu     : 0000000000112355
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000112233/0000000000001b64
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b6c : 330010b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
  0000000000000b68 : 49c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1751
IF ------
     pc : 0000000000000b8c
 is req : 0
 pc req : 0000000000000b88
ID ------
  0000000000000b74 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000b70 : 1220809b
  op1     : 0000000000112233
  op2     : 0000000000000122
  alu     : 0000000000112355
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000000112233/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b6c : 330010b7
  reg[ 1] <= 0000000033001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1752
IF ------
     pc : 0000000000000b8c
 is req : 0
 pc req : 0000000000000b88
ID ------
  0000000000000b74 : 00112423
  itype : 000100
  imm   : 0000000000000008
EX -----
  0000000000000b70 : 1220809b
  op1     : 0000000033001000
  op2     : 0000000000000122
  alu     : 0000000033001122
  rs1/rs2 : 1/2
  reg1/reg2 : 0000000033001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1753
IF ------
     pc : 0000000000000b8c
 is req : 0
 pc req : 0000000000000b88
ID ------
  0000000000000b78 : 00816703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000b74 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b70 : 1220809b
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1754
IF ------
     pc : 0000000000000b90
 is req : 1
 pc req : 0000000000000b8c
ID ------
  0000000000000b78 : 00816703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000b74 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b70 : 1220809b
  reg[ 1] <= 0000000033001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1755
IF ------
     pc : 0000000000000b94
 is req : 1
 pc req : 0000000000000b90
ID ------
  0000000000000b78 : 00816703
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000b74 : 00112423
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000033001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1756
IF ------
     pc : 0000000000000b98
 is req : 1
 pc req : 0000000000000b94
ID ------
  0000000000000b7c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b78 : 00816703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b74 : 00112423
	mem stall : 1
	mem rdata : 0000000047410113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1757
IF ------
     pc : 0000000000000b9c
 is req : 1
 pc req : 0000000000000b98
ID ------
  0000000000000b7c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b78 : 00816703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b74 : 00112423
	mem stall : 1
	mem rdata : 000000002230809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1758
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b7c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b78 : 00816703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b74 : 00112423
	mem stall : 1
	mem rdata : 0000000030011223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1759
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b7c : 330013b7
  itype : 010000
  imm   : 0000000033001000
EX -----
  0000000000000b78 : 00816703
  op1     : 0000000000002000
  op2     : 0000000000000008
  alu     : 0000000000002008
  rs1/rs2 : 2/8
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b74 : 00112423
	mem stall : 0
	mem rdata : 0000000030011223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  2
compare = 0
check_start

#                 1760
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b80 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000b7c : 330013b7
  op1     : 0000000000000b7c
  op2     : 0000000033001000
  alu     : 0000000033001b7c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b78 : 00816703
	mem stall : 1
	mem rdata : 000000002230809b
WB ----
  0000000000000b74 : 00112423
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1761
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b80 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000b7c : 330013b7
  op1     : 0000000000000b7c
  op2     : 0000000033001000
  alu     : 0000000033001b7c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b78 : 00816703
	mem stall : 1
	mem rdata : 000000002230809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1762
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b80 : 1223839b
  itype : 000010
  imm   : 0000000000000122
EX -----
  0000000000000b7c : 330013b7
  op1     : 0000000000000b7c
  op2     : 0000000033001000
  alu     : 0000000033001b7c
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b78 : 00816703
	mem stall : 0
	mem rdata : 0000000033001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1763
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b84 : 0a771e63
  itype : 001000
  imm   : 00000000000000bc
EX -----
  0000000000000b80 : 1223839b
  op1     : 0000000000112233
  op2     : 0000000000000122
  alu     : 0000000000112355
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000112233/0000000000002000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b7c : 330013b7
	mem stall : 0
	mem rdata : 0000000000002223
WB ----
  0000000000000b78 : 00816703
  reg[14] <= 0000000033001122
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1764
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b84 : 0a771e63
  itype : 001000
  imm   : 00000000000000bc
EX -----
  0000000000000b80 : 1223839b
  op1     : 0000000000112233
  op2     : 0000000000000122
  alu     : 0000000000112355
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000000112233/0000000000002000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b7c : 330013b7
  reg[ 7] <= 0000000033001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1765
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b84 : 0a771e63
  itype : 001000
  imm   : 00000000000000bc
EX -----
  0000000000000b80 : 1223839b
  op1     : 0000000033001000
  op2     : 0000000000000122
  alu     : 0000000033001122
  rs1/rs2 : 7/2
  reg1/reg2 : 0000000033001000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1766
IF ------
     pc : 0000000000000b9c
 is req : 0
 pc req : 0000000000000b98
ID ------
  0000000000000b88 : 04300193
  itype : 000010
  imm   : 0000000000000043
EX -----
  0000000000000b84 : 0a771e63
  op1     : 0000000033001122
  op2     : 0000000033001000
  alu     : 0000000066002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000b80 : 1223839b
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1767
IF ------
     pc : 0000000000000ba0
 is req : 1
 pc req : 0000000000000b9c
ID ------
  0000000000000b88 : 04300193
  itype : 000010
  imm   : 0000000000000043
EX -----
  0000000000000b84 : 0a771e63
  op1     : 0000000033001122
  op2     : 0000000033001000
  alu     : 0000000066002122
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000b80 : 1223839b
  reg[ 7] <= 0000000033001122
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1768
IF ------
     pc : 0000000000000ba4
 is req : 1
 pc req : 0000000000000ba0
ID ------
  0000000000000b88 : 04300193
  itype : 000010
  imm   : 0000000000000043
EX -----
  0000000000000b84 : 0a771e63
  op1     : 0000000033001122
  op2     : 0000000033001122
  alu     : 0000000066002244
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000033001122/0000000033001122
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1769
IF ------
     pc : 0000000000000ba8
 is req : 1
 pc req : 0000000000000ba4
ID ------
  0000000000000b8c : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000b88 : 04300193
  op1     : 0000000000000000
  op2     : 0000000000000043
  alu     : 0000000000000043
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000042
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b84 : 0a771e63
	mem stall : 0
	mem rdata : 00000000000013b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1770
IF ------
     pc : 0000000000000bac
 is req : 1
 pc req : 0000000000000ba8
ID ------
  0000000000000b90 : 47410113
  itype : 000010
  imm   : 0000000000000474
EX -----
  0000000000000b8c : 00001117
  op1     : 0000000000000b8c
  op2     : 0000000000001000
  alu     : 0000000000001b8c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b88 : 04300193
	mem stall : 0
	mem rdata : 0000000000000022
WB ----
  0000000000000b84 : 0a771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1771
IF ------
     pc : 0000000000000bb0
 is req : 1
 pc req : 0000000000000bac
ID ------
  0000000000000b94 : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000b90 : 47410113
  op1     : 0000000000002000
  op2     : 0000000000000474
  alu     : 0000000000002474
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b8c : 00001117
	mem stall : 0
	mem rdata : 0000000000001a63
WB ----
  0000000000000b88 : 04300193
  reg[ 3] <= 0000000000000043
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1772
IF ------
     pc : 0000000000000bb4
 is req : 1
 pc req : 0000000000000bb0
ID ------
  0000000000000b94 : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000b90 : 47410113
  op1     : 0000000000002000
  op2     : 0000000000000474
  alu     : 0000000000002474
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b8c : 00001117
  reg[ 2] <= 0000000000001b8c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1773
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b94 : 300110b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000b90 : 47410113
  op1     : 0000000000001b8c
  op2     : 0000000000000474
  alu     : 0000000000002000
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000001b8c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1774
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b98 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000b94 : 300110b7
  op1     : 0000000000000b94
  op2     : 0000000030011000
  alu     : 0000000030011b94
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000001b8c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b90 : 47410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1775
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b98 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000b94 : 300110b7
  op1     : 0000000000000b94
  op2     : 0000000030011000
  alu     : 0000000030011b94
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000001b8c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b90 : 47410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1776
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b98 : 2230809b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000b94 : 300110b7
  op1     : 0000000000000b94
  op2     : 0000000030011000
  alu     : 0000000030011b94
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1777
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b9c : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000b98 : 2230809b
  op1     : 0000000033001122
  op2     : 0000000000000223
  alu     : 0000000033001345
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000033001122/0000000000000043
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b94 : 300110b7
	mem stall : 0
	mem rdata : 0000000000001117
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1778
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b9c : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000b98 : 2230809b
  op1     : 0000000033001122
  op2     : 0000000000000223
  alu     : 0000000033001345
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000033001122/0000000000000043
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b94 : 300110b7
  reg[ 1] <= 0000000030011000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1779
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000b9c : 00112223
  itype : 000100
  imm   : 0000000000000004
EX -----
  0000000000000b98 : 2230809b
  op1     : 0000000030011000
  op2     : 0000000000000223
  alu     : 0000000030011223
  rs1/rs2 : 1/3
  reg1/reg2 : 0000000030011000/0000000000000043
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1780
IF ------
     pc : 0000000000000bb4
 is req : 0
 pc req : 0000000000000bb0
ID ------
  0000000000000ba0 : 00416703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000b9c : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000b98 : 2230809b
	mem stall : 0
	mem rdata : 0000000000000004
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1781
IF ------
     pc : 0000000000000bb8
 is req : 1
 pc req : 0000000000000bb4
ID ------
  0000000000000ba0 : 00416703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000b9c : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000b98 : 2230809b
  reg[ 1] <= 0000000030011223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1782
IF ------
     pc : 0000000000000bbc
 is req : 1
 pc req : 0000000000000bb8
ID ------
  0000000000000ba0 : 00416703
  itype : 000010
  imm   : 0000000000000004
EX -----
  0000000000000b9c : 00112223
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000030011223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1783
IF ------
     pc : 0000000000000bc0
 is req : 1
 pc req : 0000000000000bbc
ID ------
  0000000000000ba4 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000ba0 : 00416703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b9c : 00112223
	mem stall : 1
	mem rdata : 00000000233000b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1784
IF ------
     pc : 0000000000000bc4
 is req : 1
 pc req : 0000000000000bc0
ID ------
  0000000000000ba4 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000ba0 : 00416703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b9c : 00112223
	mem stall : 1
	mem rdata : 0000000000112623
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1785
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000ba4 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000ba0 : 00416703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000b9c : 00112223
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1786
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000ba4 : 300113b7
  itype : 010000
  imm   : 0000000030011000
EX -----
  0000000000000ba0 : 00416703
  op1     : 0000000000002000
  op2     : 0000000000000004
  alu     : 0000000000002004
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000b9c : 00112223
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  2
compare = 0
check_start

#                 1787
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000ba8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000ba4 : 300113b7
  op1     : 0000000000000ba4
  op2     : 0000000030011000
  alu     : 0000000030011ba4
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ba0 : 00416703
	mem stall : 1
	mem rdata : 0000000000112623
WB ----
  0000000000000b9c : 00112223
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1788
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000ba8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000ba4 : 300113b7
  op1     : 0000000000000ba4
  op2     : 0000000030011000
  alu     : 0000000030011ba4
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000ba0 : 00416703
	mem stall : 1
	mem rdata : 0000000000112623
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1789
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000ba8 : 2233839b
  itype : 000010
  imm   : 0000000000000223
EX -----
  0000000000000ba4 : 300113b7
  op1     : 0000000000000ba4
  op2     : 0000000030011000
  alu     : 0000000030011ba4
  rs1/rs2 : 2/0
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000ba0 : 00416703
	mem stall : 0
	mem rdata : 0000000030011223
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  2
compare = 0
check_start

#                 1790
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000bac : 08771a63
  itype : 001000
  imm   : 0000000000000094
EX -----
  0000000000000ba8 : 2233839b
  op1     : 0000000033001122
  op2     : 0000000000000223
  alu     : 0000000033001345
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000033001122/0000000000000043
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000ba4 : 300113b7
	mem stall : 0
	mem rdata : 0000000000002623
WB ----
  0000000000000ba0 : 00416703
  reg[14] <= 0000000030011223
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1791
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000bac : 08771a63
  itype : 001000
  imm   : 0000000000000094
EX -----
  0000000000000ba8 : 2233839b
  op1     : 0000000033001122
  op2     : 0000000000000223
  alu     : 0000000033001345
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000033001122/0000000000000043
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000ba4 : 300113b7
  reg[ 7] <= 0000000030011000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1792
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000bac : 08771a63
  itype : 001000
  imm   : 0000000000000094
EX -----
  0000000000000ba8 : 2233839b
  op1     : 0000000030011000
  op2     : 0000000000000223
  alu     : 0000000030011223
  rs1/rs2 : 7/3
  reg1/reg2 : 0000000030011000/0000000000000043
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1793
IF ------
     pc : 0000000000000bc4
 is req : 0
 pc req : 0000000000000bc0
ID ------
  0000000000000bb0 : 04400193
  itype : 000010
  imm   : 0000000000000044
EX -----
  0000000000000bac : 08771a63
  op1     : 0000000030011223
  op2     : 0000000030011000
  alu     : 0000000060022223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000ba8 : 2233839b
	mem stall : 0
	mem rdata : 0000000000000011
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1794
IF ------
     pc : 0000000000000bc8
 is req : 1
 pc req : 0000000000000bc4
ID ------
  0000000000000bb0 : 04400193
  itype : 000010
  imm   : 0000000000000044
EX -----
  0000000000000bac : 08771a63
  op1     : 0000000030011223
  op2     : 0000000030011000
  alu     : 0000000060022223
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000ba8 : 2233839b
  reg[ 7] <= 0000000030011223
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1795
IF ------
     pc : 0000000000000bcc
 is req : 1
 pc req : 0000000000000bc8
ID ------
  0000000000000bb0 : 04400193
  itype : 000010
  imm   : 0000000000000044
EX -----
  0000000000000bac : 08771a63
  op1     : 0000000030011223
  op2     : 0000000030011223
  alu     : 0000000060022446
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000030011223/0000000030011223
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1796
IF ------
     pc : 0000000000000bd0
 is req : 1
 pc req : 0000000000000bcc
ID ------
  0000000000000bb4 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000bb0 : 04400193
  op1     : 0000000000000000
  op2     : 0000000000000044
  alu     : 0000000000000044
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bac : 08771a63
	mem stall : 0
	mem rdata : 0000000000002330
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                 1797
IF ------
     pc : 0000000000000bd4
 is req : 1
 pc req : 0000000000000bd0
ID ------
  0000000000000bb8 : 44c10113
  itype : 000010
  imm   : 000000000000044c
EX -----
  0000000000000bb4 : 00001117
  op1     : 0000000000000bb4
  op2     : 0000000000001000
  alu     : 0000000000001bb4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bb0 : 04400193
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000bac : 08771a63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1798
IF ------
     pc : 0000000000000bd8
 is req : 1
 pc req : 0000000000000bd4
ID ------
  0000000000000bbc : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bb8 : 44c10113
  op1     : 0000000000002000
  op2     : 000000000000044c
  alu     : 000000000000244c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000bb4 : 00001117
	mem stall : 0
	mem rdata : 0000000000001663
WB ----
  0000000000000bb0 : 04400193
  reg[ 3] <= 0000000000000044
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1799
IF ------
     pc : 0000000000000bdc
 is req : 1
 pc req : 0000000000000bd8
ID ------
  0000000000000bbc : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bb8 : 44c10113
  op1     : 0000000000002000
  op2     : 000000000000044c
  alu     : 000000000000244c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000bb4 : 00001117
  reg[ 2] <= 0000000000001bb4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1800
IF ------
     pc : 0000000000000bdc
 is req : 0
 pc req : 0000000000000bd8
ID ------
  0000000000000bbc : 233000b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bb8 : 44c10113
  op1     : 0000000000001bb4
  op2     : 000000000000044c
  alu     : 0000000000002000
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000001bb4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1801
IF ------
     pc : 0000000000000bdc
 is req : 0
 pc req : 0000000000000bd8
ID ------
  0000000000000bc0 : 1120809b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000bbc : 233000b7
  op1     : 0000000000000bbc
  op2     : 0000000023300000
  alu     : 0000000023300bbc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bb8 : 44c10113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                 1802
IF ------
     pc : 0000000000000bdc
 is req : 0
 pc req : 0000000000000bd8
ID ------
  0000000000000bc4 : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000bc0 : 1120809b
  op1     : 0000000030011223
  op2     : 0000000000000112
  alu     : 0000000030011335
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000030011223/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000bbc : 233000b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000bb8 : 44c10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1803
IF ------
     pc : 0000000000000bdc
 is req : 0
 pc req : 0000000000000bd8
ID ------
  0000000000000bc4 : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000bc0 : 1120809b
  op1     : 0000000030011223
  op2     : 0000000000000112
  alu     : 0000000030011335
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000030011223/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000bbc : 233000b7
  reg[ 1] <= 0000000023300000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1804
IF ------
     pc : 0000000000000bdc
 is req : 0
 pc req : 0000000000000bd8
ID ------
  0000000000000bc4 : 00112623
  itype : 000100
  imm   : 000000000000000c
EX -----
  0000000000000bc0 : 1120809b
  op1     : 0000000023300000
  op2     : 0000000000000112
  alu     : 0000000023300112
  rs1/rs2 : 1/18
  reg1/reg2 : 0000000023300000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1805
IF ------
     pc : 0000000000000bdc
 is req : 0
 pc req : 0000000000000bd8
ID ------
  0000000000000bc8 : 00c16703
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000bc4 : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000bc0 : 1120809b
	mem stall : 0
	mem rdata : 0000000000000050
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1806
IF ------
     pc : 0000000000000be0
 is req : 1
 pc req : 0000000000000bdc
ID ------
  0000000000000bc8 : 00c16703
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000bc4 : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000bc0 : 1120809b
  reg[ 1] <= 0000000023300112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1807
IF ------
     pc : 0000000000000be4
 is req : 1
 pc req : 0000000000000be0
ID ------
  0000000000000bc8 : 00c16703
  itype : 000010
  imm   : 000000000000000c
EX -----
  0000000000000bc4 : 00112623
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000023300112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1808
IF ------
     pc : 0000000000000be8
 is req : 1
 pc req : 0000000000000be4
ID ------
  0000000000000bcc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bc8 : 00c16703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bc4 : 00112623
	mem stall : 1
	mem rdata : 00000000223300b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                 1809
IF ------
     pc : 0000000000000bec
 is req : 1
 pc req : 0000000000000be8
ID ------
  0000000000000bcc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bc8 : 00c16703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bc4 : 00112623
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                 1810
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bcc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bc8 : 00c16703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bc4 : 00112623
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                 1811
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bcc : 233003b7
  itype : 010000
  imm   : 0000000023300000
EX -----
  0000000000000bc8 : 00c16703
  op1     : 0000000000002000
  op2     : 000000000000000c
  alu     : 000000000000200c
  rs1/rs2 : 2/12
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bc4 : 00112623
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  2
compare = 0
check_start

#                 1812
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd0 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000bcc : 233003b7
  op1     : 0000000000000bcc
  op2     : 0000000023300000
  alu     : 0000000023300bcc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bc8 : 00c16703
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
  0000000000000bc4 : 00112623
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1813
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd0 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000bcc : 233003b7
  op1     : 0000000000000bcc
  op2     : 0000000023300000
  alu     : 0000000023300bcc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bc8 : 00c16703
	mem stall : 1
	mem rdata : 0000000000112823
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1814
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd0 : 1123839b
  itype : 000010
  imm   : 0000000000000112
EX -----
  0000000000000bcc : 233003b7
  op1     : 0000000000000bcc
  op2     : 0000000023300000
  alu     : 0000000023300bcc
  rs1/rs2 : 0/19
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bc8 : 00c16703
	mem stall : 0
	mem rdata : 0000000023300112
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                 1815
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd4 : 06771663
  itype : 001000
  imm   : 000000000000006c
EX -----
  0000000000000bd0 : 1123839b
  op1     : 0000000030011223
  op2     : 0000000000000112
  alu     : 0000000030011335
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000030011223/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000bcc : 233003b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000bc8 : 00c16703
  reg[14] <= 0000000023300112
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1816
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd4 : 06771663
  itype : 001000
  imm   : 000000000000006c
EX -----
  0000000000000bd0 : 1123839b
  op1     : 0000000030011223
  op2     : 0000000000000112
  alu     : 0000000030011335
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000030011223/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000bcc : 233003b7
  reg[ 7] <= 0000000023300000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1817
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd4 : 06771663
  itype : 001000
  imm   : 000000000000006c
EX -----
  0000000000000bd0 : 1123839b
  op1     : 0000000023300000
  op2     : 0000000000000112
  alu     : 0000000023300112
  rs1/rs2 : 7/18
  reg1/reg2 : 0000000023300000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1818
IF ------
     pc : 0000000000000bec
 is req : 0
 pc req : 0000000000000be8
ID ------
  0000000000000bd8 : 04500193
  itype : 000010
  imm   : 0000000000000045
EX -----
  0000000000000bd4 : 06771663
  op1     : 0000000023300112
  op2     : 0000000023300000
  alu     : 0000000046600112
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000bd0 : 1123839b
	mem stall : 0
	mem rdata : 0000000000000010
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1819
IF ------
     pc : 0000000000000bf0
 is req : 1
 pc req : 0000000000000bec
ID ------
  0000000000000bd8 : 04500193
  itype : 000010
  imm   : 0000000000000045
EX -----
  0000000000000bd4 : 06771663
  op1     : 0000000023300112
  op2     : 0000000023300000
  alu     : 0000000046600112
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000bd0 : 1123839b
  reg[ 7] <= 0000000023300112
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1820
IF ------
     pc : 0000000000000bf4
 is req : 1
 pc req : 0000000000000bf0
ID ------
  0000000000000bd8 : 04500193
  itype : 000010
  imm   : 0000000000000045
EX -----
  0000000000000bd4 : 06771663
  op1     : 0000000023300112
  op2     : 0000000023300112
  alu     : 0000000046600224
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000023300112/0000000023300112
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1821
IF ------
     pc : 0000000000000bf8
 is req : 1
 pc req : 0000000000000bf4
ID ------
  0000000000000bdc : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000bd8 : 04500193
  op1     : 0000000000000000
  op2     : 0000000000000045
  alu     : 0000000000000045
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bd4 : 06771663
	mem stall : 0
	mem rdata : 00000000000003b7
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1822
IF ------
     pc : 0000000000000bfc
 is req : 1
 pc req : 0000000000000bf8
ID ------
  0000000000000be0 : 42410113
  itype : 000010
  imm   : 0000000000000424
EX -----
  0000000000000bdc : 00001117
  op1     : 0000000000000bdc
  op2     : 0000000000001000
  alu     : 0000000000001bdc
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bd8 : 04500193
	mem stall : 0
	mem rdata : 0000000000000012
WB ----
  0000000000000bd4 : 06771663
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1823
IF ------
     pc : 0000000000000c00
 is req : 1
 pc req : 0000000000000bfc
ID ------
  0000000000000be4 : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000be0 : 42410113
  op1     : 0000000000002000
  op2     : 0000000000000424
  alu     : 0000000000002424
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000bdc : 00001117
	mem stall : 0
	mem rdata : 0000000000001263
WB ----
  0000000000000bd8 : 04500193
  reg[ 3] <= 0000000000000045
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1824
IF ------
     pc : 0000000000000c04
 is req : 1
 pc req : 0000000000000c00
ID ------
  0000000000000be4 : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000be0 : 42410113
  op1     : 0000000000002000
  op2     : 0000000000000424
  alu     : 0000000000002424
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000bdc : 00001117
  reg[ 2] <= 0000000000001bdc
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1825
IF ------
     pc : 0000000000000c04
 is req : 0
 pc req : 0000000000000c00
ID ------
  0000000000000be4 : 223300b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000be0 : 42410113
  op1     : 0000000000001bdc
  op2     : 0000000000000424
  alu     : 0000000000002000
  rs1/rs2 : 2/4
  reg1/reg2 : 0000000000001bdc/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1826
IF ------
     pc : 0000000000000c04
 is req : 0
 pc req : 0000000000000c00
ID ------
  0000000000000be8 : 0110809b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000be4 : 223300b7
  op1     : 0000000000000be4
  op2     : 0000000022330000
  alu     : 0000000022330be4
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/0000000000000045
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000be0 : 42410113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1827
IF ------
     pc : 0000000000000c04
 is req : 0
 pc req : 0000000000000c00
ID ------
  0000000000000bec : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000be8 : 0110809b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000be4 : 223300b7
	mem stall : 0
	mem rdata : 0000000000000017
WB ----
  0000000000000be0 : 42410113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1828
IF ------
     pc : 0000000000000c04
 is req : 0
 pc req : 0000000000000c00
ID ------
  0000000000000bec : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000be8 : 0110809b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000be4 : 223300b7
  reg[ 1] <= 0000000022330000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1829
IF ------
     pc : 0000000000000c04
 is req : 0
 pc req : 0000000000000c00
ID ------
  0000000000000bec : 00112823
  itype : 000100
  imm   : 0000000000000010
EX -----
  0000000000000be8 : 0110809b
  op1     : 0000000022330000
  op2     : 0000000000000011
  alu     : 0000000022330011
  rs1/rs2 : 1/17
  reg1/reg2 : 0000000022330000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1830
IF ------
     pc : 0000000000000c04
 is req : 0
 pc req : 0000000000000c00
ID ------
  0000000000000bf0 : 01016703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000bec : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000be8 : 0110809b
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1831
IF ------
     pc : 0000000000000c08
 is req : 1
 pc req : 0000000000000c04
ID ------
  0000000000000bf0 : 01016703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000bec : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000be8 : 0110809b
  reg[ 1] <= 0000000022330011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1832
IF ------
     pc : 0000000000000c0c
 is req : 1
 pc req : 0000000000000c08
ID ------
  0000000000000bf0 : 01016703
  itype : 000010
  imm   : 0000000000000010
EX -----
  0000000000000bec : 00112823
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000022330011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1833
IF ------
     pc : 0000000000000c10
 is req : 1
 pc req : 0000000000000c0c
ID ------
  0000000000000bf4 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000bf0 : 01016703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bec : 00112823
	mem stall : 1
	mem rdata : 000000003fc10113
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1834
IF ------
     pc : 0000000000000c14
 is req : 1
 pc req : 0000000000000c10
ID ------
  0000000000000bf4 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000bf0 : 01016703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bec : 00112823
	mem stall : 1
	mem rdata : 000000000010809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1835
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bf4 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000bf0 : 01016703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bec : 00112823
	mem stall : 1
	mem rdata : 0000000033001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1836
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bf4 : 223303b7
  itype : 010000
  imm   : 0000000022330000
EX -----
  0000000000000bf0 : 01016703
  op1     : 0000000000002000
  op2     : 0000000000000010
  alu     : 0000000000002010
  rs1/rs2 : 2/16
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bec : 00112823
	mem stall : 0
	mem rdata : 0000000033001122
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  2
compare = 0
check_start

#                 1837
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bf8 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000bf4 : 223303b7
  op1     : 0000000000000bf4
  op2     : 0000000022330000
  alu     : 0000000022330bf4
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/0000000000000045
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bf0 : 01016703
	mem stall : 1
	mem rdata : 000000000010809b
WB ----
  0000000000000bec : 00112823
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1838
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bf8 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000bf4 : 223303b7
  op1     : 0000000000000bf4
  op2     : 0000000022330000
  alu     : 0000000022330bf4
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/0000000000000045
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000bf0 : 01016703
	mem stall : 1
	mem rdata : 000000000010809b
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1839
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bf8 : 0113839b
  itype : 000010
  imm   : 0000000000000011
EX -----
  0000000000000bf4 : 223303b7
  op1     : 0000000000000bf4
  op2     : 0000000022330000
  alu     : 0000000022330bf4
  rs1/rs2 : 6/3
  reg1/reg2 : 0000000000000000/0000000000000045
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bf0 : 01016703
	mem stall : 0
	mem rdata : 0000000022330011
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1840
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bfc : 04771263
  itype : 001000
  imm   : 0000000000000044
EX -----
  0000000000000bf8 : 0113839b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000bf4 : 223303b7
	mem stall : 0
	mem rdata : 0000000000000023
WB ----
  0000000000000bf0 : 01016703
  reg[14] <= 0000000022330011
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1841
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bfc : 04771263
  itype : 001000
  imm   : 0000000000000044
EX -----
  0000000000000bf8 : 0113839b
  op1     : 0000000023300112
  op2     : 0000000000000011
  alu     : 0000000023300123
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000023300112/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000bf4 : 223303b7
  reg[ 7] <= 0000000022330000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1842
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000bfc : 04771263
  itype : 001000
  imm   : 0000000000000044
EX -----
  0000000000000bf8 : 0113839b
  op1     : 0000000022330000
  op2     : 0000000000000011
  alu     : 0000000022330011
  rs1/rs2 : 7/17
  reg1/reg2 : 0000000022330000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1843
IF ------
     pc : 0000000000000c14
 is req : 0
 pc req : 0000000000000c10
ID ------
  0000000000000c00 : 04600193
  itype : 000010
  imm   : 0000000000000046
EX -----
  0000000000000bfc : 04771263
  op1     : 0000000022330011
  op2     : 0000000022330000
  alu     : 0000000044660011
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000bf8 : 0113839b
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1844
IF ------
     pc : 0000000000000c18
 is req : 1
 pc req : 0000000000000c14
ID ------
  0000000000000c00 : 04600193
  itype : 000010
  imm   : 0000000000000046
EX -----
  0000000000000bfc : 04771263
  op1     : 0000000022330011
  op2     : 0000000022330000
  alu     : 0000000044660011
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000bf8 : 0113839b
  reg[ 7] <= 0000000022330011
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1845
IF ------
     pc : 0000000000000c1c
 is req : 1
 pc req : 0000000000000c18
ID ------
  0000000000000c00 : 04600193
  itype : 000010
  imm   : 0000000000000046
EX -----
  0000000000000bfc : 04771263
  op1     : 0000000022330011
  op2     : 0000000022330011
  alu     : 0000000044660022
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1846
IF ------
     pc : 0000000000000c20
 is req : 1
 pc req : 0000000000000c1c
ID ------
  0000000000000c04 : 00001117
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000c00 : 04600193
  op1     : 0000000000000000
  op2     : 0000000000000046
  alu     : 0000000000000046
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000bfc : 04771263
	mem stall : 0
	mem rdata : 0000000000000141
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1847
IF ------
     pc : 0000000000000c24
 is req : 1
 pc req : 0000000000000c20
ID ------
  0000000000000c08 : 3fc10113
  itype : 000010
  imm   : 00000000000003fc
EX -----
  0000000000000c04 : 00001117
  op1     : 0000000000000c04
  op2     : 0000000000001000
  alu     : 0000000000001c04
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c00 : 04600193
	mem stall : 0
	mem rdata : 0000000000000077
WB ----
  0000000000000bfc : 04771263
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1848
IF ------
     pc : 0000000000000c28
 is req : 1
 pc req : 0000000000000c24
ID ------
  0000000000000c0c : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c08 : 3fc10113
  op1     : 0000000000002000
  op2     : 00000000000003fc
  alu     : 00000000000023fc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c04 : 00001117
	mem stall : 0
	mem rdata : 0000000000001e63
WB ----
  0000000000000c00 : 04600193
  reg[ 3] <= 0000000000000046
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1849
IF ------
     pc : 0000000000000c2c
 is req : 1
 pc req : 0000000000000c28
ID ------
  0000000000000c0c : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c08 : 3fc10113
  op1     : 0000000000002000
  op2     : 00000000000003fc
  alu     : 00000000000023fc
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c04 : 00001117
  reg[ 2] <= 0000000000001c04
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1850
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c0c : 122330b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c08 : 3fc10113
  op1     : 0000000000001c04
  op2     : 00000000000003fc
  alu     : 0000000000002000
  rs1/rs2 : 2/28
  reg1/reg2 : 0000000000001c04/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  2
compare = 1
check_start

#                 1851
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c10 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c0c : 122330b7
  op1     : 0000000000000c0c
  op2     : 0000000012233000
  alu     : 0000000012233c0c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000001c04
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c08 : 3fc10113
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1852
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c10 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c0c : 122330b7
  op1     : 0000000000000c0c
  op2     : 0000000012233000
  alu     : 0000000012233c0c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000001c04
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c08 : 3fc10113
  reg[ 2] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1853
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c10 : 0010809b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c0c : 122330b7
  op1     : 0000000000000c0c
  op2     : 0000000012233000
  alu     : 0000000012233c0c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  6
compare = 0
check_start

#                 1854
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c14 : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  0000000000000c10 : 0010809b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c0c : 122330b7
	mem stall : 0
	mem rdata : 000015970ef00513
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1855
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c14 : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  0000000000000c10 : 0010809b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000022330011/0000000022330011
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c0c : 122330b7
  reg[ 1] <= 0000000012233000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1856
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c14 : 00112a23
  itype : 000100
  imm   : 0000000000000014
EX -----
  0000000000000c10 : 0010809b
  op1     : 0000000012233000
  op2     : 0000000000000001
  alu     : 0000000012233001
  rs1/rs2 : 1/1
  reg1/reg2 : 0000000012233000/0000000012233000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  1
compare = 1
check_start

#                 1857
IF ------
     pc : 0000000000000c2c
 is req : 0
 pc req : 0000000000000c28
ID ------
  0000000000000c18 : 01416703
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000c14 : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c10 : 0010809b
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1858
IF ------
     pc : 0000000000000c30
 is req : 1
 pc req : 0000000000000c2c
ID ------
  0000000000000c18 : 01416703
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000c14 : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c10 : 0010809b
  reg[ 1] <= 0000000012233001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1859
IF ------
     pc : 0000000000000c34
 is req : 1
 pc req : 0000000000000c30
ID ------
  0000000000000c18 : 01416703
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000c14 : 00112a23
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/1
  reg1/reg2 : 0000000000002000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  2
compare = 0
check_start

#                 1860
IF ------
     pc : 0000000000000c38
 is req : 1
 pc req : 0000000000000c34
ID ------
  0000000000000c1c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c18 : 01416703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c14 : 00112a23
	mem stall : 1
	mem rdata : 0000000000a581a3
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                 1861
IF ------
     pc : 0000000000000c3c
 is req : 1
 pc req : 0000000000000c38
ID ------
  0000000000000c1c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c18 : 01416703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c14 : 00112a23
	mem stall : 1
	mem rdata : 0000000002301063
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                 1862
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c1c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c18 : 01416703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c14 : 00112a23
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                 1863
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c1c : 122333b7
  itype : 010000
  imm   : 0000000012233000
EX -----
  0000000000000c18 : 01416703
  op1     : 0000000000002000
  op2     : 0000000000000014
  alu     : 0000000000002014
  rs1/rs2 : 2/20
  reg1/reg2 : 0000000000002000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c14 : 00112a23
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  2
compare = 0
check_start

#                 1864
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c20 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c1c : 122333b7
  op1     : 0000000000000c1c
  op2     : 0000000012233000
  alu     : 0000000012233c1c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c18 : 01416703
	mem stall : 1
	mem rdata : 0000000002301063
WB ----
  0000000000000c14 : 00112a23
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1865
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c20 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c1c : 122333b7
  op1     : 0000000000000c1c
  op2     : 0000000012233000
  alu     : 0000000012233c1c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c18 : 01416703
	mem stall : 1
	mem rdata : 0000000002301063
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1866
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c20 : 0013839b
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c1c : 122333b7
  op1     : 0000000000000c1c
  op2     : 0000000012233000
  alu     : 0000000012233c1c
  rs1/rs2 : 6/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c18 : 01416703
	mem stall : 0
	mem rdata : 0000000012233001
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  6
compare = 0
check_start

#                 1867
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c24 : 00771e63
  itype : 001000
  imm   : 000000000000001c
EX -----
  0000000000000c20 : 0013839b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000022330011/0000000012233001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c1c : 122333b7
	mem stall : 0
	mem rdata : 0230106300358603
WB ----
  0000000000000c18 : 01416703
  reg[14] <= 0000000012233001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1868
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c24 : 00771e63
  itype : 001000
  imm   : 000000000000001c
EX -----
  0000000000000c20 : 0013839b
  op1     : 0000000022330011
  op2     : 0000000000000001
  alu     : 0000000022330012
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000022330011/0000000012233001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c1c : 122333b7
  reg[ 7] <= 0000000012233000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1869
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c24 : 00771e63
  itype : 001000
  imm   : 000000000000001c
EX -----
  0000000000000c20 : 0013839b
  op1     : 0000000012233000
  op2     : 0000000000000001
  alu     : 0000000012233001
  rs1/rs2 : 7/1
  reg1/reg2 : 0000000012233000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  7
compare = 1
check_start

#                 1870
IF ------
     pc : 0000000000000c3c
 is req : 0
 pc req : 0000000000000c38
ID ------
  0000000000000c28 : 0ef00513
  itype : 000010
  imm   : 00000000000000ef
EX -----
  0000000000000c24 : 00771e63
  op1     : 0000000012233001
  op2     : 0000000012233000
  alu     : 0000000024466001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000c20 : 0013839b
	mem stall : 0
	mem rdata : ffffffffffffff86
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1871
IF ------
     pc : 0000000000000c40
 is req : 1
 pc req : 0000000000000c3c
ID ------
  0000000000000c28 : 0ef00513
  itype : 000010
  imm   : 00000000000000ef
EX -----
  0000000000000c24 : 00771e63
  op1     : 0000000012233001
  op2     : 0000000012233000
  alu     : 0000000024466001
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000c20 : 0013839b
  reg[ 7] <= 0000000012233001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1872
IF ------
     pc : 0000000000000c44
 is req : 1
 pc req : 0000000000000c40
ID ------
  0000000000000c28 : 0ef00513
  itype : 000010
  imm   : 00000000000000ef
EX -----
  0000000000000c24 : 00771e63
  op1     : 0000000012233001
  op2     : 0000000012233001
  alu     : 0000000024466002
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000012233001/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                 1873
IF ------
     pc : 0000000000000c48
 is req : 1
 pc req : 0000000000000c44
ID ------
  0000000000000c2c : 00001597
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000c28 : 0ef00513
  op1     : 0000000000000000
  op2     : 00000000000000ef
  alu     : 00000000000000ef
  rs1/rs2 : 0/15
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c24 : 00771e63
	mem stall : 0
	mem rdata : 0000000000000ff0
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                 1874
IF ------
     pc : 0000000000000c4c
 is req : 1
 pc req : 0000000000000c48
ID ------
  0000000000000c30 : 3d458593
  itype : 000010
  imm   : 00000000000003d4
EX -----
  0000000000000c2c : 00001597
  op1     : 0000000000000c2c
  op2     : 0000000000001000
  alu     : 0000000000001c2c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c28 : 0ef00513
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000c24 : 00771e63
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                 1875
IF ------
     pc : 0000000000000c50
 is req : 1
 pc req : 0000000000000c4c
ID ------
  0000000000000c34 : 00a581a3
  itype : 000100
  imm   : 0000000000000003
EX -----
  0000000000000c30 : 3d458593
  op1     : 0000000000000000
  op2     : 00000000000003d4
  alu     : 00000000000003d4
  rs1/rs2 : 11/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c2c : 00001597
	mem stall : 0
	mem rdata : ffffffffffffe193
WB ----
  0000000000000c28 : 0ef00513
  reg[10] <= 00000000000000ef
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                 1876
IF ------
     pc : 0000000000000c54
 is req : 1
 pc req : 0000000000000c50
ID ------
  0000000000000c34 : 00a581a3
  itype : 000100
  imm   : 0000000000000003
EX -----
  0000000000000c30 : 3d458593
  op1     : 0000000000000000
  op2     : 00000000000003d4
  alu     : 00000000000003d4
  rs1/rs2 : 11/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c2c : 00001597
  reg[11] <= 0000000000001c2c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                 1877
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c34 : 00a581a3
  itype : 000100
  imm   : 0000000000000003
EX -----
  0000000000000c30 : 3d458593
  op1     : 0000000000001c2c
  op2     : 00000000000003d4
  alu     : 0000000000002000
  rs1/rs2 : 11/20
  reg1/reg2 : 0000000000001c2c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                 1878
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c38 : 00358603
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000c34 : 00a581a3
  op1     : 0000000000001c2c
  op2     : 0000000000000003
  alu     : 0000000000001c2f
  rs1/rs2 : 11/10
  reg1/reg2 : 0000000000001c2c/00000000000000ef
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c30 : 3d458593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                 1879
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c38 : 00358603
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000c34 : 00a581a3
  op1     : 0000000000001c2c
  op2     : 0000000000000003
  alu     : 0000000000001c2f
  rs1/rs2 : 11/10
  reg1/reg2 : 0000000000001c2c/00000000000000ef
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000c30 : 3d458593
  reg[11] <= 0000000000002000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                 1880
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c38 : 00358603
  itype : 000010
  imm   : 0000000000000003
EX -----
  0000000000000c34 : 00a581a3
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 11/10
  reg1/reg2 : 0000000000002000/00000000000000ef
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr = 11
compare = 1
check_start

#                 1881
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c3c : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000c38 : 00358603
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 11/3
  reg1/reg2 : 0000000000002000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c34 : 00a581a3
	mem stall : 1
	mem rdata : 0000000000000005
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr = 11
compare = 0
check_start

#                 1882
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c3c : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000c38 : 00358603
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 11/3
  reg1/reg2 : 0000000000002000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c34 : 00a581a3
	mem stall : 1
	mem rdata : 0000000000000005
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr = 11
compare = 0
check_start

#                 1883
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c3c : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000c38 : 00358603
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 11/3
  reg1/reg2 : 0000000000002000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000c34 : 00a581a3
	mem stall : 1
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr = 11
compare = 0
check_start

#                 1884
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c3c : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000c38 : 00358603
  op1     : 0000000000002000
  op2     : 0000000000000003
  alu     : 0000000000002003
  rs1/rs2 : 11/3
  reg1/reg2 : 0000000000002000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c34 : 00a581a3
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  3
exs_rs1_addr = 11
compare = 0
check_start

#                 1885
IF ------
     pc : 0000000000000c54
 is req : 0
 pc req : 0000000000000c50
ID ------
  0000000000000c40 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000c3c : 02301063
  op1     : 0000000000000000
  op2     : 0000000000000046
  alu     : 0000000000000046
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000c38 : 00358603
	mem stall : 1
	mem rdata : 0000000000000005
WB ----
  0000000000000c34 : 00a581a3
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1886
IF ------
     pc : 0000000000000c58
 is req : 1
 pc req : 0000000000000c54
ID ------
  0000000000000c40 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000c3c : 02301063
  op1     : 0000000000000000
  op2     : 0000000000000046
  alu     : 0000000000000046
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=0 memq_wready=0 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000c38 : 00358603
	mem stall : 1
	mem rdata : 0000000000000005
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1887
IF ------
     pc : 0000000000000c58
 is req : 0
 pc req : 0000000000000c54
ID ------
  0000000000000c40 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000c3c : 02301063
  op1     : 0000000000000000
  op2     : 0000000000000046
  alu     : 0000000000000046
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000046
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
  0000000000000c38 : 00358603
	mem stall : 0
	mem rdata : ffffffffffffffef
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                 1888
IF ------
     pc : 0000000000000c5c
 is req : 1
 pc req : 0000000000000c58
ID ------
  0000000000000c44 : 00018063
  itype : 001000
  imm   : 0000000000000000
EX -----
  0000000000000c40 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c3c : 02301063
	mem stall : 0
	mem rdata : 0000000000000ff0
 JUMP TO : 0000000000000c5c
WB ----
  0000000000000c38 : 00358603
  reg[12] <= ffffffffffffffef
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1889
IF ------
     pc : 0000000000000c5c
 is req : 0
 pc req : 0000000000000c58
ID ------
EX -----
MEM -----
WB ----
  0000000000000c3c : 02301063
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1890
IF ------
     pc : 0000000000000c60
 is req : 1
 pc req : 0000000000000c5c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1891
IF ------
     pc : 0000000000000c64
 is req : 1
 pc req : 0000000000000c60
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1892
IF ------
     pc : 0000000000000c68
 is req : 1
 pc req : 0000000000000c64
ID ------
  0000000000000c5c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1893
IF ------
     pc : 0000000000000c6c
 is req : 1
 pc req : 0000000000000c68
ID ------
  0000000000000c60 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000c5c : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1894
IF ------
     pc : 0000000000000c70
 is req : 1
 pc req : 0000000000000c6c
ID ------
  0000000000000c64 : 05d00893
  itype : 000010
  imm   : 000000000000005d
EX -----
  0000000000000c60 : 00100193
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000012233001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c5c : 0ff0000f
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1895
IF ------
     pc : 0000000000000c74
 is req : 1
 pc req : 0000000000000c70
ID ------
  0000000000000c68 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000c64 : 05d00893
  op1     : 0000000000000000
  op2     : 000000000000005d
  alu     : 000000000000005d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c60 : 00100193
	mem stall : 0
	mem rdata : 0000000000000010
WB ----
  0000000000000c5c : 0ff0000f
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                 1896
IF ------
     pc : 0000000000000c78
 is req : 1
 pc req : 0000000000000c74
ID ------
  0000000000000c6c : 00000073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000c68 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c64 : 05d00893
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  0000000000000c60 : 00100193
  reg[ 3] <= 0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                 1897
IF ------
     pc : 0000000000000c7c
 is req : 1
 pc req : 0000000000000c78
ID ------
  0000000000000c70 : c0001073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000c6c : 00000073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000c68 : 00000513
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000c64 : 05d00893
  reg[17] <= 000000000000005d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                 1898
IF ------
     pc : 0000000000000c80
 is req : 1
 pc req : 0000000000000c7c
ID ------
  0000000000000c74 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000c70 : c0001073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000c6c : 00000073
	mem stall : 0
	mem rdata : 0000000000000013
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000004
WB ----
  0000000000000c68 : 00000513
  reg[10] <= 0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1899
IF ------
     pc : 0000000000000004
 is req : 0
 pc req : 0000000000000c7c
ID ------
EX -----
MEM -----
WB ----
  0000000000000c6c : 00000073
  reg[ 0] <= 0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1900
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1901
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1902
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1903
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1904
IF ------
     pc : 0000000000000018
 is req : 1
 pc req : 0000000000000014
ID ------
  000000000000000c : 03ff0863
  itype : 001000
  imm   : 0000000000000030
EX -----
  0000000000000008 : 00800f93
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000004 : 34202f73
	mem stall : 0
	mem rdata : 0000000000900f93
 csr rdata : 000000000000000b
 csr trap  : 0
 csr vec   : 0000000000000c6c
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                 1905
IF ------
     pc : 000000000000001c
 is req : 1
 pc req : 0000000000000018
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 30/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000008 : 00800f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000004 : 34202f73
  reg[30] <= 000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1906
IF ------
     pc : 0000000000000020
 is req : 1
 pc req : 000000000000001c
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000000
  alu     : 000000000000000b
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000008 : 00800f93
  reg[31] <= 0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1907
IF ------
     pc : 0000000000000024
 is req : 1
 pc req : 0000000000000020
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1908
IF ------
     pc : 0000000000000028
 is req : 1
 pc req : 0000000000000024
ID ------
  0000000000000014 : 03ff0463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000010 : 00900f93
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000000c : 03ff0863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                 1909
IF ------
     pc : 000000000000002c
 is req : 1
 pc req : 0000000000000028
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000010 : 00900f93
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000000c : 03ff0863
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1910
IF ------
     pc : 0000000000000030
 is req : 1
 pc req : 000000000000002c
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000010 : 00900f93
  reg[31] <= 0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1911
IF ------
     pc : 0000000000000034
 is req : 1
 pc req : 0000000000000030
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1912
IF ------
     pc : 0000000000000038
 is req : 1
 pc req : 0000000000000034
ID ------
  000000000000001c : 03ff0063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000018 : 00b00f93
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000002000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000014 : 03ff0463
	mem stall : 0
	mem rdata : 000000000000006f
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                 1913
IF ------
     pc : 000000000000003c
 is req : 1
 pc req : 0000000000000038
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000018 : 00b00f93
	mem stall : 0
	mem rdata : 0000000000000053
WB ----
  0000000000000014 : 03ff0463
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1914
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000018 : 00b00f93
  reg[31] <= 000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1915
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 000000000000000b
  alu     : 0000000000000016
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                 1916
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000024 : 000f0463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000020 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000001c : 03ff0063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000003c
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1917
IF ------
     pc : 000000000000003c
 is req : 0
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
  000000000000001c : 03ff0063
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1918
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1919
IF ------
     pc : 0000000000000044
 is req : 1
 pc req : 0000000000000040
ID ------
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1920
IF ------
     pc : 0000000000000048
 is req : 1
 pc req : 0000000000000044
ID ------
  000000000000003c : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1921
IF ------
     pc : 000000000000004c
 is req : 1
 pc req : 0000000000000048
ID ------
  0000000000000040 : fc3f2223
  itype : 000100
  imm   : ffffffffffffffc4
EX -----
  000000000000003c : 00001f17
  op1     : 000000000000003c
  op2     : 0000000000001000
  alu     : 000000000000103c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                 1922
IF ------
     pc : 0000000000000050
 is req : 1
 pc req : 000000000000004c
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000003c : 00001f17
	mem stall : 0
	mem rdata : fffffffffffff06f
WB ----
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                 1923
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000003c : 00001f17
  reg[30] <= 000000000000103c
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                 1924
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000103c
  op2     : ffffffffffffffc4
  alu     : 0000000000001000
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000103c/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                 1925
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                 1926
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start
riscv-tests success!
- src/top.sv:59: Verilog $finish
