(module "EEETP70471V" (layer F.Cu) (tedit 620C36F7)
  (descr "EEETP70471V, -55¡æ~+125¡æ 3000hrs@125¡æ 470uF 16.8mm 70V 16mm ¡À20% SMD")
  (tags "-55¡æ~+125¡æ 3000hrs@125¡æ 470uF 16.8mm 70V 16mm ¡À20% SMD, Capacitors, Aluminum Electrolytic Capacitors - SMD")
  (fp_text reference REF** (at 0 -10.500025) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value EEETP70471V (at 0 10.500025) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_arc (start 0.230846 18.891113) (end -7.222593 3.781712) (angle 51.261384) (layer F.SilkS) (width 0.254001))
  (fp_arc (start 0.034701 -2.830548) (end 7.245123 -3.734265) (angle -165.326929) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -10.151041 8.627026) (end -10.121044 8.627026) (layer F.SilkS) (width 0.059995))
  (fp_line (start -4.995034 8.500025) (end 8.505017 8.500025) (layer F.SilkS) (width 0.254001))
  (fp_line (start -8.505017 -4.989967) (end -5.006134 -8.488748) (layer F.SilkS) (width 0.254001))
  (fp_line (start -8.495034 5.000025) (end -4.996253 8.498857) (layer F.SilkS) (width 0.254001))
  (fp_line (start 8.505017 -8.500025) (end -4.995034 -8.500025) (layer F.SilkS) (width 0.254001))
  (fp_line (start 8.505017 -8.500025) (end 8.505017 -3.710008) (layer F.SilkS) (width 0.254001))
  (fp_line (start 8.505017 3.710008) (end 8.505017 8.500025) (layer F.SilkS) (width 0.254001))
  (fp_line (start -8.505017 -4.989967) (end -8.505017 -3.70508) (layer F.SilkS) (width 0.254001))
  (fp_line (start -8.505017 3.70508) (end -8.505017 5.035509) (layer F.SilkS) (width 0.254001))
  (pad 1 smd custom (at -6.594958 0) (size 7.112014 7.112014) (layers F.Cu F.Mask F.Paste)
    (options (clearance outline) (anchor circle))
    (primitives
      (gr_poly (pts
         (xy -3.556083 -1.524003) (xy -1.90508 -1.524003) (xy -1.90508 -1.524003) (xy -1.90508 -3.556007)
         (xy 1.777927 -3.556007) (xy 1.777927 -1.524003) (xy 3.555931 -1.524003) (xy 3.555931 1.524003)
         (xy 1.777927 1.524003) (xy 1.777927 3.556007) (xy -1.90508 3.556007) (xy -1.90508 1.524003)
         (xy -3.556083 1.524003)) (width 0))
    ))
  (pad 2 smd custom (at 6.60494 0) (size 7.112014 7.112014) (layers F.Cu F.Mask F.Paste)
    (options (clearance outline) (anchor circle))
    (primitives
      (gr_poly (pts
         (xy -3.555931 -1.524003) (xy -1.904928 -1.524003) (xy -1.904928 -1.524003) (xy -1.904928 -3.556007)
         (xy 1.77808 -3.556007) (xy 1.77808 -1.524003) (xy 3.556083 -1.524003) (xy 3.556083 1.524003)
         (xy 1.77808 1.524003) (xy 1.77808 3.556007) (xy -1.904928 3.556007) (xy -1.904928 1.524003)
         (xy -3.555931 1.524003)) (width 0))
    ))
  (fp_text user REF** (at 0 12.500025) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_capacitors/packages3d/EEETP70471V.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)