The following files were generated for 'uart' in directory
/home/brjathu/FPGA/uart-ayya/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * uart.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * uart.cdc
   * uart.constraints/uart.ucf
   * uart.constraints/uart.xdc
   * uart.ngc
   * uart.ucf
   * uart.v
   * uart.veo
   * uart.xdc
   * uart_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * uart.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * uart.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * uart.gise
   * uart.xise

Deliver Readme:
   Readme file for the IP.

   * uart_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * uart_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

