{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541295152802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541295152803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541295152850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541295152959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541295152959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541295153197 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541295153236 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541295154365 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541295154365 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541295154365 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541295154365 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541295154365 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541295154365 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541295154365 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541295154385 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541295154385 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541295154391 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541295154391 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541295154391 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1541295154391 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541295154397 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541295154432 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "165 167 " "No exact pin location assignment(s) for 165 pins of 167 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1541295154962 ""}
{ "Info" "ISTA_SDC_FOUND" "pipemult.sdc " "Reading SDC File: 'pipemult.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541295156162 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541295156211 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541295156211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541295156211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         clk1 " "   8.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541295156211 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541295156211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541295156319 ""}  } { { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 1990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541295156319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541295157303 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541295157306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541295157306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541295157310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541295157316 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541295157320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541295157445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541295157448 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "23 I/O Output Buffer " "Packed 23 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1541295157448 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541295157448 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 32 0 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 32 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541295157475 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541295157475 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "133 unused 2.5V 62 71 0 " "Number of I/O pins in group: 133 (unused VREF, 2.5V VCCIO, 62 input, 71 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1541295157475 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1541295157475 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541295157475 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 0 36 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 0 24 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 0 24 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1541295157477 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1541295157477 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541295157477 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ALUout " "Node \"ALUout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ALUout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541295157764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CCout " "Node \"CCout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CCout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1541295157764 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1541295157764 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541295157764 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541295157785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541295159092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541295159371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541295159406 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541295176094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541295176094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541295177633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541295178838 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541295178838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541295181142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541295181142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541295181150 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.04 " "Total time spent on timing analysis during the Fitter is 1.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541295181519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541295181547 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1541295181547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541295182759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541295182760 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08DAF484C8GES " "Timing characteristics of device 10M08DAF484C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1541295182760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541295184691 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541295188415 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1541295188877 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 MAX 10 " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS D9 " "Pin reset uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 960 -56 112 976 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[31\] 3.3-V LVCMOS G20 " "Pin A\[31\] uses I/O standard 3.3-V LVCMOS at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[30\] 3.3-V LVCMOS B1 " "Pin A\[30\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[29\] 3.3-V LVCMOS B2 " "Pin A\[29\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[28\] 3.3-V LVCMOS C3 " "Pin A\[28\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[27\] 3.3-V LVCMOS C2 " "Pin A\[27\] uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[26\] 3.3-V LVCMOS E6 " "Pin A\[26\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[25\] 3.3-V LVCMOS F7 " "Pin A\[25\] uses I/O standard 3.3-V LVCMOS at F7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[24\] 3.3-V LVCMOS C5 " "Pin A\[24\] uses I/O standard 3.3-V LVCMOS at C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[23\] 3.3-V LVCMOS D6 " "Pin A\[23\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[22\] 3.3-V LVCMOS D5 " "Pin A\[22\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[21\] 3.3-V LVCMOS B5 " "Pin A\[21\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[20\] 3.3-V LVCMOS A2 " "Pin A\[20\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVCMOS C4 " "Pin A\[19\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVCMOS B3 " "Pin A\[18\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVCMOS B4 " "Pin A\[17\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVCMOS E8 " "Pin A\[16\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS A3 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS E9 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS B7 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS D10 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS A4 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS C6 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS E11 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS A5 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS C8 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS D7 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS H11 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at H11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS A6 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS D8 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS C7 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at C7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS J10 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at J10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS E10 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/pipemult.bdf" { { 432 -24 144 448 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541295188941 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541295188941 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1541295188947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/output_files/pipemult.fit.smsg " "Generated suppressed messages file C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/pipemultQP16_1/Schematic/output_files/pipemult.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541295189116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5573 " "Peak virtual memory: 5573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541295192896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 18:33:12 2018 " "Processing ended: Sat Nov 03 18:33:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541295192896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541295192896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541295192896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541295192896 ""}
