Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: procesor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesor"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : procesor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\mux_generics.vhd" into library work
Parsing package <mux_generics>.
Parsing package body <mux_generics>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\register.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\multiplekser.vhd" into library work
Parsing entity <multiplekser>.
Parsing architecture <Behavioral> of entity <multiplekser>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\DEC.vhd" into library work
Parsing entity <DEC>.
Parsing architecture <Behavioral> of entity <dec>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\CU.vhd" into library work
Parsing entity <CU>.
Parsing architecture <Behavioral> of entity <cu>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\cnt.vhd" into library work
Parsing entity <cnt>.
Parsing architecture <Behavioral> of entity <cnt>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\procesor.vhd" into library work
Parsing entity <procesor>.
Parsing architecture <proc_arch> of entity <procesor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <procesor> (architecture <proc_arch>) with generics from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DEC> (architecture <Behavioral>) from library <work>.

Elaborating entity <cnt> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <multiplekser> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <procesor>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\procesor.vhd".
        bus_width = 16
INFO:Xst:3210 - "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\procesor.vhd" line 144: Output port <oCarry> of the instance <Inst_ALU> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <procesor> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\ALU.vhd".
        bus_width = 16
        selSigNum = 1
    Found 17-bit adder for signal <GND_6_o_GND_6_o_add_3_OUT> created at line 55.
    Found 17-bit subtractor for signal <GND_6_o_GND_6_o_sub_5_OUT<16:0>> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.

Synthesizing Unit <reg_1>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\register.vhd".
        bus_width = 16
        selSigNum = 1
    Found 16-bit register for signal <sData>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg_1> synthesized.

Synthesizing Unit <reg_2>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\register.vhd".
        bus_width = 10
        selSigNum = 1
    Found 10-bit register for signal <sData>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <reg_2> synthesized.

Synthesizing Unit <DEC>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\DEC.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DEC> synthesized.

Synthesizing Unit <cnt>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\cnt.vhd".
        bus_width = 16
    Found 1-bit register for signal <vCntEn>.
    Found 16-bit register for signal <sCnt>.
    Found 16-bit adder for signal <sCnt[15]_GND_10_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <cnt> synthesized.

Synthesizing Unit <multiplekser>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\multiplekser.vhd".
        bus_width = 16
        num_of_inputs = 10
    Found 4-bit adder for signal <sSEL[3]_GND_11_o_add_2_OUT> created at line 55.
    Found 16-bit 10-to-1 multiplexer for signal <sSEL[3]_X_11_o_wide_mux_3_OUT> created at line 55.
    Found 4-bit comparator greater for signal <sSEL[3]_PWR_13_o_LessThan_2_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <multiplekser> synthesized.

Synthesizing Unit <CU>.
    Related source file is "D:\LPRS1_git\LPRS1\LPRS1_Lab08\procesor\procesor\CU.vhd".
WARNING:Xst:647 - Input <iPC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <stateCurrent>.
    Found finite state machine <FSM_0> for signal <stateCurrent>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | iCLK (rising_edge)                             |
    | Reset              | inRST (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <PC_EN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_SEL<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_SEL<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_SEL<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_IN<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_IN<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_IN<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <REG_EN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ACC_WE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RESULT_WE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <G_SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DATA_SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sINSTR_WORD<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_CLEAR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  24 Latch(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 17-bit addsub                                         : 1
 4-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 1
 10-bit register                                       : 1
 16-bit register                                       : 11
# Latches                                              : 24
 1-bit latch                                           : 24
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 23
 16-bit 10-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cnt>.
The following registers are absorbed into counter <sCnt>: 1 register on signal <sCnt>.
Unit <cnt> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit addsub                                         : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 171
 Flip-Flops                                            : 171
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 23
 16-bit 10-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_CU/FSM_0> on signal <stateCurrent[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 read_instr_word | 001
 op1tobus        | 010
 bustoreg        | 011
 op2tobus        | 100
 alu_op          | 101
 gtobus          | 110
-----------------------------

Optimizing unit <reg_2> ...

Optimizing unit <reg_1> ...

Optimizing unit <procesor> ...

Optimizing unit <CU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesor, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : procesor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 391
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 25
#      LUT3                        : 10
#      LUT4                        : 42
#      LUT5                        : 24
#      LUT6                        : 146
#      MUXCY                       : 30
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 214
#      FD                          : 2
#      FDR                         : 2
#      FDRE                        : 186
#      LDC                         : 13
#      LDE_1                       : 10
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 28
#      OBUF                        : 48

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             204  out of  54576     0%  
 Number of Slice LUTs:                  263  out of  27288     0%  
    Number used as Logic:               263  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    354
   Number with an unused Flip Flop:     150  out of    354    42%  
   Number with an unused LUT:            91  out of    354    25%  
   Number of fully used LUT-FF pairs:   113  out of    354    31%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    358    21%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                                                       | Clock buffer(FF name)     | Load  |
---------------------------------------------------------------------------------------------------+---------------------------+-------+
iCLK                                                                                               | BUFGP                     | 190   |
Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o(Inst_CU/Mmux_stateCurrent[2]_PWR_18_o_Mux_32_o11:O)      | NONE(*)(Inst_CU/REG_SEL_0)| 3     |
Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o(Inst_CU/Mmux_stateCurrent[2]_PWR_37_o_Mux_70_o11:O)      | NONE(*)(Inst_CU/DATA_SEL) | 1     |
Inst_CU/stateCurrent[2]_PWR_24_o_Mux_44_o(Inst_CU/Mmux_stateCurrent[2]_PWR_24_o_Mux_44_o11:O)      | NONE(*)(Inst_CU/REG_IN_0) | 3     |
Inst_CU/stateCurrent[2]_PWR_33_o_Mux_62_o(Inst_CU/stateCurrent__n0171<4>1:O)                       | NONE(*)(Inst_CU/ALU_SEL)  | 2     |
Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_56_o(Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_56_o1:O)| NONE(*)(Inst_CU/REG_EN)   | 1     |
Inst_CU/stateCurrent[2]_PWR_15_o_Mux_26_o(Inst_CU/stateCurrent__n0171<0>1:O)                       | NONE(*)(Inst_CU/PC_CLEAR) | 1     |
iRST                                                                                               | IBUF+BUFG                 | 10    |
Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o(Inst_CU/stateCurrent__n0171<6>1:O)                       | NONE(*)(Inst_CU/G_SEL)    | 1     |
Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_60_o(Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_60_o1:O)| NONE(*)(Inst_CU/ACC_WE)   | 1     |
Inst_CU/stateCurrent[2]_PWR_16_o_Mux_28_o(Inst_CU/stateCurrent__n0171<2>1:O)                       | NONE(*)(Inst_CU/PC_EN)    | 1     |
---------------------------------------------------------------------------------------------------+---------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.747ns (Maximum Frequency: 266.916MHz)
   Minimum input arrival time before clock: 5.730ns
   Maximum output required time after clock: 10.297ns
   Maximum combinational path delay: 8.188ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 3.747ns (frequency: 266.916MHz)
  Total number of paths / destination ports: 4057 / 195
-------------------------------------------------------------------------
Delay:               3.747ns (Levels of Logic = 18)
  Source:            GEN_REG[0].REGX/sData_0 (FF)
  Destination:       Inst_RegG/sData_15 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: GEN_REG[0].REGX/sData_0 to Inst_RegG/sData_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.910  GEN_REG[0].REGX/sData_0 (GEN_REG[0].REGX/sData_0)
     LUT6:I3->O            2   0.235   1.002  Inst_multiplekser/Mmux_sSEL[3]_X_11_o_wide_mux_3_OUT_7 (Inst_multiplekser/Mmux_sSEL[3]_X_11_o_wide_mux_3_OUT_7)
     LUT6:I2->O            1   0.254   0.000  Inst_ALU/Maddsub_soResult_lut<0> (Inst_ALU/Maddsub_soResult_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Inst_ALU/Maddsub_soResult_cy<0> (Inst_ALU/Maddsub_soResult_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<1> (Inst_ALU/Maddsub_soResult_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<2> (Inst_ALU/Maddsub_soResult_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<3> (Inst_ALU/Maddsub_soResult_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<4> (Inst_ALU/Maddsub_soResult_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<5> (Inst_ALU/Maddsub_soResult_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<6> (Inst_ALU/Maddsub_soResult_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<7> (Inst_ALU/Maddsub_soResult_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<8> (Inst_ALU/Maddsub_soResult_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<9> (Inst_ALU/Maddsub_soResult_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<10> (Inst_ALU/Maddsub_soResult_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<11> (Inst_ALU/Maddsub_soResult_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<12> (Inst_ALU/Maddsub_soResult_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<13> (Inst_ALU/Maddsub_soResult_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Inst_ALU/Maddsub_soResult_cy<14> (Inst_ALU/Maddsub_soResult_cy<14>)
     XORCY:CI->O           1   0.206   0.000  Inst_ALU/Maddsub_soResult_xor<15> (sRESULT<15>)
     FDRE:D                    0.074          Inst_RegG/sData_15
    ----------------------------------------
    Total                      3.747ns (1.835ns logic, 1.912ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 1611 / 370
-------------------------------------------------------------------------
Offset:              5.730ns (Levels of Logic = 2)
  Source:            iRST (PAD)
  Destination:       Inst_cnt/sCnt_0 (FF)
  Destination Clock: iCLK rising

  Data Path: iRST to Inst_cnt/sCnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.512  iRST_IBUF (iRST_IBUF)
     LUT2:I0->O           16   0.250   1.181  Inst_cnt/iRST_iPC_CLR_OR_1_o1 (Inst_cnt/iRST_iPC_CLR_OR_1_o)
     FDRE:R                    0.459          Inst_cnt/sCnt_0
    ----------------------------------------
    Total                      5.730ns (2.037ns logic, 3.693ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/REG_SEL_0 (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o falling

  Data Path: iRST to Inst_CU/REG_SEL_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/REG_SEL_2
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/DATA_SEL (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o falling

  Data Path: iRST to Inst_CU/DATA_SEL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/DATA_SEL
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_24_o_Mux_44_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/REG_IN_0 (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_24_o_Mux_44_o falling

  Data Path: iRST to Inst_CU/REG_IN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/REG_IN_2
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_33_o_Mux_62_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/ALU_SEL (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_33_o_Mux_62_o falling

  Data Path: iRST to Inst_CU/ALU_SEL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/RESULT_WE
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/REG_EN (LATCH)
  Destination Clock: Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_56_o falling

  Data Path: iRST to Inst_CU/REG_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/REG_EN
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_15_o_Mux_26_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/PC_CLEAR (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_15_o_Mux_26_o falling

  Data Path: iRST to Inst_CU/PC_CLEAR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDP:PRE                   0.459          Inst_CU/PC_CLEAR
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/G_SEL (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o falling

  Data Path: iRST to Inst_CU/G_SEL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/G_SEL
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/ACC_WE (LATCH)
  Destination Clock: Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_60_o falling

  Data Path: iRST to Inst_CU/ACC_WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/ACC_WE
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_16_o_Mux_28_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.190ns (Levels of Logic = 1)
  Source:            iRST (PAD)
  Destination:       Inst_CU/PC_EN (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_16_o_Mux_28_o falling

  Data Path: iRST to Inst_CU/PC_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           189   1.328   2.403  iRST_IBUF (iRST_IBUF)
     LDC:CLR                   0.459          Inst_CU/PC_EN
    ----------------------------------------
    Total                      4.190ns (1.787ns logic, 2.403ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o'
  Total number of paths / destination ports: 336 / 16
-------------------------------------------------------------------------
Offset:              10.297ns (Levels of Logic = 5)
  Source:            Inst_CU/REG_SEL_0 (LATCH)
  Destination:       oBUS<15> (PAD)
  Source Clock:      Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o falling

  Data Path: Inst_CU/REG_SEL_0 to oBUS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             35   0.581   1.570  Inst_CU/REG_SEL_0 (Inst_CU/REG_SEL_0)
     LUT2:I1->O           96   0.254   2.608  Inst_multiplekser/Mmux_sSEL[3]_X_11_o_wide_mux_3_OUT_5_f7_SW0 (N20)
     LUT6:I1->O            1   0.254   0.000  Inst_multiplekser/Mmux_oData21_SW2_G (N225)
     MUXF7:I1->O           1   0.175   0.682  Inst_multiplekser/Mmux_oData21_SW2 (N112)
     LUT5:I4->O           10   0.254   1.007  Inst_multiplekser/Mmux_oData22 (oBUS_10_OBUF)
     OBUF:I->O                 2.912          oBUS_10_OBUF (oBUS<10>)
    ----------------------------------------
    Total                     10.297ns (4.430ns logic, 5.867ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK'
  Total number of paths / destination ports: 224 / 32
-------------------------------------------------------------------------
Offset:              6.845ns (Levels of Logic = 3)
  Source:            GEN_REG[0].REGX/sData_15 (FF)
  Destination:       oBUS<15> (PAD)
  Source Clock:      iCLK rising

  Data Path: GEN_REG[0].REGX/sData_15 to oBUS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.910  GEN_REG[0].REGX/sData_15 (GEN_REG[0].REGX/sData_15)
     LUT6:I3->O            2   0.235   1.002  Inst_multiplekser/Madd_sSEL[3]_GND_11_o_add_2_OUT_cy<2>_75 (Inst_multiplekser/Madd_sSEL[3]_GND_11_o_add_2_OUT_cy<2>_75)
     LUT5:I1->O           10   0.254   1.007  Inst_multiplekser/Mmux_oData72 (oBUS_15_OBUF)
     OBUF:I->O                 2.912          oBUS_15_OBUF (oBUS<15>)
    ----------------------------------------
    Total                      6.845ns (3.926ns logic, 2.919ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              8.461ns (Levels of Logic = 4)
  Source:            Inst_CU/DATA_SEL (LATCH)
  Destination:       oBUS<15> (PAD)
  Source Clock:      Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o falling

  Data Path: Inst_CU/DATA_SEL to oBUS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q            128   0.581   2.523  Inst_CU/DATA_SEL (Inst_CU/DATA_SEL)
     LUT6:I3->O            1   0.235   0.000  Inst_multiplekser/Mmux_oData21_SW3_F (N226)
     MUXF7:I0->O           1   0.163   0.790  Inst_multiplekser/Mmux_oData21_SW3 (N113)
     LUT5:I3->O           10   0.250   1.007  Inst_multiplekser/Mmux_oData22 (oBUS_10_OBUF)
     OBUF:I->O                 2.912          oBUS_10_OBUF (oBUS<10>)
    ----------------------------------------
    Total                      8.461ns (4.141ns logic, 4.320ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              8.694ns (Levels of Logic = 4)
  Source:            Inst_CU/G_SEL (LATCH)
  Destination:       oBUS<15> (PAD)
  Source Clock:      Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o falling

  Data Path: Inst_CU/G_SEL to oBUS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q            128   0.581   2.725  Inst_CU/G_SEL (Inst_CU/G_SEL)
     LUT6:I1->O            1   0.254   0.000  Inst_multiplekser/Mmux_oData21_SW3_G (N227)
     MUXF7:I1->O           1   0.175   0.790  Inst_multiplekser/Mmux_oData21_SW3 (N113)
     LUT5:I3->O           10   0.250   1.007  Inst_multiplekser/Mmux_oData22 (oBUS_10_OBUF)
     OBUF:I->O                 2.912          oBUS_10_OBUF (oBUS<10>)
    ----------------------------------------
    Total                      8.694ns (4.172ns logic, 4.522ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 80 / 16
-------------------------------------------------------------------------
Delay:               8.188ns (Levels of Logic = 4)
  Source:            iDATA<15> (PAD)
  Destination:       oBUS<15> (PAD)

  Data Path: iDATA<15> to oBUS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.431  iDATA_15_IBUF (iDATA_15_IBUF)
     LUT6:I0->O            2   0.254   1.002  Inst_multiplekser/Madd_sSEL[3]_GND_11_o_add_2_OUT_cy<2>_75 (Inst_multiplekser/Madd_sSEL[3]_GND_11_o_add_2_OUT_cy<2>_75)
     LUT5:I1->O           10   0.254   1.007  Inst_multiplekser/Mmux_oData72 (oBUS_15_OBUF)
     OBUF:I->O                 2.912          oBUS_15_OBUF (oBUS<15>)
    ----------------------------------------
    Total                      8.188ns (4.748ns logic, 3.440ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_56_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.173|         |
iRST           |         |         |    2.057|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_60_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[2]_PWR_16_o_Mux_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.277|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.449|         |
iRST           |         |         |    3.294|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[2]_PWR_24_o_Mux_44_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.277|         |
iRST           |         |         |    1.597|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[2]_PWR_33_o_Mux_62_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.480|         |
iRST           |         |         |    2.057|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.277|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    2.382|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock iCLK
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_56_o|         |    3.471|         |         |
Inst_CU/stateCurrent[1]_sINSTR_WORD[9]_Mux_60_o|         |    2.064|         |         |
Inst_CU/stateCurrent[2]_PWR_15_o_Mux_26_o      |         |    3.201|         |         |
Inst_CU/stateCurrent[2]_PWR_16_o_Mux_28_o      |         |    3.148|         |         |
Inst_CU/stateCurrent[2]_PWR_18_o_Mux_32_o      |         |    7.149|         |         |
Inst_CU/stateCurrent[2]_PWR_24_o_Mux_44_o      |         |    3.538|         |         |
Inst_CU/stateCurrent[2]_PWR_33_o_Mux_62_o      |         |    4.335|         |         |
Inst_CU/stateCurrent[2]_PWR_35_o_Mux_66_o      |         |    5.621|         |         |
Inst_CU/stateCurrent[2]_PWR_37_o_Mux_70_o      |         |    5.596|         |         |
iCLK                                           |    3.747|         |         |         |
iRST                                           |    2.095|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock iRST
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    3.581|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.00 secs
 
--> 

Total memory usage is 261552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    2 (   0 filtered)

