// Seed: 2284563306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  inout wire id_46;
  input wire id_45;
  inout wire id_44;
  inout wire id_43;
  output wire id_42;
  input wire id_41;
  output wire id_40;
  input wire id_39;
  inout wire id_38;
  input wire id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_26 = id_21;
  assign id_40 = id_39;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_36(
      id_8, id_31, id_19, -1
  );
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_13,
      id_21,
      id_33,
      id_4,
      id_17,
      id_31,
      id_33,
      id_17,
      id_1,
      id_23,
      id_5,
      id_23,
      id_8,
      id_11,
      id_6,
      id_23,
      id_16,
      id_14,
      id_6,
      id_28,
      id_6,
      id_19,
      id_35,
      id_11,
      id_9,
      id_23,
      id_35,
      id_6,
      id_35,
      id_19,
      id_1,
      id_5,
      id_21,
      id_12,
      id_16,
      id_25,
      id_17,
      id_17,
      id_6,
      id_28,
      id_30,
      id_24,
      id_21
  );
  wire id_37;
  wire id_38;
  id_39(
      id_31, id_28
  );
  wand id_40;
  wire id_41;
  specify
    (id_42 + => id_43) = (id_40  : $realtime : 1, $realtime : $realtime : $realtime);
  endspecify
endmodule
