load Wire.hdl,
output-file Wire.out,
compare-to Wire.cmp,
output-list in%B3.1.3 out1%B3.1.3 out2%B3.1.3;

set in 0,
eval,
output;

set in 1,
eval,
output;