{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591265902965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591265902966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:18:22 2020 " "Processing started: Thu Jun 04 13:18:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591265902966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591265902966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591265902966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591265903570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/talka/documents/github/cputask1/vhdl/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../CpuTask1/VHDL/aux_package.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/aux_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/topalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/topalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topALU-ops " "Found design unit 1: topALU-ops" {  } { { "../CpuTask1/VHDL/topALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/topALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904141 ""} { "Info" "ISGN_ENTITY_NAME" "1 topALU " "Found entity 1: topALU" {  } { { "../CpuTask1/VHDL/topALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/topALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arc_sys " "Found design unit 1: top-arc_sys" {  } { { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904146 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-struct " "Found design unit 1: Shifter-struct" {  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/outputselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/outputselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputSelector-ops " "Found design unit 1: outputSelector-ops" {  } { { "../CpuTask1/VHDL/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/outputSelector.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904155 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputSelector " "Found entity 1: outputSelector" {  } { { "../CpuTask1/VHDL/outputSelector.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/outputSelector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "../CpuTask1/VHDL/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/FA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904161 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../CpuTask1/VHDL/FA.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../CpuTask1/VHDL/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/ALU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904166 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../CpuTask1/VHDL/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/talka/documents/github/cputask1/vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/talka/documents/github/cputask1/vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dfl " "Found design unit 1: Adder-dfl" {  } { { "../CpuTask1/VHDL/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1591265904170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../CpuTask1/VHDL/Adder.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1591265904243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topALU topALU:ALUBuild " "Elaborating entity \"topALU\" for hierarchy \"topALU:ALUBuild\"" {  } { { "../CpuTask1/VHDL/top.vhd" "ALUBuild" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591265904247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU topALU:ALUBuild\|ALU:ALUBuild " "Elaborating entity \"ALU\" for hierarchy \"topALU:ALUBuild\|ALU:ALUBuild\"" {  } { { "../CpuTask1/VHDL/topALU.vhd" "ALUBuild" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/topALU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591265904250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder topALU:ALUBuild\|ALU:ALUBuild\|Adder:AddSub " "Elaborating entity \"Adder\" for hierarchy \"topALU:ALUBuild\|ALU:ALUBuild\|Adder:AddSub\"" {  } { { "../CpuTask1/VHDL/ALU.vhd" "AddSub" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/ALU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591265904254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA topALU:ALUBuild\|ALU:ALUBuild\|Adder:AddSub\|FA:first " "Elaborating entity \"FA\" for hierarchy \"topALU:ALUBuild\|ALU:ALUBuild\|Adder:AddSub\|FA:first\"" {  } { { "../CpuTask1/VHDL/Adder.vhd" "first" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591265904256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter topALU:ALUBuild\|Shifter:ShifterBuild " "Elaborating entity \"Shifter\" for hierarchy \"topALU:ALUBuild\|Shifter:ShifterBuild\"" {  } { { "../CpuTask1/VHDL/topALU.vhd" "ShifterBuild" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/topALU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591265904272 ""}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Shifter.vhd(59) " "VHDL warning at Shifter.vhd(59): right bound of range must be a constant" {  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 59 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1591265904274 "|top|topALU:ALUBuild|Shifter:ShifterBuild"}
{ "Warning" "WVRFX_VHDL_RIGHT_BOUND_OF_RANGE_SHOULD_BE_CONSTANT" "Shifter.vhd(75) " "VHDL warning at Shifter.vhd(75): right bound of range must be a constant" {  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 75 0 0 } }  } 0 11792 "VHDL warning at %1!s!: right bound of range must be a constant" 0 0 "" 0 -1 1591265904274 "|top|topALU:ALUBuild|Shifter:ShifterBuild"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AandCin Shifter.vhd(34) " "VHDL Process Statement warning at Shifter.vhd(34): inferring latch(es) for signal or variable \"AandCin\", which holds its previous value in one or more paths through the process" {  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1591265904274 "|top|topALU:ALUBuild|Shifter:ShifterBuild"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSelector topALU:ALUBuild\|outputSelector:tester " "Elaborating entity \"outputSelector\" for hierarchy \"topALU:ALUBuild\|outputSelector:tester\"" {  } { { "../CpuTask1/VHDL/topALU.vhd" "tester" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/topALU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591265904276 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "topALU:ALUBuild\|ALU:ALUBuild\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"topALU:ALUBuild\|ALU:ALUBuild\|Mult0\"" {  } { { "../CpuTask1/VHDL/ALU.vhd" "Mult0" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/ALU.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1591265904713 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1591265904713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "topALU:ALUBuild\|ALU:ALUBuild\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"topALU:ALUBuild\|ALU:ALUBuild\|lpm_mult:Mult0\"" {  } { { "../CpuTask1/VHDL/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/ALU.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1591265904787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "topALU:ALUBuild\|ALU:ALUBuild\|lpm_mult:Mult0 " "Instantiated megafunction \"topALU:ALUBuild\|ALU:ALUBuild\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591265904787 ""}  } { { "../CpuTask1/VHDL/ALU.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/ALU.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1591265904787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591265904866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591265904866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1591265906194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1591265906194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1591265906247 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1591265906247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "270 " "Implemented 270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1591265906247 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1591265906247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1591265906247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591265906282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:18:26 2020 " "Processing ended: Thu Jun 04 13:18:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591265906282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591265906282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591265906282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591265906282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591265907257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591265907257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:18:27 2020 " "Processing started: Thu Jun 04 13:18:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591265907257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591265907257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591265907258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591265907421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1591265907432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591265907467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591265907467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1591265907698 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1591265907712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591265908157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591265908157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1591265908157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1591265908157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591265908158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591265908158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1591265908158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1591265908158 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[0\] " "Pin RES\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[0] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[1\] " "Pin RES\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[1] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[2\] " "Pin RES\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[2] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[3\] " "Pin RES\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[3] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[4\] " "Pin RES\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[4] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[5\] " "Pin RES\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[5] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[6\] " "Pin RES\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[6] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[7\] " "Pin RES\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[7] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[8\] " "Pin RES\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[8] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[9\] " "Pin RES\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[9] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[10\] " "Pin RES\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[10] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[11\] " "Pin RES\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[11] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[12\] " "Pin RES\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[12] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[13\] " "Pin RES\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[13] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[14\] " "Pin RES\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[14] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[15\] " "Pin RES\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { RES[15] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[0\] " "Pin STATUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { STATUS[0] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS\[1\] " "Pin STATUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { STATUS[1] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ena " "Pin ena not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ena } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[3\] " "Pin OPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OPC[3] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[2\] " "Pin OPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OPC[2] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[1\] " "Pin OPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OPC[1] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cin " "Pin cin not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cin } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[0\] " "Pin OPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OPC[0] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[4\] " "Pin OPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OPC[4] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1591265908252 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1591265908252 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1591265908324 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~2\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~2\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~0\|datab " "Node \"ALUBuild\|ShifterBuild\|Mux0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~0\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~1\|datac " "Node \"ALUBuild\|ShifterBuild\|Mux0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~1\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~2\|datab " "Node \"ALUBuild\|ShifterBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908367 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908367 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux1~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908368 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux1~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908368 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux2~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908368 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux2~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908368 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908368 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux3~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908369 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux3~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux3~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908369 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux4~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908369 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux4~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908369 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908369 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux5~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux5~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux5~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux6~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux6~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux6~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux7~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux7~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908370 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux8~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux8~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux8~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265908370 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265908370 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1591265908374 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591265908374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591265908374 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591265908374 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1591265908374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591265908408 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591265908408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1591265908408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STATUSlast\[0\]~0 " "Destination node STATUSlast\[0\]~0" {  } { { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 39 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STATUSlast[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1591265908408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1591265908408 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rst } } } { "../CpuTask1/VHDL/top.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/top.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1591265908408 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1591265908520 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1591265908521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1591265908521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1591265908522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1591265908523 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1591265908523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1591265908543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1591265908625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1591265908625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1591265908625 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.3V 23 18 0 " "Number of I/O pins in group: 41 (unused VREF, 3.3V VCCIO, 23 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1591265908627 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1591265908627 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1591265908627 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1591265908628 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1591265908628 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1591265908628 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591265908656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1591265909349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591265909477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1591265909480 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1591265910620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591265910620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1591265911026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1591265911770 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1591265911770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591265912359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1591265912360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1591265912360 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1591265912373 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[0\] 0 " "Pin \"RES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[1\] 0 " "Pin \"RES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[2\] 0 " "Pin \"RES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[3\] 0 " "Pin \"RES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[4\] 0 " "Pin \"RES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[5\] 0 " "Pin \"RES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[6\] 0 " "Pin \"RES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[7\] 0 " "Pin \"RES\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[8\] 0 " "Pin \"RES\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[9\] 0 " "Pin \"RES\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[10\] 0 " "Pin \"RES\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[11\] 0 " "Pin \"RES\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[12\] 0 " "Pin \"RES\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[13\] 0 " "Pin \"RES\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[14\] 0 " "Pin \"RES\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[15\] 0 " "Pin \"RES\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[0\] 0 " "Pin \"STATUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS\[1\] 0 " "Pin \"STATUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1591265912386 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1591265912386 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1591265912493 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1591265912564 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1591265912672 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1591265912899 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1591265912997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1591265913170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591265913386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:18:33 2020 " "Processing ended: Thu Jun 04 13:18:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591265913386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591265913386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591265913386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591265913386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591265914435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591265914436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:18:34 2020 " "Processing started: Thu Jun 04 13:18:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591265914436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591265914436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591265914436 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1591265915524 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1591265915572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591265916117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:18:36 2020 " "Processing ended: Thu Jun 04 13:18:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591265916117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591265916117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591265916117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591265916117 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1591265916702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591265917373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591265917375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:18:36 2020 " "Processing started: Thu Jun 04 13:18:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591265917375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591265917375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591265917376 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1591265917515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591265917773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591265917811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1591265917811 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1591265917926 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~2\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~0\|datad " "Node \"ALUBuild\|ShifterBuild\|Mux0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~0\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~1\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~1\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~2\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux0~2\|datab " "Node \"ALUBuild\|ShifterBuild\|Mux0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux1~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux1~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917932 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux2~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux2~3\|datab " "Node \"ALUBuild\|ShifterBuild\|Mux2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux3~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux3~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux3~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux4~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux4~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux5~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux5~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux5~3\|datab " "Node \"ALUBuild\|ShifterBuild\|Mux5~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux6~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux6~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux6~3\|datab " "Node \"ALUBuild\|ShifterBuild\|Mux6~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917933 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917933 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux7~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917934 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux7~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917934 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux8~3\|combout " "Node \"ALUBuild\|ShifterBuild\|Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917934 ""} { "Warning" "WSTA_SCC_NODE" "ALUBuild\|ShifterBuild\|Mux8~3\|dataa " "Node \"ALUBuild\|ShifterBuild\|Mux8~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1591265917934 ""}  } { { "../CpuTask1/VHDL/Shifter.vhd" "" { Text "C:/Users/TalKa/Documents/GitHub/CpuTask1/VHDL/Shifter.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1591265917934 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1591265917937 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1591265917947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1591265917956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.238 " "Worst-case setup slack is -7.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.238      -265.326 clk  " "   -7.238      -265.326 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591265917959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.648 " "Worst-case hold slack is 0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648         0.000 clk  " "    0.648         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591265917963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591265917967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591265917970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.807 " "Worst-case minimum pulse width slack is -1.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807      -147.439 clk  " "   -1.807      -147.439 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265917973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591265917973 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1591265918035 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1591265918036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1591265918059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.986 " "Worst-case setup slack is -1.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986       -58.109 clk  " "   -1.986       -58.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591265918062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 clk  " "    0.256         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591265918068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591265918073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1591265918081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519      -121.988 clk  " "   -1.519      -121.988 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1591265918086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1591265918086 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1591265918135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1591265918460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1591265918460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591265918546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:18:38 2020 " "Processing ended: Thu Jun 04 13:18:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591265918546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591265918546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591265918546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591265918546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591265919653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591265919653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 13:18:39 2020 " "Processing started: Thu Jun 04 13:18:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591265919653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591265919653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591265919653 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "top.vho\", \"top_fast.vho top_vhd.sdo top_vhd_fast.sdo C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/simulation/modelsim/ simulation " "Generated files \"top.vho\", \"top_fast.vho\", \"top_vhd.sdo\" and \"top_vhd_fast.sdo\" in directory \"C:/Users/TalKa/Documents/GitHub/CpuTask2 - before changes/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1591265920296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591265920352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 13:18:40 2020 " "Processing ended: Thu Jun 04 13:18:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591265920352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591265920352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591265920352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591265920352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591265921011 ""}
