
BKIT_LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006208  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003008  08006390  08006390  00007390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009398  08009398  0000b02c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009398  08009398  0000a398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a0  080093a0  0000b02c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a0  080093a0  0000a3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093a4  080093a4  0000a3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  080093a8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b02c  2**0
                  CONTENTS
 10 .bss          00000220  2000002c  2000002c  0000b02c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000024c  2000024c  0000b02c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b02c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000138c4  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003467  00000000  00000000  0001e920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  00021d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e34  00000000  00000000  00022fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000233ca  00000000  00000000  00023e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016f06  00000000  00000000  000471e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d12be  00000000  00000000  0005e0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012f3aa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c78  00000000  00000000  0012f3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00134068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006378 	.word	0x08006378

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08006378 	.word	0x08006378

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2iz>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800079c:	d215      	bcs.n	80007ca <__aeabi_d2iz+0x36>
 800079e:	d511      	bpl.n	80007c4 <__aeabi_d2iz+0x30>
 80007a0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d912      	bls.n	80007d0 <__aeabi_d2iz+0x3c>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	bf18      	it	ne
 80007c0:	4240      	negne	r0, r0
 80007c2:	4770      	bx	lr
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	4770      	bx	lr
 80007ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ce:	d105      	bne.n	80007dc <__aeabi_d2iz+0x48>
 80007d0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80007d4:	bf08      	it	eq
 80007d6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop

080007e4 <__aeabi_uldivmod>:
 80007e4:	b953      	cbnz	r3, 80007fc <__aeabi_uldivmod+0x18>
 80007e6:	b94a      	cbnz	r2, 80007fc <__aeabi_uldivmod+0x18>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	bf08      	it	eq
 80007ec:	2800      	cmpeq	r0, #0
 80007ee:	bf1c      	itt	ne
 80007f0:	f04f 31ff 	movne.w	r1, #4294967295
 80007f4:	f04f 30ff 	movne.w	r0, #4294967295
 80007f8:	f000 b988 	b.w	8000b0c <__aeabi_idiv0>
 80007fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000800:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000804:	f000 f806 	bl	8000814 <__udivmoddi4>
 8000808:	f8dd e004 	ldr.w	lr, [sp, #4]
 800080c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <__udivmoddi4>:
 8000814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000818:	9d08      	ldr	r5, [sp, #32]
 800081a:	468e      	mov	lr, r1
 800081c:	4604      	mov	r4, r0
 800081e:	4688      	mov	r8, r1
 8000820:	2b00      	cmp	r3, #0
 8000822:	d14a      	bne.n	80008ba <__udivmoddi4+0xa6>
 8000824:	428a      	cmp	r2, r1
 8000826:	4617      	mov	r7, r2
 8000828:	d962      	bls.n	80008f0 <__udivmoddi4+0xdc>
 800082a:	fab2 f682 	clz	r6, r2
 800082e:	b14e      	cbz	r6, 8000844 <__udivmoddi4+0x30>
 8000830:	f1c6 0320 	rsb	r3, r6, #32
 8000834:	fa01 f806 	lsl.w	r8, r1, r6
 8000838:	fa20 f303 	lsr.w	r3, r0, r3
 800083c:	40b7      	lsls	r7, r6
 800083e:	ea43 0808 	orr.w	r8, r3, r8
 8000842:	40b4      	lsls	r4, r6
 8000844:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000848:	fa1f fc87 	uxth.w	ip, r7
 800084c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000850:	0c23      	lsrs	r3, r4, #16
 8000852:	fb0e 8811 	mls	r8, lr, r1, r8
 8000856:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800085a:	fb01 f20c 	mul.w	r2, r1, ip
 800085e:	429a      	cmp	r2, r3
 8000860:	d909      	bls.n	8000876 <__udivmoddi4+0x62>
 8000862:	18fb      	adds	r3, r7, r3
 8000864:	f101 30ff 	add.w	r0, r1, #4294967295
 8000868:	f080 80ea 	bcs.w	8000a40 <__udivmoddi4+0x22c>
 800086c:	429a      	cmp	r2, r3
 800086e:	f240 80e7 	bls.w	8000a40 <__udivmoddi4+0x22c>
 8000872:	3902      	subs	r1, #2
 8000874:	443b      	add	r3, r7
 8000876:	1a9a      	subs	r2, r3, r2
 8000878:	b2a3      	uxth	r3, r4
 800087a:	fbb2 f0fe 	udiv	r0, r2, lr
 800087e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000882:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000886:	fb00 fc0c 	mul.w	ip, r0, ip
 800088a:	459c      	cmp	ip, r3
 800088c:	d909      	bls.n	80008a2 <__udivmoddi4+0x8e>
 800088e:	18fb      	adds	r3, r7, r3
 8000890:	f100 32ff 	add.w	r2, r0, #4294967295
 8000894:	f080 80d6 	bcs.w	8000a44 <__udivmoddi4+0x230>
 8000898:	459c      	cmp	ip, r3
 800089a:	f240 80d3 	bls.w	8000a44 <__udivmoddi4+0x230>
 800089e:	443b      	add	r3, r7
 80008a0:	3802      	subs	r0, #2
 80008a2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008a6:	eba3 030c 	sub.w	r3, r3, ip
 80008aa:	2100      	movs	r1, #0
 80008ac:	b11d      	cbz	r5, 80008b6 <__udivmoddi4+0xa2>
 80008ae:	40f3      	lsrs	r3, r6
 80008b0:	2200      	movs	r2, #0
 80008b2:	e9c5 3200 	strd	r3, r2, [r5]
 80008b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ba:	428b      	cmp	r3, r1
 80008bc:	d905      	bls.n	80008ca <__udivmoddi4+0xb6>
 80008be:	b10d      	cbz	r5, 80008c4 <__udivmoddi4+0xb0>
 80008c0:	e9c5 0100 	strd	r0, r1, [r5]
 80008c4:	2100      	movs	r1, #0
 80008c6:	4608      	mov	r0, r1
 80008c8:	e7f5      	b.n	80008b6 <__udivmoddi4+0xa2>
 80008ca:	fab3 f183 	clz	r1, r3
 80008ce:	2900      	cmp	r1, #0
 80008d0:	d146      	bne.n	8000960 <__udivmoddi4+0x14c>
 80008d2:	4573      	cmp	r3, lr
 80008d4:	d302      	bcc.n	80008dc <__udivmoddi4+0xc8>
 80008d6:	4282      	cmp	r2, r0
 80008d8:	f200 8105 	bhi.w	8000ae6 <__udivmoddi4+0x2d2>
 80008dc:	1a84      	subs	r4, r0, r2
 80008de:	eb6e 0203 	sbc.w	r2, lr, r3
 80008e2:	2001      	movs	r0, #1
 80008e4:	4690      	mov	r8, r2
 80008e6:	2d00      	cmp	r5, #0
 80008e8:	d0e5      	beq.n	80008b6 <__udivmoddi4+0xa2>
 80008ea:	e9c5 4800 	strd	r4, r8, [r5]
 80008ee:	e7e2      	b.n	80008b6 <__udivmoddi4+0xa2>
 80008f0:	2a00      	cmp	r2, #0
 80008f2:	f000 8090 	beq.w	8000a16 <__udivmoddi4+0x202>
 80008f6:	fab2 f682 	clz	r6, r2
 80008fa:	2e00      	cmp	r6, #0
 80008fc:	f040 80a4 	bne.w	8000a48 <__udivmoddi4+0x234>
 8000900:	1a8a      	subs	r2, r1, r2
 8000902:	0c03      	lsrs	r3, r0, #16
 8000904:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000908:	b280      	uxth	r0, r0
 800090a:	b2bc      	uxth	r4, r7
 800090c:	2101      	movs	r1, #1
 800090e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000912:	fb0e 221c 	mls	r2, lr, ip, r2
 8000916:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800091a:	fb04 f20c 	mul.w	r2, r4, ip
 800091e:	429a      	cmp	r2, r3
 8000920:	d907      	bls.n	8000932 <__udivmoddi4+0x11e>
 8000922:	18fb      	adds	r3, r7, r3
 8000924:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000928:	d202      	bcs.n	8000930 <__udivmoddi4+0x11c>
 800092a:	429a      	cmp	r2, r3
 800092c:	f200 80e0 	bhi.w	8000af0 <__udivmoddi4+0x2dc>
 8000930:	46c4      	mov	ip, r8
 8000932:	1a9b      	subs	r3, r3, r2
 8000934:	fbb3 f2fe 	udiv	r2, r3, lr
 8000938:	fb0e 3312 	mls	r3, lr, r2, r3
 800093c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000940:	fb02 f404 	mul.w	r4, r2, r4
 8000944:	429c      	cmp	r4, r3
 8000946:	d907      	bls.n	8000958 <__udivmoddi4+0x144>
 8000948:	18fb      	adds	r3, r7, r3
 800094a:	f102 30ff 	add.w	r0, r2, #4294967295
 800094e:	d202      	bcs.n	8000956 <__udivmoddi4+0x142>
 8000950:	429c      	cmp	r4, r3
 8000952:	f200 80ca 	bhi.w	8000aea <__udivmoddi4+0x2d6>
 8000956:	4602      	mov	r2, r0
 8000958:	1b1b      	subs	r3, r3, r4
 800095a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800095e:	e7a5      	b.n	80008ac <__udivmoddi4+0x98>
 8000960:	f1c1 0620 	rsb	r6, r1, #32
 8000964:	408b      	lsls	r3, r1
 8000966:	fa22 f706 	lsr.w	r7, r2, r6
 800096a:	431f      	orrs	r7, r3
 800096c:	fa0e f401 	lsl.w	r4, lr, r1
 8000970:	fa20 f306 	lsr.w	r3, r0, r6
 8000974:	fa2e fe06 	lsr.w	lr, lr, r6
 8000978:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800097c:	4323      	orrs	r3, r4
 800097e:	fa00 f801 	lsl.w	r8, r0, r1
 8000982:	fa1f fc87 	uxth.w	ip, r7
 8000986:	fbbe f0f9 	udiv	r0, lr, r9
 800098a:	0c1c      	lsrs	r4, r3, #16
 800098c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000990:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000994:	fb00 fe0c 	mul.w	lr, r0, ip
 8000998:	45a6      	cmp	lr, r4
 800099a:	fa02 f201 	lsl.w	r2, r2, r1
 800099e:	d909      	bls.n	80009b4 <__udivmoddi4+0x1a0>
 80009a0:	193c      	adds	r4, r7, r4
 80009a2:	f100 3aff 	add.w	sl, r0, #4294967295
 80009a6:	f080 809c 	bcs.w	8000ae2 <__udivmoddi4+0x2ce>
 80009aa:	45a6      	cmp	lr, r4
 80009ac:	f240 8099 	bls.w	8000ae2 <__udivmoddi4+0x2ce>
 80009b0:	3802      	subs	r0, #2
 80009b2:	443c      	add	r4, r7
 80009b4:	eba4 040e 	sub.w	r4, r4, lr
 80009b8:	fa1f fe83 	uxth.w	lr, r3
 80009bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80009c0:	fb09 4413 	mls	r4, r9, r3, r4
 80009c4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009c8:	fb03 fc0c 	mul.w	ip, r3, ip
 80009cc:	45a4      	cmp	ip, r4
 80009ce:	d908      	bls.n	80009e2 <__udivmoddi4+0x1ce>
 80009d0:	193c      	adds	r4, r7, r4
 80009d2:	f103 3eff 	add.w	lr, r3, #4294967295
 80009d6:	f080 8082 	bcs.w	8000ade <__udivmoddi4+0x2ca>
 80009da:	45a4      	cmp	ip, r4
 80009dc:	d97f      	bls.n	8000ade <__udivmoddi4+0x2ca>
 80009de:	3b02      	subs	r3, #2
 80009e0:	443c      	add	r4, r7
 80009e2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009e6:	eba4 040c 	sub.w	r4, r4, ip
 80009ea:	fba0 ec02 	umull	lr, ip, r0, r2
 80009ee:	4564      	cmp	r4, ip
 80009f0:	4673      	mov	r3, lr
 80009f2:	46e1      	mov	r9, ip
 80009f4:	d362      	bcc.n	8000abc <__udivmoddi4+0x2a8>
 80009f6:	d05f      	beq.n	8000ab8 <__udivmoddi4+0x2a4>
 80009f8:	b15d      	cbz	r5, 8000a12 <__udivmoddi4+0x1fe>
 80009fa:	ebb8 0203 	subs.w	r2, r8, r3
 80009fe:	eb64 0409 	sbc.w	r4, r4, r9
 8000a02:	fa04 f606 	lsl.w	r6, r4, r6
 8000a06:	fa22 f301 	lsr.w	r3, r2, r1
 8000a0a:	431e      	orrs	r6, r3
 8000a0c:	40cc      	lsrs	r4, r1
 8000a0e:	e9c5 6400 	strd	r6, r4, [r5]
 8000a12:	2100      	movs	r1, #0
 8000a14:	e74f      	b.n	80008b6 <__udivmoddi4+0xa2>
 8000a16:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a1a:	0c01      	lsrs	r1, r0, #16
 8000a1c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a20:	b280      	uxth	r0, r0
 8000a22:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a26:	463b      	mov	r3, r7
 8000a28:	4638      	mov	r0, r7
 8000a2a:	463c      	mov	r4, r7
 8000a2c:	46b8      	mov	r8, r7
 8000a2e:	46be      	mov	lr, r7
 8000a30:	2620      	movs	r6, #32
 8000a32:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a36:	eba2 0208 	sub.w	r2, r2, r8
 8000a3a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a3e:	e766      	b.n	800090e <__udivmoddi4+0xfa>
 8000a40:	4601      	mov	r1, r0
 8000a42:	e718      	b.n	8000876 <__udivmoddi4+0x62>
 8000a44:	4610      	mov	r0, r2
 8000a46:	e72c      	b.n	80008a2 <__udivmoddi4+0x8e>
 8000a48:	f1c6 0220 	rsb	r2, r6, #32
 8000a4c:	fa2e f302 	lsr.w	r3, lr, r2
 8000a50:	40b7      	lsls	r7, r6
 8000a52:	40b1      	lsls	r1, r6
 8000a54:	fa20 f202 	lsr.w	r2, r0, r2
 8000a58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a62:	b2bc      	uxth	r4, r7
 8000a64:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a68:	0c11      	lsrs	r1, r2, #16
 8000a6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a6e:	fb08 f904 	mul.w	r9, r8, r4
 8000a72:	40b0      	lsls	r0, r6
 8000a74:	4589      	cmp	r9, r1
 8000a76:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a7a:	b280      	uxth	r0, r0
 8000a7c:	d93e      	bls.n	8000afc <__udivmoddi4+0x2e8>
 8000a7e:	1879      	adds	r1, r7, r1
 8000a80:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a84:	d201      	bcs.n	8000a8a <__udivmoddi4+0x276>
 8000a86:	4589      	cmp	r9, r1
 8000a88:	d81f      	bhi.n	8000aca <__udivmoddi4+0x2b6>
 8000a8a:	eba1 0109 	sub.w	r1, r1, r9
 8000a8e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a92:	fb09 f804 	mul.w	r8, r9, r4
 8000a96:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a9a:	b292      	uxth	r2, r2
 8000a9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000aa0:	4542      	cmp	r2, r8
 8000aa2:	d229      	bcs.n	8000af8 <__udivmoddi4+0x2e4>
 8000aa4:	18ba      	adds	r2, r7, r2
 8000aa6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000aaa:	d2c4      	bcs.n	8000a36 <__udivmoddi4+0x222>
 8000aac:	4542      	cmp	r2, r8
 8000aae:	d2c2      	bcs.n	8000a36 <__udivmoddi4+0x222>
 8000ab0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ab4:	443a      	add	r2, r7
 8000ab6:	e7be      	b.n	8000a36 <__udivmoddi4+0x222>
 8000ab8:	45f0      	cmp	r8, lr
 8000aba:	d29d      	bcs.n	80009f8 <__udivmoddi4+0x1e4>
 8000abc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ac0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ac4:	3801      	subs	r0, #1
 8000ac6:	46e1      	mov	r9, ip
 8000ac8:	e796      	b.n	80009f8 <__udivmoddi4+0x1e4>
 8000aca:	eba7 0909 	sub.w	r9, r7, r9
 8000ace:	4449      	add	r1, r9
 8000ad0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ad4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ad8:	fb09 f804 	mul.w	r8, r9, r4
 8000adc:	e7db      	b.n	8000a96 <__udivmoddi4+0x282>
 8000ade:	4673      	mov	r3, lr
 8000ae0:	e77f      	b.n	80009e2 <__udivmoddi4+0x1ce>
 8000ae2:	4650      	mov	r0, sl
 8000ae4:	e766      	b.n	80009b4 <__udivmoddi4+0x1a0>
 8000ae6:	4608      	mov	r0, r1
 8000ae8:	e6fd      	b.n	80008e6 <__udivmoddi4+0xd2>
 8000aea:	443b      	add	r3, r7
 8000aec:	3a02      	subs	r2, #2
 8000aee:	e733      	b.n	8000958 <__udivmoddi4+0x144>
 8000af0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000af4:	443b      	add	r3, r7
 8000af6:	e71c      	b.n	8000932 <__udivmoddi4+0x11e>
 8000af8:	4649      	mov	r1, r9
 8000afa:	e79c      	b.n	8000a36 <__udivmoddi4+0x222>
 8000afc:	eba1 0109 	sub.w	r1, r1, r9
 8000b00:	46c4      	mov	ip, r8
 8000b02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b06:	fb09 f804 	mul.w	r8, r9, r4
 8000b0a:	e7c4      	b.n	8000a96 <__udivmoddi4+0x282>

08000b0c <__aeabi_idiv0>:
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <buttonInit>:
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void buttonInit()
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000b14:	2201      	movs	r2, #1
 8000b16:	2108      	movs	r1, #8
 8000b18:	4802      	ldr	r0, [pc, #8]	@ (8000b24 <buttonInit+0x14>)
 8000b1a:	f002 fccd 	bl	80034b8 <HAL_GPIO_WritePin>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40020c00 	.word	0x40020c00

08000b28 <buttonScan>:
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void buttonScan()
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2108      	movs	r1, #8
 8000b32:	4832      	ldr	r0, [pc, #200]	@ (8000bfc <buttonScan+0xd4>)
 8000b34:	f002 fcc0 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2108      	movs	r1, #8
 8000b3c:	482f      	ldr	r0, [pc, #188]	@ (8000bfc <buttonScan+0xd4>)
 8000b3e:	f002 fcbb 	bl	80034b8 <HAL_GPIO_WritePin>
    HAL_SPI_Receive(&hspi1, (void *)&buttonSpiBuffer, 2, 10);
 8000b42:	230a      	movs	r3, #10
 8000b44:	2202      	movs	r2, #2
 8000b46:	492e      	ldr	r1, [pc, #184]	@ (8000c00 <buttonScan+0xd8>)
 8000b48:	482e      	ldr	r0, [pc, #184]	@ (8000c04 <buttonScan+0xdc>)
 8000b4a:	f003 f9f0 	bl	8003f2e <HAL_SPI_Receive>

    buttonInx=0;
 8000b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c08 <buttonScan+0xe0>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
    uint16_t mask = 0x8000;
 8000b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b58:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	e044      	b.n	8000bea <buttonScan+0xc2>
    {
        if (i >= 0 && i <= 3)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	db07      	blt.n	8000b76 <buttonScan+0x4e>
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	2b03      	cmp	r3, #3
 8000b6a:	dc04      	bgt.n	8000b76 <buttonScan+0x4e>
        {
        	buttonInx = i + 4;
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	3304      	adds	r3, #4
 8000b70:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <buttonScan+0xe0>)
 8000b72:	6013      	str	r3, [r2, #0]
 8000b74:	e01b      	b.n	8000bae <buttonScan+0x86>
        }
        else if (i >= 4 && i <= 7)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	2b03      	cmp	r3, #3
 8000b7a:	dd08      	ble.n	8000b8e <buttonScan+0x66>
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	2b07      	cmp	r3, #7
 8000b80:	dc05      	bgt.n	8000b8e <buttonScan+0x66>
        {
        	buttonInx = 7 - i;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	f1c3 0307 	rsb	r3, r3, #7
 8000b88:	4a1f      	ldr	r2, [pc, #124]	@ (8000c08 <buttonScan+0xe0>)
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	e00f      	b.n	8000bae <buttonScan+0x86>
        }
        else if (i >= 8 && i <= 11)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	2b07      	cmp	r3, #7
 8000b92:	dd07      	ble.n	8000ba4 <buttonScan+0x7c>
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	2b0b      	cmp	r3, #11
 8000b98:	dc04      	bgt.n	8000ba4 <buttonScan+0x7c>
        {
        	buttonInx = i + 4;
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8000c08 <buttonScan+0xe0>)
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	e004      	b.n	8000bae <buttonScan+0x86>
        }
        else
        {
        	buttonInx = 23 - i;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	f1c3 0317 	rsb	r3, r3, #23
 8000baa:	4a17      	ldr	r2, [pc, #92]	@ (8000c08 <buttonScan+0xe0>)
 8000bac:	6013      	str	r3, [r2, #0]
        }
        if (buttonSpiBuffer & mask)
 8000bae:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <buttonScan+0xd8>)
 8000bb0:	881a      	ldrh	r2, [r3, #0]
 8000bb2:	88fb      	ldrh	r3, [r7, #6]
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d006      	beq.n	8000bca <buttonScan+0xa2>
            buttonCount[buttonInx] = 0;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <buttonScan+0xe0>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a12      	ldr	r2, [pc, #72]	@ (8000c0c <buttonScan+0xe4>)
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000bc8:	e009      	b.n	8000bde <buttonScan+0xb6>
        else
            buttonCount[buttonInx]++;
 8000bca:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <buttonScan+0xe0>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a0f      	ldr	r2, [pc, #60]	@ (8000c0c <buttonScan+0xe4>)
 8000bd0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000bd4:	3201      	adds	r2, #1
 8000bd6:	b291      	uxth	r1, r2
 8000bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8000c0c <buttonScan+0xe4>)
 8000bda:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        mask = mask >> 1;
 8000bde:	88fb      	ldrh	r3, [r7, #6]
 8000be0:	085b      	lsrs	r3, r3, #1
 8000be2:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	3301      	adds	r3, #1
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	2b0f      	cmp	r3, #15
 8000bee:	ddb7      	ble.n	8000b60 <buttonScan+0x38>
    }
}
 8000bf0:	bf00      	nop
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40020c00 	.word	0x40020c00
 8000c00:	20000068 	.word	0x20000068
 8000c04:	2000015c 	.word	0x2000015c
 8000c08:	2000006c 	.word	0x2000006c
 8000c0c:	20000048 	.word	0x20000048

08000c10 <buttonGetState>:
uint16_t buttonGetState(BUTTON pos){
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
	return buttonCount[buttonPos[pos]];
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	4a05      	ldr	r2, [pc, #20]	@ (8000c34 <buttonGetState+0x24>)
 8000c1e:	5cd3      	ldrb	r3, [r2, r3]
 8000c20:	461a      	mov	r2, r3
 8000c22:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <buttonGetState+0x28>)
 8000c24:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	20000000 	.word	0x20000000
 8000c38:	20000048 	.word	0x20000048

08000c3c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08e      	sub	sp, #56	@ 0x38
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c42:	f107 031c 	add.w	r3, r7, #28
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]
 8000c52:	615a      	str	r2, [r3, #20]
 8000c54:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000c56:	463b      	mov	r3, r7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
 8000c5e:	609a      	str	r2, [r3, #8]
 8000c60:	60da      	str	r2, [r3, #12]
 8000c62:	611a      	str	r2, [r3, #16]
 8000c64:	615a      	str	r2, [r3, #20]
 8000c66:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c68:	4b2f      	ldr	r3, [pc, #188]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c6a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000c6e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c70:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c72:	4a2e      	ldr	r2, [pc, #184]	@ (8000d2c <MX_FSMC_Init+0xf0>)
 8000c74:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c76:	4b2c      	ldr	r3, [pc, #176]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c82:	4b29      	ldr	r3, [pc, #164]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c88:	4b27      	ldr	r3, [pc, #156]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c8a:	2210      	movs	r2, #16
 8000c8c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c8e:	4b26      	ldr	r3, [pc, #152]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c94:	4b24      	ldr	r3, [pc, #144]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c9a:	4b23      	ldr	r3, [pc, #140]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000ca0:	4b21      	ldr	r3, [pc, #132]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000ca6:	4b20      	ldr	r3, [pc, #128]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000ca8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cac:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000cae:	4b1e      	ldr	r3, [pc, #120]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000cb6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000cba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000cc2:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000cc8:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000cce:	230f      	movs	r3, #15
 8000cd0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000cd2:	230f      	movs	r3, #15
 8000cd4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000cd6:	233c      	movs	r3, #60	@ 0x3c
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000cde:	2310      	movs	r3, #16
 8000ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000ce2:	2311      	movs	r3, #17
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000cea:	2308      	movs	r3, #8
 8000cec:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000cee:	230f      	movs	r3, #15
 8000cf0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000cf2:	2309      	movs	r3, #9
 8000cf4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000cfa:	2310      	movs	r3, #16
 8000cfc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000cfe:	2311      	movs	r3, #17
 8000d00:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000d06:	463a      	mov	r2, r7
 8000d08:	f107 031c 	add.w	r3, r7, #28
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4806      	ldr	r0, [pc, #24]	@ (8000d28 <MX_FSMC_Init+0xec>)
 8000d10:	f003 fd12 	bl	8004738 <HAL_SRAM_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000d1a:	f001 fc53 	bl	80025c4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000d1e:	bf00      	nop
 8000d20:	3738      	adds	r7, #56	@ 0x38
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000070 	.word	0x20000070
 8000d2c:	a0000104 	.word	0xa0000104

08000d30 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	1d3b      	adds	r3, r7, #4
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000d44:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <HAL_FSMC_MspInit+0x88>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d131      	bne.n	8000db0 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <HAL_FSMC_MspInit+0x88>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	603b      	str	r3, [r7, #0]
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <HAL_FSMC_MspInit+0x8c>)
 8000d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d5a:	4a18      	ldr	r2, [pc, #96]	@ (8000dbc <HAL_FSMC_MspInit+0x8c>)
 8000d5c:	f043 0301 	orr.w	r3, r3, #1
 8000d60:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d62:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <HAL_FSMC_MspInit+0x8c>)
 8000d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000d6e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000d72:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d80:	230c      	movs	r3, #12
 8000d82:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	4619      	mov	r1, r3
 8000d88:	480d      	ldr	r0, [pc, #52]	@ (8000dc0 <HAL_FSMC_MspInit+0x90>)
 8000d8a:	f002 f9f9 	bl	8003180 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d8e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000d92:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d94:	2302      	movs	r3, #2
 8000d96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000da0:	230c      	movs	r3, #12
 8000da2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	4806      	ldr	r0, [pc, #24]	@ (8000dc4 <HAL_FSMC_MspInit+0x94>)
 8000daa:	f002 f9e9 	bl	8003180 <HAL_GPIO_Init>
 8000dae:	e000      	b.n	8000db2 <HAL_FSMC_MspInit+0x82>
    return;
 8000db0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200000c0 	.word	0x200000c0
 8000dbc:	40023800 	.word	0x40023800
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	40020c00 	.word	0x40020c00

08000dc8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000dd0:	f7ff ffae 	bl	8000d30 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000dd4:	bf00      	nop
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08c      	sub	sp, #48	@ 0x30
 8000de0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 031c 	add.w	r3, r7, #28
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	61bb      	str	r3, [r7, #24]
 8000df6:	4b6f      	ldr	r3, [pc, #444]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a6e      	ldr	r2, [pc, #440]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000dfc:	f043 0310 	orr.w	r3, r3, #16
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b6c      	ldr	r3, [pc, #432]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0310 	and.w	r3, r3, #16
 8000e0a:	61bb      	str	r3, [r7, #24]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
 8000e12:	4b68      	ldr	r3, [pc, #416]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a67      	ldr	r2, [pc, #412]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b65      	ldr	r3, [pc, #404]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0304 	and.w	r3, r3, #4
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	613b      	str	r3, [r7, #16]
 8000e2e:	4b61      	ldr	r3, [pc, #388]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a60      	ldr	r2, [pc, #384]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b5e      	ldr	r3, [pc, #376]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e42:	613b      	str	r3, [r7, #16]
 8000e44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	4b5a      	ldr	r3, [pc, #360]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a59      	ldr	r2, [pc, #356]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e50:	f043 0301 	orr.w	r3, r3, #1
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b57      	ldr	r3, [pc, #348]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	4b53      	ldr	r3, [pc, #332]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	4a52      	ldr	r2, [pc, #328]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e6c:	f043 0308 	orr.w	r3, r3, #8
 8000e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e72:	4b50      	ldr	r3, [pc, #320]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	f003 0308 	and.w	r3, r3, #8
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e7e:	2300      	movs	r3, #0
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	4b4c      	ldr	r3, [pc, #304]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a4b      	ldr	r2, [pc, #300]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b49      	ldr	r3, [pc, #292]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	603b      	str	r3, [r7, #0]
 8000e9e:	4b45      	ldr	r3, [pc, #276]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a44      	ldr	r2, [pc, #272]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b42      	ldr	r3, [pc, #264]	@ (8000fb4 <MX_GPIO_Init+0x1d8>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2170      	movs	r1, #112	@ 0x70
 8000eba:	483f      	ldr	r0, [pc, #252]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000ebc:	f002 fafc 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ec6:	483d      	ldr	r0, [pc, #244]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000ec8:	f002 faf6 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2140      	movs	r1, #64	@ 0x40
 8000ed0:	483b      	ldr	r0, [pc, #236]	@ (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000ed2:	f002 faf1 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000edc:	4839      	ldr	r0, [pc, #228]	@ (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000ede:	f002 faeb 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2108      	movs	r1, #8
 8000ee6:	4838      	ldr	r0, [pc, #224]	@ (8000fc8 <MX_GPIO_Init+0x1ec>)
 8000ee8:	f002 fae6 	bl	80034b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000eec:	2370      	movs	r3, #112	@ 0x70
 8000eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000efc:	f107 031c 	add.w	r3, r7, #28
 8000f00:	4619      	mov	r1, r3
 8000f02:	482d      	ldr	r0, [pc, #180]	@ (8000fb8 <MX_GPIO_Init+0x1dc>)
 8000f04:	f002 f93c 	bl	8003180 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000f08:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	2300      	movs	r3, #0
 8000f14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000f1a:	f107 031c 	add.w	r3, r7, #28
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4826      	ldr	r0, [pc, #152]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000f22:	f002 f92d 	bl	8003180 <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X0_Pin INPUT_X1_Pin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000f26:	23c0      	movs	r3, #192	@ 0xc0
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	4619      	mov	r1, r3
 8000f38:	4822      	ldr	r0, [pc, #136]	@ (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000f3a:	f002 f921 	bl	8003180 <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X2_Pin PC5 */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|GPIO_PIN_5;
 8000f3e:	2330      	movs	r3, #48	@ 0x30
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4a:	f107 031c 	add.w	r3, r7, #28
 8000f4e:	4619      	mov	r1, r3
 8000f50:	481a      	ldr	r0, [pc, #104]	@ (8000fbc <MX_GPIO_Init+0x1e0>)
 8000f52:	f002 f915 	bl	8003180 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000f56:	2340      	movs	r3, #64	@ 0x40
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000f66:	f107 031c 	add.w	r3, r7, #28
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4814      	ldr	r0, [pc, #80]	@ (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000f6e:	f002 f907 	bl	8003180 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000f72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f80:	2300      	movs	r3, #0
 8000f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	4619      	mov	r1, r3
 8000f8a:	480e      	ldr	r0, [pc, #56]	@ (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000f8c:	f002 f8f8 	bl	8003180 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000f90:	2308      	movs	r3, #8
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 031c 	add.w	r3, r7, #28
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4808      	ldr	r0, [pc, #32]	@ (8000fc8 <MX_GPIO_Init+0x1ec>)
 8000fa8:	f002 f8ea 	bl	8003180 <HAL_GPIO_Init>

}
 8000fac:	bf00      	nop
 8000fae:	3730      	adds	r7, #48	@ 0x30
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40020800 	.word	0x40020800
 8000fc0:	40021800 	.word	0x40021800
 8000fc4:	40020000 	.word	0x40020000
 8000fc8:	40020c00 	.word	0x40020c00

08000fcc <Background>:
bool isSave = false;
bool isUp = false;
uint8_t ledState = 0;
uint8_t led = 0;
void Background(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af04      	add	r7, sp, #16
    lcd_fill(0, 0, 240, 320, BLACK);
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000fda:	22f0      	movs	r2, #240	@ 0xf0
 8000fdc:	2100      	movs	r1, #0
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f000 fdda 	bl	8001b98 <lcd_fill>

    //  lcd_show_string_center(0, 2, "Hello World !!!", RED, BLACK, 16, 1);
    //  lcd_show_string(20, 30, "Test LCD Screen", WHITE, BLACK, 32, 0);
    lcd_show_string(5, 5, "MODE", WHITE, BLACK, 16, 1);
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	9302      	str	r3, [sp, #8]
 8000fe8:	2310      	movs	r3, #16
 8000fea:	9301      	str	r3, [sp, #4]
 8000fec:	2300      	movs	r3, #0
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ff4:	4a40      	ldr	r2, [pc, #256]	@ (80010f8 <Background+0x12c>)
 8000ff6:	2105      	movs	r1, #5
 8000ff8:	2005      	movs	r0, #5
 8000ffa:	f001 f9ff 	bl	80023fc <lcd_show_string>
    lcd_show_string(50, 5, NORMAL_MODE, WHITE, BLACK, 16, 1);
 8000ffe:	2301      	movs	r3, #1
 8001000:	9302      	str	r3, [sp, #8]
 8001002:	2310      	movs	r3, #16
 8001004:	9301      	str	r3, [sp, #4]
 8001006:	2300      	movs	r3, #0
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800100e:	4a3b      	ldr	r2, [pc, #236]	@ (80010fc <Background+0x130>)
 8001010:	2105      	movs	r1, #5
 8001012:	2032      	movs	r0, #50	@ 0x32
 8001014:	f001 f9f2 	bl	80023fc <lcd_show_string>

    lcd_show_string(0, 40, "LIGHT 1", RED, BLACK, 16, 1);
 8001018:	2301      	movs	r3, #1
 800101a:	9302      	str	r3, [sp, #8]
 800101c:	2310      	movs	r3, #16
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	2300      	movs	r3, #0
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001028:	4a35      	ldr	r2, [pc, #212]	@ (8001100 <Background+0x134>)
 800102a:	2128      	movs	r1, #40	@ 0x28
 800102c:	2000      	movs	r0, #0
 800102e:	f001 f9e5 	bl	80023fc <lcd_show_string>
    lcd_draw_circle(40, 80, GREEN, 10, 1);
 8001032:	2301      	movs	r3, #1
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	230a      	movs	r3, #10
 8001038:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800103c:	2150      	movs	r1, #80	@ 0x50
 800103e:	2028      	movs	r0, #40	@ 0x28
 8001040:	f001 f96f 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 80, RED, 10, 1);
 8001044:	2301      	movs	r3, #1
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	230a      	movs	r3, #10
 800104a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800104e:	2150      	movs	r1, #80	@ 0x50
 8001050:	2050      	movs	r0, #80	@ 0x50
 8001052:	f001 f966 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 80, YELLOW, 10, 1);
 8001056:	2301      	movs	r3, #1
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	230a      	movs	r3, #10
 800105c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001060:	2150      	movs	r1, #80	@ 0x50
 8001062:	2078      	movs	r0, #120	@ 0x78
 8001064:	f001 f95d 	bl	8002322 <lcd_draw_circle>
    lcd_show_int_num(180, 80, numberLight1, 2, BLUE, BLACK, 32);
 8001068:	4b26      	ldr	r3, [pc, #152]	@ (8001104 <Background+0x138>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	b29a      	uxth	r2, r3
 800106e:	2320      	movs	r3, #32
 8001070:	9302      	str	r3, [sp, #8]
 8001072:	2300      	movs	r3, #0
 8001074:	9301      	str	r3, [sp, #4]
 8001076:	231f      	movs	r3, #31
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2302      	movs	r3, #2
 800107c:	2150      	movs	r1, #80	@ 0x50
 800107e:	20b4      	movs	r0, #180	@ 0xb4
 8001080:	f000 fec4 	bl	8001e0c <lcd_show_int_num>

    lcd_show_string(0, 120, "LIGHT 2", RED, BLACK, 16, 1);
 8001084:	2301      	movs	r3, #1
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	2310      	movs	r3, #16
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	2300      	movs	r3, #0
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001094:	4a1c      	ldr	r2, [pc, #112]	@ (8001108 <Background+0x13c>)
 8001096:	2178      	movs	r1, #120	@ 0x78
 8001098:	2000      	movs	r0, #0
 800109a:	f001 f9af 	bl	80023fc <lcd_show_string>
    lcd_draw_circle(40, 160, GREEN, 10, 1);
 800109e:	2301      	movs	r3, #1
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	230a      	movs	r3, #10
 80010a4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80010a8:	21a0      	movs	r1, #160	@ 0xa0
 80010aa:	2028      	movs	r0, #40	@ 0x28
 80010ac:	f001 f939 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 160, RED, 10, 1);
 80010b0:	2301      	movs	r3, #1
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	230a      	movs	r3, #10
 80010b6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80010ba:	21a0      	movs	r1, #160	@ 0xa0
 80010bc:	2050      	movs	r0, #80	@ 0x50
 80010be:	f001 f930 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 160, YELLOW, 10, 1);
 80010c2:	2301      	movs	r3, #1
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	230a      	movs	r3, #10
 80010c8:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80010cc:	21a0      	movs	r1, #160	@ 0xa0
 80010ce:	2078      	movs	r0, #120	@ 0x78
 80010d0:	f001 f927 	bl	8002322 <lcd_draw_circle>
    lcd_show_int_num(180, 160, numberLight2, 2, BLUE, BLACK, 32);
 80010d4:	4b0d      	ldr	r3, [pc, #52]	@ (800110c <Background+0x140>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	b29a      	uxth	r2, r3
 80010da:	2320      	movs	r3, #32
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2300      	movs	r3, #0
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	231f      	movs	r3, #31
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2302      	movs	r3, #2
 80010e8:	21a0      	movs	r1, #160	@ 0xa0
 80010ea:	20b4      	movs	r0, #180	@ 0xb4
 80010ec:	f000 fe8e 	bl	8001e0c <lcd_show_int_num>
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	08006390 	.word	0x08006390
 80010fc:	08006398 	.word	0x08006398
 8001100:	080063a8 	.word	0x080063a8
 8001104:	200000c4 	.word	0x200000c4
 8001108:	080063b0 	.word	0x080063b0
 800110c:	200000c8 	.word	0x200000c8

08001110 <initlab3>:

void initlab3(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
    timer2Init();
 8001114:	f001 fa5c 	bl	80025d0 <timer2Init>
    lcd_init();
 8001118:	f000 ff18 	bl	8001f4c <lcd_init>
    buttonInit();
 800111c:	f7ff fcf8 	bl	8000b10 <buttonInit>
    timerInit(0, 50, 50, buttonScan);
 8001120:	4b19      	ldr	r3, [pc, #100]	@ (8001188 <initlab3+0x78>)
 8001122:	2232      	movs	r2, #50	@ 0x32
 8001124:	2132      	movs	r1, #50	@ 0x32
 8001126:	2000      	movs	r0, #0
 8001128:	f001 fa5c 	bl	80025e4 <timerInit>
    timerInit(1, 100, 100, fsmlab3);
 800112c:	4b17      	ldr	r3, [pc, #92]	@ (800118c <initlab3+0x7c>)
 800112e:	2264      	movs	r2, #100	@ 0x64
 8001130:	2164      	movs	r1, #100	@ 0x64
 8001132:	2001      	movs	r0, #1
 8001134:	f001 fa56 	bl	80025e4 <timerInit>
    timerInit(2, 1000, 1000, updatetimer);
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <initlab3+0x80>)
 800113a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800113e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001142:	2002      	movs	r0, #2
 8001144:	f001 fa4e 	bl	80025e4 <timerInit>
    timerInit(3, 250, 250, taskBlinkLed);
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <initlab3+0x84>)
 800114a:	22fa      	movs	r2, #250	@ 0xfa
 800114c:	21fa      	movs	r1, #250	@ 0xfa
 800114e:	2003      	movs	r0, #3
 8001150:	f001 fa48 	bl	80025e4 <timerInit>
    disableTask(3);
 8001154:	2003      	movs	r0, #3
 8001156:	f001 fadb 	bl	8002710 <disableTask>
    Background();
 800115a:	f7ff ff37 	bl	8000fcc <Background>
    mode = NORMAL;
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <initlab3+0x88>)
 8001160:	2203      	movs	r2, #3
 8001162:	701a      	strb	r2, [r3, #0]
    ledState = 0;
 8001164:	4b0d      	ldr	r3, [pc, #52]	@ (800119c <initlab3+0x8c>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]

    currentState = STATE_EW_GO;
 800116a:	4b0d      	ldr	r3, [pc, #52]	@ (80011a0 <initlab3+0x90>)
 800116c:	2202      	movs	r2, #2
 800116e:	701a      	strb	r2, [r3, #0]
    // SA  Y:
    // Light 1 (NS) ang , nn phi m red_time
    numberLight1 = red_time;
 8001170:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <initlab3+0x94>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a0c      	ldr	r2, [pc, #48]	@ (80011a8 <initlab3+0x98>)
 8001176:	6013      	str	r3, [r2, #0]
    // Light 2 (EW) ang XANH, nn phi m green_time
    numberLight2 = green_time;
 8001178:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <initlab3+0x9c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0c      	ldr	r2, [pc, #48]	@ (80011b0 <initlab3+0xa0>)
 800117e:	6013      	str	r3, [r2, #0]
    EWGo();
 8001180:	f000 fc1c 	bl	80019bc <EWGo>
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	08000b29 	.word	0x08000b29
 800118c:	080011c1 	.word	0x080011c1
 8001190:	08001701 	.word	0x08001701
 8001194:	080015d5 	.word	0x080015d5
 8001198:	2000001d 	.word	0x2000001d
 800119c:	200000d1 	.word	0x200000d1
 80011a0:	2000001c 	.word	0x2000001c
 80011a4:	20000010 	.word	0x20000010
 80011a8:	200000c4 	.word	0x200000c4
 80011ac:	20000014 	.word	0x20000014
 80011b0:	200000c8 	.word	0x200000c8

080011b4 <runlab3>:
void runlab3(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    doTask();
 80011b8:	f001 fa5a 	bl	8002670 <doTask>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <fsmlab3>:

void fsmlab3(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af04      	add	r7, sp, #16
    isChangemode = buttonGetState(BUTTON_1);
 80011c6:	2001      	movs	r0, #1
 80011c8:	f7ff fd22 	bl	8000c10 <buttonGetState>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	bf14      	ite	ne
 80011d2:	2301      	movne	r3, #1
 80011d4:	2300      	moveq	r3, #0
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	4b3c      	ldr	r3, [pc, #240]	@ (80012cc <fsmlab3+0x10c>)
 80011da:	701a      	strb	r2, [r3, #0]
    isSave = buttonGetState(BUTTON_2);
 80011dc:	2002      	movs	r0, #2
 80011de:	f7ff fd17 	bl	8000c10 <buttonGetState>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	bf14      	ite	ne
 80011e8:	2301      	movne	r3, #1
 80011ea:	2300      	moveq	r3, #0
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4b38      	ldr	r3, [pc, #224]	@ (80012d0 <fsmlab3+0x110>)
 80011f0:	701a      	strb	r2, [r3, #0]
    isUp = buttonGetState(BUTTON_UP);
 80011f2:	200a      	movs	r0, #10
 80011f4:	f7ff fd0c 	bl	8000c10 <buttonGetState>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	bf14      	ite	ne
 80011fe:	2301      	movne	r3, #1
 8001200:	2300      	moveq	r3, #0
 8001202:	b2da      	uxtb	r2, r3
 8001204:	4b33      	ldr	r3, [pc, #204]	@ (80012d4 <fsmlab3+0x114>)
 8001206:	701a      	strb	r2, [r3, #0]
    button_trigger = isChangemode || isSave || isUp;
 8001208:	4b30      	ldr	r3, [pc, #192]	@ (80012cc <fsmlab3+0x10c>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d107      	bne.n	8001220 <fsmlab3+0x60>
 8001210:	4b2f      	ldr	r3, [pc, #188]	@ (80012d0 <fsmlab3+0x110>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d103      	bne.n	8001220 <fsmlab3+0x60>
 8001218:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <fsmlab3+0x114>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <fsmlab3+0x64>
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <fsmlab3+0x66>
 8001224:	2300      	movs	r3, #0
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	b2da      	uxtb	r2, r3
 800122c:	4b2a      	ldr	r3, [pc, #168]	@ (80012d8 <fsmlab3+0x118>)
 800122e:	701a      	strb	r2, [r3, #0]
    if (button_trigger == 1)
 8001230:	4b29      	ldr	r3, [pc, #164]	@ (80012d8 <fsmlab3+0x118>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d037      	beq.n	80012a8 <fsmlab3+0xe8>
    {
        button_trigger = 0;
 8001238:	4b27      	ldr	r3, [pc, #156]	@ (80012d8 <fsmlab3+0x118>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
        if (isChangemode)
 800123e:	4b23      	ldr	r3, [pc, #140]	@ (80012cc <fsmlab3+0x10c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d011      	beq.n	800126a <fsmlab3+0xaa>
        {

            isChangemode = 0;
 8001246:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <fsmlab3+0x10c>)
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
            lcd_show_string(50, 5, DELETE_FILL, WHITE, BLACK, 16, 0);
 800124c:	2300      	movs	r3, #0
 800124e:	9302      	str	r3, [sp, #8]
 8001250:	2310      	movs	r3, #16
 8001252:	9301      	str	r3, [sp, #4]
 8001254:	2300      	movs	r3, #0
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800125c:	4a1f      	ldr	r2, [pc, #124]	@ (80012dc <fsmlab3+0x11c>)
 800125e:	2105      	movs	r1, #5
 8001260:	2032      	movs	r0, #50	@ 0x32
 8001262:	f001 f8cb 	bl	80023fc <lcd_show_string>
            updateMode();
 8001266:	f000 f83f 	bl	80012e8 <updateMode>
        }
        if (isSave)
 800126a:	4b19      	ldr	r3, [pc, #100]	@ (80012d0 <fsmlab3+0x110>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d011      	beq.n	8001296 <fsmlab3+0xd6>
        {
            isSave = 0;
 8001272:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <fsmlab3+0x110>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
            lcd_show_string(50, 5, DELETE_FILL, WHITE, BLACK, 16, 0);
 8001278:	2300      	movs	r3, #0
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	2310      	movs	r3, #16
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	2300      	movs	r3, #0
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001288:	4a14      	ldr	r2, [pc, #80]	@ (80012dc <fsmlab3+0x11c>)
 800128a:	2105      	movs	r1, #5
 800128c:	2032      	movs	r0, #50	@ 0x32
 800128e:	f001 f8b5 	bl	80023fc <lcd_show_string>
            saveMode();
 8001292:	f000 f8dd 	bl	8001450 <saveMode>
                }
        if (isUp)
 8001296:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <fsmlab3+0x114>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d004      	beq.n	80012a8 <fsmlab3+0xe8>
        {
            isUp = 0;
 800129e:	4b0d      	ldr	r3, [pc, #52]	@ (80012d4 <fsmlab3+0x114>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
            upTime();
 80012a4:	f000 f944 	bl	8001530 <upTime>
        }
    }

    if (mode == NORMAL && timer_trigger == 1)
 80012a8:	4b0d      	ldr	r3, [pc, #52]	@ (80012e0 <fsmlab3+0x120>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	d108      	bne.n	80012c2 <fsmlab3+0x102>
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <fsmlab3+0x124>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d004      	beq.n	80012c2 <fsmlab3+0x102>
    {
        switchTLToNextState();
 80012b8:	f000 fac0 	bl	800183c <switchTLToNextState>
        timer_trigger = false;
 80012bc:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <fsmlab3+0x124>)
 80012be:	2200      	movs	r2, #0
 80012c0:	701a      	strb	r2, [r3, #0]
    }
    updateDisplayNumbers();
 80012c2:	f000 fa95 	bl	80017f0 <updateDisplayNumbers>
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200000ce 	.word	0x200000ce
 80012d0:	200000cf 	.word	0x200000cf
 80012d4:	200000d0 	.word	0x200000d0
 80012d8:	200000cc 	.word	0x200000cc
 80012dc:	080063b8 	.word	0x080063b8
 80012e0:	2000001d 	.word	0x2000001d
 80012e4:	200000cd 	.word	0x200000cd

080012e8 <updateMode>:

void updateMode()
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af04      	add	r7, sp, #16
    switch (mode)
 80012ee:	4b4b      	ldr	r3, [pc, #300]	@ (800141c <updateMode+0x134>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	f200 808e 	bhi.w	8001414 <updateMode+0x12c>
 80012f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001300 <updateMode+0x18>)
 80012fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fe:	bf00      	nop
 8001300:	08001311 	.word	0x08001311
 8001304:	08001359 	.word	0x08001359
 8001308:	080013a1 	.word	0x080013a1
 800130c:	080013c7 	.word	0x080013c7
    {
    case SET_GREEN: // green
        /* code */
        mode = SET_RED;
 8001310:	4b42      	ldr	r3, [pc, #264]	@ (800141c <updateMode+0x134>)
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
        lcd_show_string(50, 5, SETTING_RED, WHITE, BLACK, 16, 1);
 8001316:	2301      	movs	r3, #1
 8001318:	9302      	str	r3, [sp, #8]
 800131a:	2310      	movs	r3, #16
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	2300      	movs	r3, #0
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001326:	4a3e      	ldr	r2, [pc, #248]	@ (8001420 <updateMode+0x138>)
 8001328:	2105      	movs	r1, #5
 800132a:	2032      	movs	r0, #50	@ 0x32
 800132c:	f001 f866 	bl	80023fc <lcd_show_string>
        ledState = 1;
 8001330:	4b3c      	ldr	r3, [pc, #240]	@ (8001424 <updateMode+0x13c>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
        led = 2;
 8001336:	4b3c      	ldr	r3, [pc, #240]	@ (8001428 <updateMode+0x140>)
 8001338:	2202      	movs	r2, #2
 800133a:	701a      	strb	r2, [r3, #0]
        numberLight1 = red_time;
 800133c:	4b3b      	ldr	r3, [pc, #236]	@ (800142c <updateMode+0x144>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a3b      	ldr	r2, [pc, #236]	@ (8001430 <updateMode+0x148>)
 8001342:	6013      	str	r3, [r2, #0]
        numberLight2 = red_time;
 8001344:	4b39      	ldr	r3, [pc, #228]	@ (800142c <updateMode+0x144>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a3a      	ldr	r2, [pc, #232]	@ (8001434 <updateMode+0x14c>)
 800134a:	6013      	str	r3, [r2, #0]
        clearLed();
 800134c:	f000 f90c 	bl	8001568 <clearLed>
        enableTask(3);
 8001350:	2003      	movs	r0, #3
 8001352:	f001 f9f7 	bl	8002744 <enableTask>
        break;
 8001356:	e05e      	b.n	8001416 <updateMode+0x12e>
        // GREEN to RED
    case SET_RED: // red
        /* code */
        mode = SET_YELLOW;
 8001358:	4b30      	ldr	r3, [pc, #192]	@ (800141c <updateMode+0x134>)
 800135a:	2202      	movs	r2, #2
 800135c:	701a      	strb	r2, [r3, #0]
        lcd_show_string(50, 5, SETTING_YELLOW, WHITE, BLACK, 16, 1);
 800135e:	2301      	movs	r3, #1
 8001360:	9302      	str	r3, [sp, #8]
 8001362:	2310      	movs	r3, #16
 8001364:	9301      	str	r3, [sp, #4]
 8001366:	2300      	movs	r3, #0
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800136e:	4a32      	ldr	r2, [pc, #200]	@ (8001438 <updateMode+0x150>)
 8001370:	2105      	movs	r1, #5
 8001372:	2032      	movs	r0, #50	@ 0x32
 8001374:	f001 f842 	bl	80023fc <lcd_show_string>
        ledState = 1;
 8001378:	4b2a      	ldr	r3, [pc, #168]	@ (8001424 <updateMode+0x13c>)
 800137a:	2201      	movs	r2, #1
 800137c:	701a      	strb	r2, [r3, #0]
        led = 3;
 800137e:	4b2a      	ldr	r3, [pc, #168]	@ (8001428 <updateMode+0x140>)
 8001380:	2203      	movs	r2, #3
 8001382:	701a      	strb	r2, [r3, #0]
        numberLight1 = yellow_time;
 8001384:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <updateMode+0x154>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a29      	ldr	r2, [pc, #164]	@ (8001430 <updateMode+0x148>)
 800138a:	6013      	str	r3, [r2, #0]
        numberLight2 = yellow_time;
 800138c:	4b2b      	ldr	r3, [pc, #172]	@ (800143c <updateMode+0x154>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a28      	ldr	r2, [pc, #160]	@ (8001434 <updateMode+0x14c>)
 8001392:	6013      	str	r3, [r2, #0]
        clearLed();
 8001394:	f000 f8e8 	bl	8001568 <clearLed>
        enableTask(3);
 8001398:	2003      	movs	r0, #3
 800139a:	f001 f9d3 	bl	8002744 <enableTask>
        break;
 800139e:	e03a      	b.n	8001416 <updateMode+0x12e>
        // RED to YELLOW
    case SET_YELLOW: // yellow
        /* code */
        // YELLOW to NORMAL
        mode = NORMAL;
 80013a0:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <updateMode+0x134>)
 80013a2:	2203      	movs	r2, #3
 80013a4:	701a      	strb	r2, [r3, #0]
        lcd_show_string(50, 5, NORMAL_MODE, WHITE, BLACK, 16, 1);
 80013a6:	2301      	movs	r3, #1
 80013a8:	9302      	str	r3, [sp, #8]
 80013aa:	2310      	movs	r3, #16
 80013ac:	9301      	str	r3, [sp, #4]
 80013ae:	2300      	movs	r3, #0
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013b6:	4a22      	ldr	r2, [pc, #136]	@ (8001440 <updateMode+0x158>)
 80013b8:	2105      	movs	r1, #5
 80013ba:	2032      	movs	r0, #50	@ 0x32
 80013bc:	f001 f81e 	bl	80023fc <lcd_show_string>
        comeBackTask();
 80013c0:	f000 f9c0 	bl	8001744 <comeBackTask>
        break;
 80013c4:	e027      	b.n	8001416 <updateMode+0x12e>
    case NORMAL:
        // NORMAL to GREEN
        mode = SET_GREEN;
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <updateMode+0x134>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
        lcd_show_string(50, 5, SETTING_GREEN, WHITE, BLACK, 16, 1);
 80013cc:	2301      	movs	r3, #1
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	2310      	movs	r3, #16
 80013d2:	9301      	str	r3, [sp, #4]
 80013d4:	2300      	movs	r3, #0
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013dc:	4a19      	ldr	r2, [pc, #100]	@ (8001444 <updateMode+0x15c>)
 80013de:	2105      	movs	r1, #5
 80013e0:	2032      	movs	r0, #50	@ 0x32
 80013e2:	f001 f80b 	bl	80023fc <lcd_show_string>
        ledState = 1;
 80013e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <updateMode+0x13c>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]
        led = 1;
 80013ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <updateMode+0x140>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
        numberLight1 = green_time;
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <updateMode+0x160>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001430 <updateMode+0x148>)
 80013f8:	6013      	str	r3, [r2, #0]
        numberLight2 = green_time;
 80013fa:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <updateMode+0x160>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <updateMode+0x14c>)
 8001400:	6013      	str	r3, [r2, #0]
        clearLed();
 8001402:	f000 f8b1 	bl	8001568 <clearLed>
        enableTask(3);
 8001406:	2003      	movs	r0, #3
 8001408:	f001 f99c 	bl	8002744 <enableTask>
        disableTask(2);
 800140c:	2002      	movs	r0, #2
 800140e:	f001 f97f 	bl	8002710 <disableTask>
        break;
 8001412:	e000      	b.n	8001416 <updateMode+0x12e>

    default:
        break;
 8001414:	bf00      	nop
    }
}
 8001416:	bf00      	nop
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	2000001d 	.word	0x2000001d
 8001420:	080063d0 	.word	0x080063d0
 8001424:	200000d1 	.word	0x200000d1
 8001428:	200000d2 	.word	0x200000d2
 800142c:	20000010 	.word	0x20000010
 8001430:	200000c4 	.word	0x200000c4
 8001434:	200000c8 	.word	0x200000c8
 8001438:	080063e0 	.word	0x080063e0
 800143c:	20000018 	.word	0x20000018
 8001440:	08006398 	.word	0x08006398
 8001444:	080063f0 	.word	0x080063f0
 8001448:	20000014 	.word	0x20000014
 800144c:	00000000 	.word	0x00000000

08001450 <saveMode>:

void saveMode(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af04      	add	r7, sp, #16
    if (mode == NORMAL)
 8001456:	4b30      	ldr	r3, [pc, #192]	@ (8001518 <saveMode+0xc8>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b03      	cmp	r3, #3
 800145c:	d055      	beq.n	800150a <saveMode+0xba>
        return;

    switch (mode)
 800145e:	4b2e      	ldr	r3, [pc, #184]	@ (8001518 <saveMode+0xc8>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d031      	beq.n	80014ca <saveMode+0x7a>
 8001466:	2b02      	cmp	r3, #2
 8001468:	dc3b      	bgt.n	80014e2 <saveMode+0x92>
 800146a:	2b00      	cmp	r3, #0
 800146c:	d002      	beq.n	8001474 <saveMode+0x24>
 800146e:	2b01      	cmp	r3, #1
 8001470:	d00c      	beq.n	800148c <saveMode+0x3c>
        yellow_time = numberLight1;
        // T ng cp nht li red_time
        red_time = green_time + yellow_time;
        break;
    default:
        break;
 8001472:	e036      	b.n	80014e2 <saveMode+0x92>
        green_time = numberLight1;
 8001474:	4b29      	ldr	r3, [pc, #164]	@ (800151c <saveMode+0xcc>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a29      	ldr	r2, [pc, #164]	@ (8001520 <saveMode+0xd0>)
 800147a:	6013      	str	r3, [r2, #0]
        red_time = green_time + yellow_time;
 800147c:	4b28      	ldr	r3, [pc, #160]	@ (8001520 <saveMode+0xd0>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b28      	ldr	r3, [pc, #160]	@ (8001524 <saveMode+0xd4>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4413      	add	r3, r2
 8001486:	4a28      	ldr	r2, [pc, #160]	@ (8001528 <saveMode+0xd8>)
 8001488:	6013      	str	r3, [r2, #0]
        break;
 800148a:	e02b      	b.n	80014e4 <saveMode+0x94>
        red_time = numberLight1;
 800148c:	4b23      	ldr	r3, [pc, #140]	@ (800151c <saveMode+0xcc>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a25      	ldr	r2, [pc, #148]	@ (8001528 <saveMode+0xd8>)
 8001492:	6013      	str	r3, [r2, #0]
        green_time = red_time * 0.7;
 8001494:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <saveMode+0xd8>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff f911 	bl	80006c0 <__aeabi_i2d>
 800149e:	a31c      	add	r3, pc, #112	@ (adr r3, 8001510 <saveMode+0xc0>)
 80014a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a4:	f7fe fe90 	bl	80001c8 <__aeabi_dmul>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4610      	mov	r0, r2
 80014ae:	4619      	mov	r1, r3
 80014b0:	f7ff f970 	bl	8000794 <__aeabi_d2iz>
 80014b4:	4603      	mov	r3, r0
 80014b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001520 <saveMode+0xd0>)
 80014b8:	6013      	str	r3, [r2, #0]
        yellow_time = red_time - green_time;
 80014ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <saveMode+0xd8>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4b18      	ldr	r3, [pc, #96]	@ (8001520 <saveMode+0xd0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	4a17      	ldr	r2, [pc, #92]	@ (8001524 <saveMode+0xd4>)
 80014c6:	6013      	str	r3, [r2, #0]
        break;
 80014c8:	e00c      	b.n	80014e4 <saveMode+0x94>
        yellow_time = numberLight1;
 80014ca:	4b14      	ldr	r3, [pc, #80]	@ (800151c <saveMode+0xcc>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a15      	ldr	r2, [pc, #84]	@ (8001524 <saveMode+0xd4>)
 80014d0:	6013      	str	r3, [r2, #0]
        red_time = green_time + yellow_time;
 80014d2:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <saveMode+0xd0>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <saveMode+0xd4>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a12      	ldr	r2, [pc, #72]	@ (8001528 <saveMode+0xd8>)
 80014de:	6013      	str	r3, [r2, #0]
        break;
 80014e0:	e000      	b.n	80014e4 <saveMode+0x94>
        break;
 80014e2:	bf00      	nop
    }
    lcd_show_string(50, 5, NORMAL_MODE, WHITE, BLACK, 16, 1);
 80014e4:	2301      	movs	r3, #1
 80014e6:	9302      	str	r3, [sp, #8]
 80014e8:	2310      	movs	r3, #16
 80014ea:	9301      	str	r3, [sp, #4]
 80014ec:	2300      	movs	r3, #0
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014f4:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <saveMode+0xdc>)
 80014f6:	2105      	movs	r1, #5
 80014f8:	2032      	movs	r0, #50	@ 0x32
 80014fa:	f000 ff7f 	bl	80023fc <lcd_show_string>
    comeBackTask();
 80014fe:	f000 f921 	bl	8001744 <comeBackTask>
    mode = NORMAL;
 8001502:	4b05      	ldr	r3, [pc, #20]	@ (8001518 <saveMode+0xc8>)
 8001504:	2203      	movs	r2, #3
 8001506:	701a      	strb	r2, [r3, #0]
 8001508:	e000      	b.n	800150c <saveMode+0xbc>
        return;
 800150a:	bf00      	nop
}
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	66666666 	.word	0x66666666
 8001514:	3fe66666 	.word	0x3fe66666
 8001518:	2000001d 	.word	0x2000001d
 800151c:	200000c4 	.word	0x200000c4
 8001520:	20000014 	.word	0x20000014
 8001524:	20000018 	.word	0x20000018
 8001528:	20000010 	.word	0x20000010
 800152c:	08006398 	.word	0x08006398

08001530 <upTime>:

void upTime(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
    if (mode == NORMAL)
 8001534:	4b09      	ldr	r3, [pc, #36]	@ (800155c <upTime+0x2c>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b03      	cmp	r3, #3
 800153a:	d00a      	beq.n	8001552 <upTime+0x22>
        return;
    numberLight1++;
 800153c:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <upTime+0x30>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3301      	adds	r3, #1
 8001542:	4a07      	ldr	r2, [pc, #28]	@ (8001560 <upTime+0x30>)
 8001544:	6013      	str	r3, [r2, #0]
    numberLight2++;
 8001546:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <upTime+0x34>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <upTime+0x34>)
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	e000      	b.n	8001554 <upTime+0x24>
        return;
 8001552:	bf00      	nop
}
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	2000001d 	.word	0x2000001d
 8001560:	200000c4 	.word	0x200000c4
 8001564:	200000c8 	.word	0x200000c8

08001568 <clearLed>:

void clearLed()
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af02      	add	r7, sp, #8
    lcd_draw_circle(40, 80, BLACK, 10, 1);
 800156e:	2301      	movs	r3, #1
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	230a      	movs	r3, #10
 8001574:	2200      	movs	r2, #0
 8001576:	2150      	movs	r1, #80	@ 0x50
 8001578:	2028      	movs	r0, #40	@ 0x28
 800157a:	f000 fed2 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(40, 160, BLACK, 10, 1); // BLACK is background
 800157e:	2301      	movs	r3, #1
 8001580:	9300      	str	r3, [sp, #0]
 8001582:	230a      	movs	r3, #10
 8001584:	2200      	movs	r2, #0
 8001586:	21a0      	movs	r1, #160	@ 0xa0
 8001588:	2028      	movs	r0, #40	@ 0x28
 800158a:	f000 feca 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 80, BLACK, 10, 1);
 800158e:	2301      	movs	r3, #1
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	230a      	movs	r3, #10
 8001594:	2200      	movs	r2, #0
 8001596:	2150      	movs	r1, #80	@ 0x50
 8001598:	2050      	movs	r0, #80	@ 0x50
 800159a:	f000 fec2 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 160, BLACK, 10, 1);
 800159e:	2301      	movs	r3, #1
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	230a      	movs	r3, #10
 80015a4:	2200      	movs	r2, #0
 80015a6:	21a0      	movs	r1, #160	@ 0xa0
 80015a8:	2050      	movs	r0, #80	@ 0x50
 80015aa:	f000 feba 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 80, BLACK, 10, 1);
 80015ae:	2301      	movs	r3, #1
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	230a      	movs	r3, #10
 80015b4:	2200      	movs	r2, #0
 80015b6:	2150      	movs	r1, #80	@ 0x50
 80015b8:	2078      	movs	r0, #120	@ 0x78
 80015ba:	f000 feb2 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 160, BLACK, 10, 1);
 80015be:	2301      	movs	r3, #1
 80015c0:	9300      	str	r3, [sp, #0]
 80015c2:	230a      	movs	r3, #10
 80015c4:	2200      	movs	r2, #0
 80015c6:	21a0      	movs	r1, #160	@ 0xa0
 80015c8:	2078      	movs	r0, #120	@ 0x78
 80015ca:	f000 feaa 	bl	8002322 <lcd_draw_circle>
}
 80015ce:	bf00      	nop
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <taskBlinkLed>:
void taskBlinkLed()
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af02      	add	r7, sp, #8
    switch (led)
 80015da:	4b47      	ldr	r3, [pc, #284]	@ (80016f8 <taskBlinkLed+0x124>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d056      	beq.n	8001690 <taskBlinkLed+0xbc>
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	dc7c      	bgt.n	80016e0 <taskBlinkLed+0x10c>
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d002      	beq.n	80015f0 <taskBlinkLed+0x1c>
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d028      	beq.n	8001640 <taskBlinkLed+0x6c>
            lcd_draw_circle(120, 80, BLACK, 10, 1);
            lcd_draw_circle(120, 160, BLACK, 10, 1);
        }
        break;
    default:
        break;
 80015ee:	e077      	b.n	80016e0 <taskBlinkLed+0x10c>
        if (ledState)
 80015f0:	4b42      	ldr	r3, [pc, #264]	@ (80016fc <taskBlinkLed+0x128>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d012      	beq.n	800161e <taskBlinkLed+0x4a>
            lcd_draw_circle(40, 80, GREEN, 10, 1);
 80015f8:	2301      	movs	r3, #1
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	230a      	movs	r3, #10
 80015fe:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001602:	2150      	movs	r1, #80	@ 0x50
 8001604:	2028      	movs	r0, #40	@ 0x28
 8001606:	f000 fe8c 	bl	8002322 <lcd_draw_circle>
            lcd_draw_circle(40, 160, GREEN, 10, 1);
 800160a:	2301      	movs	r3, #1
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	230a      	movs	r3, #10
 8001610:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001614:	21a0      	movs	r1, #160	@ 0xa0
 8001616:	2028      	movs	r0, #40	@ 0x28
 8001618:	f000 fe83 	bl	8002322 <lcd_draw_circle>
        break;
 800161c:	e061      	b.n	80016e2 <taskBlinkLed+0x10e>
            lcd_draw_circle(40, 80, BLACK, 10, 1);
 800161e:	2301      	movs	r3, #1
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	230a      	movs	r3, #10
 8001624:	2200      	movs	r2, #0
 8001626:	2150      	movs	r1, #80	@ 0x50
 8001628:	2028      	movs	r0, #40	@ 0x28
 800162a:	f000 fe7a 	bl	8002322 <lcd_draw_circle>
            lcd_draw_circle(40, 160, BLACK, 10, 1);
 800162e:	2301      	movs	r3, #1
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	230a      	movs	r3, #10
 8001634:	2200      	movs	r2, #0
 8001636:	21a0      	movs	r1, #160	@ 0xa0
 8001638:	2028      	movs	r0, #40	@ 0x28
 800163a:	f000 fe72 	bl	8002322 <lcd_draw_circle>
        break;
 800163e:	e050      	b.n	80016e2 <taskBlinkLed+0x10e>
        if (ledState)
 8001640:	4b2e      	ldr	r3, [pc, #184]	@ (80016fc <taskBlinkLed+0x128>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d012      	beq.n	800166e <taskBlinkLed+0x9a>
            lcd_draw_circle(80, 80, RED, 10, 1);
 8001648:	2301      	movs	r3, #1
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	230a      	movs	r3, #10
 800164e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001652:	2150      	movs	r1, #80	@ 0x50
 8001654:	2050      	movs	r0, #80	@ 0x50
 8001656:	f000 fe64 	bl	8002322 <lcd_draw_circle>
            lcd_draw_circle(80, 160, RED, 10, 1);
 800165a:	2301      	movs	r3, #1
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	230a      	movs	r3, #10
 8001660:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001664:	21a0      	movs	r1, #160	@ 0xa0
 8001666:	2050      	movs	r0, #80	@ 0x50
 8001668:	f000 fe5b 	bl	8002322 <lcd_draw_circle>
        break;
 800166c:	e039      	b.n	80016e2 <taskBlinkLed+0x10e>
            lcd_draw_circle(80, 80, BLACK, 10, 1);
 800166e:	2301      	movs	r3, #1
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	230a      	movs	r3, #10
 8001674:	2200      	movs	r2, #0
 8001676:	2150      	movs	r1, #80	@ 0x50
 8001678:	2050      	movs	r0, #80	@ 0x50
 800167a:	f000 fe52 	bl	8002322 <lcd_draw_circle>
            lcd_draw_circle(80, 160, BLACK, 10, 1);
 800167e:	2301      	movs	r3, #1
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	230a      	movs	r3, #10
 8001684:	2200      	movs	r2, #0
 8001686:	21a0      	movs	r1, #160	@ 0xa0
 8001688:	2050      	movs	r0, #80	@ 0x50
 800168a:	f000 fe4a 	bl	8002322 <lcd_draw_circle>
        break;
 800168e:	e028      	b.n	80016e2 <taskBlinkLed+0x10e>
        if (ledState)
 8001690:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <taskBlinkLed+0x128>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d012      	beq.n	80016be <taskBlinkLed+0xea>
            lcd_draw_circle(120, 80, YELLOW, 10, 1);
 8001698:	2301      	movs	r3, #1
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	230a      	movs	r3, #10
 800169e:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80016a2:	2150      	movs	r1, #80	@ 0x50
 80016a4:	2078      	movs	r0, #120	@ 0x78
 80016a6:	f000 fe3c 	bl	8002322 <lcd_draw_circle>
            lcd_draw_circle(120, 160, YELLOW, 10, 1);
 80016aa:	2301      	movs	r3, #1
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	230a      	movs	r3, #10
 80016b0:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80016b4:	21a0      	movs	r1, #160	@ 0xa0
 80016b6:	2078      	movs	r0, #120	@ 0x78
 80016b8:	f000 fe33 	bl	8002322 <lcd_draw_circle>
        break;
 80016bc:	e011      	b.n	80016e2 <taskBlinkLed+0x10e>
            lcd_draw_circle(120, 80, BLACK, 10, 1);
 80016be:	2301      	movs	r3, #1
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	230a      	movs	r3, #10
 80016c4:	2200      	movs	r2, #0
 80016c6:	2150      	movs	r1, #80	@ 0x50
 80016c8:	2078      	movs	r0, #120	@ 0x78
 80016ca:	f000 fe2a 	bl	8002322 <lcd_draw_circle>
            lcd_draw_circle(120, 160, BLACK, 10, 1);
 80016ce:	2301      	movs	r3, #1
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	230a      	movs	r3, #10
 80016d4:	2200      	movs	r2, #0
 80016d6:	21a0      	movs	r1, #160	@ 0xa0
 80016d8:	2078      	movs	r0, #120	@ 0x78
 80016da:	f000 fe22 	bl	8002322 <lcd_draw_circle>
        break;
 80016de:	e000      	b.n	80016e2 <taskBlinkLed+0x10e>
        break;
 80016e0:	bf00      	nop
    }
    ledState = 1 - ledState;
 80016e2:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <taskBlinkLed+0x128>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	f1c3 0301 	rsb	r3, r3, #1
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	4b03      	ldr	r3, [pc, #12]	@ (80016fc <taskBlinkLed+0x128>)
 80016ee:	701a      	strb	r2, [r3, #0]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200000d2 	.word	0x200000d2
 80016fc:	200000d1 	.word	0x200000d1

08001700 <updatetimer>:

void updatetimer(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
    numberLight1--;
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <updatetimer+0x38>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	3b01      	subs	r3, #1
 800170a:	4a0b      	ldr	r2, [pc, #44]	@ (8001738 <updatetimer+0x38>)
 800170c:	6013      	str	r3, [r2, #0]
    numberLight2--;
 800170e:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <updatetimer+0x3c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	3b01      	subs	r3, #1
 8001714:	4a09      	ldr	r2, [pc, #36]	@ (800173c <updatetimer+0x3c>)
 8001716:	6013      	str	r3, [r2, #0]
    if (numberLight1 == 0 || numberLight2 == 0)
 8001718:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <updatetimer+0x38>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d003      	beq.n	8001728 <updatetimer+0x28>
 8001720:	4b06      	ldr	r3, [pc, #24]	@ (800173c <updatetimer+0x3c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d102      	bne.n	800172e <updatetimer+0x2e>
    {
        timer_trigger = true;
 8001728:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <updatetimer+0x40>)
 800172a:	2201      	movs	r2, #1
 800172c:	701a      	strb	r2, [r3, #0]
    }
}
 800172e:	bf00      	nop
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	200000c4 	.word	0x200000c4
 800173c:	200000c8 	.word	0x200000c8
 8001740:	200000cd 	.word	0x200000cd

08001744 <comeBackTask>:

void comeBackTask(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
    disableTask(3);
 8001748:	2003      	movs	r0, #3
 800174a:	f000 ffe1 	bl	8002710 <disableTask>
    enableTask(2);
 800174e:	2002      	movs	r0, #2
 8001750:	f000 fff8 	bl	8002744 <enableTask>
    switch (currentState)
 8001754:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <comeBackTask+0x94>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b03      	cmp	r3, #3
 800175a:	d83b      	bhi.n	80017d4 <comeBackTask+0x90>
 800175c:	a201      	add	r2, pc, #4	@ (adr r2, 8001764 <comeBackTask+0x20>)
 800175e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001762:	bf00      	nop
 8001764:	080017a5 	.word	0x080017a5
 8001768:	080017c1 	.word	0x080017c1
 800176c:	08001775 	.word	0x08001775
 8001770:	08001791 	.word	0x08001791
    {
    case STATE_EW_GO:

        currentState = STATE_EW_GO;
 8001774:	4b18      	ldr	r3, [pc, #96]	@ (80017d8 <comeBackTask+0x94>)
 8001776:	2202      	movs	r2, #2
 8001778:	701a      	strb	r2, [r3, #0]
        EWGo(); // Light 1 (NS) = , Light 2 (EW) = XANH
 800177a:	f000 f91f 	bl	80019bc <EWGo>

        // SA  Y:
        numberLight1 = red_time;   // Light 1 (NS) m ngc thi gian 
 800177e:	4b17      	ldr	r3, [pc, #92]	@ (80017dc <comeBackTask+0x98>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a17      	ldr	r2, [pc, #92]	@ (80017e0 <comeBackTask+0x9c>)
 8001784:	6013      	str	r3, [r2, #0]
        numberLight2 = green_time; // Light 2 (EW) m ngc thi gian XANH
 8001786:	4b17      	ldr	r3, [pc, #92]	@ (80017e4 <comeBackTask+0xa0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a17      	ldr	r2, [pc, #92]	@ (80017e8 <comeBackTask+0xa4>)
 800178c:	6013      	str	r3, [r2, #0]
        break;
 800178e:	e021      	b.n	80017d4 <comeBackTask+0x90>
    case STATE_EW_YELLOW:
        // Trng thi hin ti: Light 1 (NS) = , Light 2 (EW) = XANH
        // Ht thi gian XANH ca Light 2 -> Chuyn Light 2 sang VNG
        currentState = STATE_EW_YELLOW;
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <comeBackTask+0x94>)
 8001792:	2203      	movs	r2, #3
 8001794:	701a      	strb	r2, [r3, #0]
        EWYellow();                 // Light 1 (NS) = , Light 2 (EW) = VNG
 8001796:	f000 f949 	bl	8001a2c <EWYellow>
        numberLight2 = yellow_time; // Light 2 m ngc thi gian VNG
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <comeBackTask+0xa8>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a12      	ldr	r2, [pc, #72]	@ (80017e8 <comeBackTask+0xa4>)
 80017a0:	6013      	str	r3, [r2, #0]
        // Light 1 vn tip tc m thi gian 
        break;
 80017a2:	e017      	b.n	80017d4 <comeBackTask+0x90>

    case STATE_NS_GO:

        // Trng thi hin ti: Light 1 (NS) = , Light 2 (EW) = VNG
        // Ht thi gian VNG ca Light 2 -> Chuyn Light 1 sang XANH, Light 2 sang 
        currentState = STATE_NS_GO;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <comeBackTask+0x94>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
        NSGo(); // Light 1 (NS) = XANH, Light 2 (EW) = 
 80017aa:	f000 f897 	bl	80018dc <NSGo>

        // SA  Y:
        numberLight1 = green_time; // Light 1 (NS) m ngc thi gian XANH
 80017ae:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <comeBackTask+0xa0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a0b      	ldr	r2, [pc, #44]	@ (80017e0 <comeBackTask+0x9c>)
 80017b4:	6013      	str	r3, [r2, #0]
        numberLight2 = red_time;   // Light 2 (EW) m ngc thi gian 
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <comeBackTask+0x98>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a0b      	ldr	r2, [pc, #44]	@ (80017e8 <comeBackTask+0xa4>)
 80017bc:	6013      	str	r3, [r2, #0]
        break;
 80017be:	e009      	b.n	80017d4 <comeBackTask+0x90>

    case STATE_NS_YELLOW:
        // Trng thi hin ti: Light 1 (NS) = XANH, Light 2 (EW) = 
        // Ht thi gian XANH ca Light 1 -> Chuyn Light 1 sang VNG
        currentState = STATE_NS_YELLOW;
 80017c0:	4b05      	ldr	r3, [pc, #20]	@ (80017d8 <comeBackTask+0x94>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	701a      	strb	r2, [r3, #0]
        NSYellow();                 // Light 1 (NS) = VNG, Light 2 (EW) = 
 80017c6:	f000 f8c1 	bl	800194c <NSYellow>
        numberLight1 = yellow_time; // Light 1 m ngc thi gian VNG
 80017ca:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <comeBackTask+0xa8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a04      	ldr	r2, [pc, #16]	@ (80017e0 <comeBackTask+0x9c>)
 80017d0:	6013      	str	r3, [r2, #0]
        // Light 2 vn tip tc m thi gian 
        break;
 80017d2:	bf00      	nop
    }
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	2000001c 	.word	0x2000001c
 80017dc:	20000010 	.word	0x20000010
 80017e0:	200000c4 	.word	0x200000c4
 80017e4:	20000014 	.word	0x20000014
 80017e8:	200000c8 	.word	0x200000c8
 80017ec:	20000018 	.word	0x20000018

080017f0 <updateDisplayNumbers>:

void updateDisplayNumbers(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af04      	add	r7, sp, #16
    lcd_show_int_num(180, 80, numberLight1, 2, BLUE, BLACK, 32);  // Light 1
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <updateDisplayNumbers+0x44>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	2320      	movs	r3, #32
 80017fe:	9302      	str	r3, [sp, #8]
 8001800:	2300      	movs	r3, #0
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	231f      	movs	r3, #31
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2302      	movs	r3, #2
 800180a:	2150      	movs	r1, #80	@ 0x50
 800180c:	20b4      	movs	r0, #180	@ 0xb4
 800180e:	f000 fafd 	bl	8001e0c <lcd_show_int_num>
    lcd_show_int_num(180, 160, numberLight2, 2, BLUE, BLACK, 32); // Light 2
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <updateDisplayNumbers+0x48>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	b29a      	uxth	r2, r3
 8001818:	2320      	movs	r3, #32
 800181a:	9302      	str	r3, [sp, #8]
 800181c:	2300      	movs	r3, #0
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	231f      	movs	r3, #31
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	2302      	movs	r3, #2
 8001826:	21a0      	movs	r1, #160	@ 0xa0
 8001828:	20b4      	movs	r0, #180	@ 0xb4
 800182a:	f000 faef 	bl	8001e0c <lcd_show_int_num>
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200000c4 	.word	0x200000c4
 8001838:	200000c8 	.word	0x200000c8

0800183c <switchTLToNextState>:
void switchTLToNextState(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    switch (currentState)
 8001840:	4b20      	ldr	r3, [pc, #128]	@ (80018c4 <switchTLToNextState+0x88>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b03      	cmp	r3, #3
 8001846:	d83b      	bhi.n	80018c0 <switchTLToNextState+0x84>
 8001848:	a201      	add	r2, pc, #4	@ (adr r2, 8001850 <switchTLToNextState+0x14>)
 800184a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800184e:	bf00      	nop
 8001850:	08001891 	.word	0x08001891
 8001854:	080018a5 	.word	0x080018a5
 8001858:	08001861 	.word	0x08001861
 800185c:	08001875 	.word	0x08001875
    {
    case STATE_EW_GO:
        // Trng thi hin ti: Light 1 (NS) = , Light 2 (EW) = XANH
        // Ht thi gian XANH ca Light 2 -> Chuyn Light 2 sang VNG
        currentState = STATE_EW_YELLOW;
 8001860:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <switchTLToNextState+0x88>)
 8001862:	2203      	movs	r2, #3
 8001864:	701a      	strb	r2, [r3, #0]
        EWYellow();                 // Light 1 (NS) = , Light 2 (EW) = VNG
 8001866:	f000 f8e1 	bl	8001a2c <EWYellow>
        numberLight2 = yellow_time; // Light 2 m ngc thi gian VNG
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <switchTLToNextState+0x8c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a17      	ldr	r2, [pc, #92]	@ (80018cc <switchTLToNextState+0x90>)
 8001870:	6013      	str	r3, [r2, #0]
        // Light 1 vn tip tc m thi gian 
        break;
 8001872:	e025      	b.n	80018c0 <switchTLToNextState+0x84>

    case STATE_EW_YELLOW:
        // Trng thi hin ti: Light 1 (NS) = , Light 2 (EW) = VNG
        // Ht thi gian VNG ca Light 2 -> Chuyn Light 1 sang XANH, Light 2 sang 
        currentState = STATE_NS_GO;
 8001874:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <switchTLToNextState+0x88>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
        NSGo(); // Light 1 (NS) = XANH, Light 2 (EW) = 
 800187a:	f000 f82f 	bl	80018dc <NSGo>

        // SA  Y:
        numberLight1 = green_time; // Light 1 (NS) m ngc thi gian XANH
 800187e:	4b14      	ldr	r3, [pc, #80]	@ (80018d0 <switchTLToNextState+0x94>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a14      	ldr	r2, [pc, #80]	@ (80018d4 <switchTLToNextState+0x98>)
 8001884:	6013      	str	r3, [r2, #0]
        numberLight2 = red_time;   // Light 2 (EW) m ngc thi gian 
 8001886:	4b14      	ldr	r3, [pc, #80]	@ (80018d8 <switchTLToNextState+0x9c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a10      	ldr	r2, [pc, #64]	@ (80018cc <switchTLToNextState+0x90>)
 800188c:	6013      	str	r3, [r2, #0]
        break;
 800188e:	e017      	b.n	80018c0 <switchTLToNextState+0x84>

    case STATE_NS_GO:
        // Trng thi hin ti: Light 1 (NS) = XANH, Light 2 (EW) = 
        // Ht thi gian XANH ca Light 1 -> Chuyn Light 1 sang VNG
        currentState = STATE_NS_YELLOW;
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <switchTLToNextState+0x88>)
 8001892:	2201      	movs	r2, #1
 8001894:	701a      	strb	r2, [r3, #0]
        NSYellow();                 // Light 1 (NS) = VNG, Light 2 (EW) = 
 8001896:	f000 f859 	bl	800194c <NSYellow>
        numberLight1 = yellow_time; // Light 1 m ngc thi gian VNG
 800189a:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <switchTLToNextState+0x8c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a0d      	ldr	r2, [pc, #52]	@ (80018d4 <switchTLToNextState+0x98>)
 80018a0:	6013      	str	r3, [r2, #0]
        // Light 2 vn tip tc m thi gian 
        break;
 80018a2:	e00d      	b.n	80018c0 <switchTLToNextState+0x84>

    case STATE_NS_YELLOW:
        // Trng thi hin ti: Light 1 (NS) = VNG, Light 2 (EW) = 
        // Ht thi gian VNG ca Light 1 -> Chuyn Light 1 sang , Light 2 sang XANH
        currentState = STATE_EW_GO;
 80018a4:	4b07      	ldr	r3, [pc, #28]	@ (80018c4 <switchTLToNextState+0x88>)
 80018a6:	2202      	movs	r2, #2
 80018a8:	701a      	strb	r2, [r3, #0]
        EWGo(); // Light 1 (NS) = , Light 2 (EW) = XANH
 80018aa:	f000 f887 	bl	80019bc <EWGo>

        // SA  Y:
        numberLight1 = red_time;   // Light 1 (NS) m ngc thi gian 
 80018ae:	4b0a      	ldr	r3, [pc, #40]	@ (80018d8 <switchTLToNextState+0x9c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a08      	ldr	r2, [pc, #32]	@ (80018d4 <switchTLToNextState+0x98>)
 80018b4:	6013      	str	r3, [r2, #0]
        numberLight2 = green_time; // Light 2 (EW) m ngc thi gian XANH
 80018b6:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <switchTLToNextState+0x94>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a04      	ldr	r2, [pc, #16]	@ (80018cc <switchTLToNextState+0x90>)
 80018bc:	6013      	str	r3, [r2, #0]
        break;
 80018be:	bf00      	nop
    }
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	2000001c 	.word	0x2000001c
 80018c8:	20000018 	.word	0x20000018
 80018cc:	200000c8 	.word	0x200000c8
 80018d0:	20000014 	.word	0x20000014
 80018d4:	200000c4 	.word	0x200000c4
 80018d8:	20000010 	.word	0x20000010

080018dc <NSGo>:

// GREEN RED YELLOW
void NSGo(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af02      	add	r7, sp, #8
    lcd_draw_circle(40, 80, GREEN, 10, 1);
 80018e2:	2301      	movs	r3, #1
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	230a      	movs	r3, #10
 80018e8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80018ec:	2150      	movs	r1, #80	@ 0x50
 80018ee:	2028      	movs	r0, #40	@ 0x28
 80018f0:	f000 fd17 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 80, BLACK, 10, 1);
 80018f4:	2301      	movs	r3, #1
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	230a      	movs	r3, #10
 80018fa:	2200      	movs	r2, #0
 80018fc:	2150      	movs	r1, #80	@ 0x50
 80018fe:	2050      	movs	r0, #80	@ 0x50
 8001900:	f000 fd0f 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 80, BLACK, 10, 1);
 8001904:	2301      	movs	r3, #1
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	230a      	movs	r3, #10
 800190a:	2200      	movs	r2, #0
 800190c:	2150      	movs	r1, #80	@ 0x50
 800190e:	2078      	movs	r0, #120	@ 0x78
 8001910:	f000 fd07 	bl	8002322 <lcd_draw_circle>

    lcd_draw_circle(40, 160, BLACK, 10, 1);
 8001914:	2301      	movs	r3, #1
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	230a      	movs	r3, #10
 800191a:	2200      	movs	r2, #0
 800191c:	21a0      	movs	r1, #160	@ 0xa0
 800191e:	2028      	movs	r0, #40	@ 0x28
 8001920:	f000 fcff 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 160, RED, 10, 1);
 8001924:	2301      	movs	r3, #1
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	230a      	movs	r3, #10
 800192a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800192e:	21a0      	movs	r1, #160	@ 0xa0
 8001930:	2050      	movs	r0, #80	@ 0x50
 8001932:	f000 fcf6 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 160, BLACK, 10, 1);
 8001936:	2301      	movs	r3, #1
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	230a      	movs	r3, #10
 800193c:	2200      	movs	r2, #0
 800193e:	21a0      	movs	r1, #160	@ 0xa0
 8001940:	2078      	movs	r0, #120	@ 0x78
 8001942:	f000 fcee 	bl	8002322 <lcd_draw_circle>
}
 8001946:	bf00      	nop
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <NSYellow>:

void NSYellow(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af02      	add	r7, sp, #8
    // North-South: TT | VNG | TT
    lcd_draw_circle(40, 80, BLACK, 10, 1);   // Tt
 8001952:	2301      	movs	r3, #1
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	230a      	movs	r3, #10
 8001958:	2200      	movs	r2, #0
 800195a:	2150      	movs	r1, #80	@ 0x50
 800195c:	2028      	movs	r0, #40	@ 0x28
 800195e:	f000 fce0 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 80, BLACK, 10, 1);   // Vng
 8001962:	2301      	movs	r3, #1
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	230a      	movs	r3, #10
 8001968:	2200      	movs	r2, #0
 800196a:	2150      	movs	r1, #80	@ 0x50
 800196c:	2050      	movs	r0, #80	@ 0x50
 800196e:	f000 fcd8 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 80, YELLOW, 10, 1); // Tt
 8001972:	2301      	movs	r3, #1
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	230a      	movs	r3, #10
 8001978:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800197c:	2150      	movs	r1, #80	@ 0x50
 800197e:	2078      	movs	r0, #120	@ 0x78
 8001980:	f000 fccf 	bl	8002322 <lcd_draw_circle>

    // East-West:  TT | TT | 
    lcd_draw_circle(40, 160, BLACK, 10, 1);  // Tt
 8001984:	2301      	movs	r3, #1
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	230a      	movs	r3, #10
 800198a:	2200      	movs	r2, #0
 800198c:	21a0      	movs	r1, #160	@ 0xa0
 800198e:	2028      	movs	r0, #40	@ 0x28
 8001990:	f000 fcc7 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 160, RED, 10, 1);    // Tt
 8001994:	2301      	movs	r3, #1
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	230a      	movs	r3, #10
 800199a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800199e:	21a0      	movs	r1, #160	@ 0xa0
 80019a0:	2050      	movs	r0, #80	@ 0x50
 80019a2:	f000 fcbe 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 160, BLACK, 10, 1); // 
 80019a6:	2301      	movs	r3, #1
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	230a      	movs	r3, #10
 80019ac:	2200      	movs	r2, #0
 80019ae:	21a0      	movs	r1, #160	@ 0xa0
 80019b0:	2078      	movs	r0, #120	@ 0x78
 80019b2:	f000 fcb6 	bl	8002322 <lcd_draw_circle>
}
 80019b6:	bf00      	nop
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <EWGo>:

void EWGo(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af02      	add	r7, sp, #8
    // North-South: TT | TT | 
    lcd_draw_circle(40, 80, BLACK, 10, 1);  // Tt
 80019c2:	2301      	movs	r3, #1
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	230a      	movs	r3, #10
 80019c8:	2200      	movs	r2, #0
 80019ca:	2150      	movs	r1, #80	@ 0x50
 80019cc:	2028      	movs	r0, #40	@ 0x28
 80019ce:	f000 fca8 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 80, RED, 10, 1);    // Tt
 80019d2:	2301      	movs	r3, #1
 80019d4:	9300      	str	r3, [sp, #0]
 80019d6:	230a      	movs	r3, #10
 80019d8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80019dc:	2150      	movs	r1, #80	@ 0x50
 80019de:	2050      	movs	r0, #80	@ 0x50
 80019e0:	f000 fc9f 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 80, BLACK, 10, 1); // 
 80019e4:	2301      	movs	r3, #1
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	230a      	movs	r3, #10
 80019ea:	2200      	movs	r2, #0
 80019ec:	2150      	movs	r1, #80	@ 0x50
 80019ee:	2078      	movs	r0, #120	@ 0x78
 80019f0:	f000 fc97 	bl	8002322 <lcd_draw_circle>

    // East-West:  XANH | TT | TT
    lcd_draw_circle(40, 160, GREEN, 10, 1);  // Xanh
 80019f4:	2301      	movs	r3, #1
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	230a      	movs	r3, #10
 80019fa:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80019fe:	21a0      	movs	r1, #160	@ 0xa0
 8001a00:	2028      	movs	r0, #40	@ 0x28
 8001a02:	f000 fc8e 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 160, BLACK, 10, 1);  // Tt
 8001a06:	2301      	movs	r3, #1
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	230a      	movs	r3, #10
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	21a0      	movs	r1, #160	@ 0xa0
 8001a10:	2050      	movs	r0, #80	@ 0x50
 8001a12:	f000 fc86 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 160, BLACK, 10, 1); // Tt
 8001a16:	2301      	movs	r3, #1
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	230a      	movs	r3, #10
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	21a0      	movs	r1, #160	@ 0xa0
 8001a20:	2078      	movs	r0, #120	@ 0x78
 8001a22:	f000 fc7e 	bl	8002322 <lcd_draw_circle>
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <EWYellow>:

void EWYellow(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af02      	add	r7, sp, #8
    // North-South: TT | TT | 
    lcd_draw_circle(40, 80, BLACK, 10, 1);  // Tt
 8001a32:	2301      	movs	r3, #1
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	230a      	movs	r3, #10
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2150      	movs	r1, #80	@ 0x50
 8001a3c:	2028      	movs	r0, #40	@ 0x28
 8001a3e:	f000 fc70 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 80, RED, 10, 1);    // Tt
 8001a42:	2301      	movs	r3, #1
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	230a      	movs	r3, #10
 8001a48:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001a4c:	2150      	movs	r1, #80	@ 0x50
 8001a4e:	2050      	movs	r0, #80	@ 0x50
 8001a50:	f000 fc67 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 80, BLACK, 10, 1); // 
 8001a54:	2301      	movs	r3, #1
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	230a      	movs	r3, #10
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2150      	movs	r1, #80	@ 0x50
 8001a5e:	2078      	movs	r0, #120	@ 0x78
 8001a60:	f000 fc5f 	bl	8002322 <lcd_draw_circle>

    // East-West:  TT | VNG | TT
    lcd_draw_circle(40, 160, BLACK, 10, 1);   // Tt
 8001a64:	2301      	movs	r3, #1
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	230a      	movs	r3, #10
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	21a0      	movs	r1, #160	@ 0xa0
 8001a6e:	2028      	movs	r0, #40	@ 0x28
 8001a70:	f000 fc57 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(80, 160, BLACK, 10, 1);   // Vng
 8001a74:	2301      	movs	r3, #1
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	230a      	movs	r3, #10
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	21a0      	movs	r1, #160	@ 0xa0
 8001a7e:	2050      	movs	r0, #80	@ 0x50
 8001a80:	f000 fc4f 	bl	8002322 <lcd_draw_circle>
    lcd_draw_circle(120, 160, YELLOW, 10, 1); // Tt
 8001a84:	2301      	movs	r3, #1
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	230a      	movs	r3, #10
 8001a8a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001a8e:	21a0      	movs	r1, #160	@ 0xa0
 8001a90:	2078      	movs	r0, #120	@ 0x78
 8001a92:	f000 fc46 	bl	8002322 <lcd_draw_circle>
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	@ (8001ab8 <LCD_WR_REG+0x1c>)
 8001aa8:	88fb      	ldrh	r3, [r7, #6]
 8001aaa:	8013      	strh	r3, [r2, #0]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	600ffffe 	.word	0x600ffffe

08001abc <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8001ac6:	4a04      	ldr	r2, [pc, #16]	@ (8001ad8 <LCD_WR_DATA+0x1c>)
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	8053      	strh	r3, [r2, #2]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	600ffffe 	.word	0x600ffffe

08001adc <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <LCD_RD_DATA+0x20>)
 8001ae4:	885b      	ldrh	r3, [r3, #2]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001aea:	88fb      	ldrh	r3, [r7, #6]
 8001aec:	b29b      	uxth	r3, r3
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	600ffffe 	.word	0x600ffffe

08001b00 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001b00:	b590      	push	{r4, r7, lr}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4604      	mov	r4, r0
 8001b08:	4608      	mov	r0, r1
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	4623      	mov	r3, r4
 8001b10:	80fb      	strh	r3, [r7, #6]
 8001b12:	4603      	mov	r3, r0
 8001b14:	80bb      	strh	r3, [r7, #4]
 8001b16:	460b      	mov	r3, r1
 8001b18:	807b      	strh	r3, [r7, #2]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8001b1e:	202a      	movs	r0, #42	@ 0x2a
 8001b20:	f7ff ffbc 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	0a1b      	lsrs	r3, r3, #8
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff ffc6 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff ffc0 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001b3c:	887b      	ldrh	r3, [r7, #2]
 8001b3e:	0a1b      	lsrs	r3, r3, #8
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff ffba 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8001b48:	887b      	ldrh	r3, [r7, #2]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff ffb4 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8001b54:	202b      	movs	r0, #43	@ 0x2b
 8001b56:	f7ff ffa1 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	0a1b      	lsrs	r3, r3, #8
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ffab 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8001b66:	88bb      	ldrh	r3, [r7, #4]
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ffa5 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8001b72:	883b      	ldrh	r3, [r7, #0]
 8001b74:	0a1b      	lsrs	r3, r3, #8
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff9f 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001b7e:	883b      	ldrh	r3, [r7, #0]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff99 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8001b8a:	202c      	movs	r0, #44	@ 0x2c
 8001b8c:	f7ff ff86 	bl	8001a9c <LCD_WR_REG>
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd90      	pop	{r4, r7, pc}

08001b98 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	4608      	mov	r0, r1
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4623      	mov	r3, r4
 8001ba8:	80fb      	strh	r3, [r7, #6]
 8001baa:	4603      	mov	r3, r0
 8001bac:	80bb      	strh	r3, [r7, #4]
 8001bae:	460b      	mov	r3, r1
 8001bb0:	807b      	strh	r3, [r7, #2]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	3b01      	subs	r3, #1
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	883b      	ldrh	r3, [r7, #0]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	88b9      	ldrh	r1, [r7, #4]
 8001bc4:	88f8      	ldrh	r0, [r7, #6]
 8001bc6:	f7ff ff9b 	bl	8001b00 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8001bca:	88bb      	ldrh	r3, [r7, #4]
 8001bcc:	81fb      	strh	r3, [r7, #14]
 8001bce:	e010      	b.n	8001bf2 <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	81bb      	strh	r3, [r7, #12]
 8001bd4:	e006      	b.n	8001be4 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8001bd6:	8c3b      	ldrh	r3, [r7, #32]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff6f 	bl	8001abc <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8001bde:	89bb      	ldrh	r3, [r7, #12]
 8001be0:	3301      	adds	r3, #1
 8001be2:	81bb      	strh	r3, [r7, #12]
 8001be4:	89ba      	ldrh	r2, [r7, #12]
 8001be6:	887b      	ldrh	r3, [r7, #2]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d3f4      	bcc.n	8001bd6 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8001bec:	89fb      	ldrh	r3, [r7, #14]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	81fb      	strh	r3, [r7, #14]
 8001bf2:	89fa      	ldrh	r2, [r7, #14]
 8001bf4:	883b      	ldrh	r3, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d3ea      	bcc.n	8001bd0 <lcd_fill+0x38>
		}
	}
}
 8001bfa:	bf00      	nop
 8001bfc:	bf00      	nop
 8001bfe:	3714      	adds	r7, #20
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd90      	pop	{r4, r7, pc}

08001c04 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80fb      	strh	r3, [r7, #6]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	80bb      	strh	r3, [r7, #4]
 8001c12:	4613      	mov	r3, r2
 8001c14:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8001c16:	88bb      	ldrh	r3, [r7, #4]
 8001c18:	88fa      	ldrh	r2, [r7, #6]
 8001c1a:	88b9      	ldrh	r1, [r7, #4]
 8001c1c:	88f8      	ldrh	r0, [r7, #6]
 8001c1e:	f7ff ff6f 	bl	8001b00 <lcd_set_address>
	LCD_WR_DATA(color);
 8001c22:	887b      	ldrh	r3, [r7, #2]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff49 	bl	8001abc <LCD_WR_DATA>
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4604      	mov	r4, r0
 8001c3c:	4608      	mov	r0, r1
 8001c3e:	4611      	mov	r1, r2
 8001c40:	461a      	mov	r2, r3
 8001c42:	4623      	mov	r3, r4
 8001c44:	80fb      	strh	r3, [r7, #6]
 8001c46:	4603      	mov	r3, r0
 8001c48:	80bb      	strh	r3, [r7, #4]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	70fb      	strb	r3, [r7, #3]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001c56:	88fb      	ldrh	r3, [r7, #6]
 8001c58:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001c5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c5e:	085b      	lsrs	r3, r3, #1
 8001c60:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8001c62:	7bfb      	ldrb	r3, [r7, #15]
 8001c64:	08db      	lsrs	r3, r3, #3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	461a      	mov	r2, r3
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	bf14      	ite	ne
 8001c76:	2301      	movne	r3, #1
 8001c78:	2300      	moveq	r3, #0
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c84:	b29b      	uxth	r3, r3
 8001c86:	fb12 f303 	smulbb	r3, r2, r3
 8001c8a:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8001c8c:	78fb      	ldrb	r3, [r7, #3]
 8001c8e:	3b20      	subs	r3, #32
 8001c90:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	4413      	add	r3, r2
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	b29c      	uxth	r4, r3
 8001ca0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	88bb      	ldrh	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	3b01      	subs	r3, #1
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	88b9      	ldrh	r1, [r7, #4]
 8001cb2:	88f8      	ldrh	r0, [r7, #6]
 8001cb4:	4622      	mov	r2, r4
 8001cb6:	f7ff ff23 	bl	8001b00 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8001cba:	2300      	movs	r3, #0
 8001cbc:	827b      	strh	r3, [r7, #18]
 8001cbe:	e07a      	b.n	8001db6 <lcd_show_char+0x182>
		if (sizey == 12)
 8001cc0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001cc4:	2b0c      	cmp	r3, #12
 8001cc6:	d028      	beq.n	8001d1a <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001cc8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ccc:	2b10      	cmp	r3, #16
 8001cce:	d108      	bne.n	8001ce2 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8001cd0:	78fa      	ldrb	r2, [r7, #3]
 8001cd2:	8a7b      	ldrh	r3, [r7, #18]
 8001cd4:	493c      	ldr	r1, [pc, #240]	@ (8001dc8 <lcd_show_char+0x194>)
 8001cd6:	0112      	lsls	r2, r2, #4
 8001cd8:	440a      	add	r2, r1
 8001cda:	4413      	add	r3, r2
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	75fb      	strb	r3, [r7, #23]
 8001ce0:	e01b      	b.n	8001d1a <lcd_show_char+0xe6>
		else if (sizey == 24)
 8001ce2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ce6:	2b18      	cmp	r3, #24
 8001ce8:	d10b      	bne.n	8001d02 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8001cea:	78fa      	ldrb	r2, [r7, #3]
 8001cec:	8a79      	ldrh	r1, [r7, #18]
 8001cee:	4837      	ldr	r0, [pc, #220]	@ (8001dcc <lcd_show_char+0x198>)
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	4413      	add	r3, r2
 8001cf6:	011b      	lsls	r3, r3, #4
 8001cf8:	4403      	add	r3, r0
 8001cfa:	440b      	add	r3, r1
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	75fb      	strb	r3, [r7, #23]
 8001d00:	e00b      	b.n	8001d1a <lcd_show_char+0xe6>
		else if (sizey == 32)
 8001d02:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d06:	2b20      	cmp	r3, #32
 8001d08:	d15a      	bne.n	8001dc0 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8001d0a:	78fa      	ldrb	r2, [r7, #3]
 8001d0c:	8a7b      	ldrh	r3, [r7, #18]
 8001d0e:	4930      	ldr	r1, [pc, #192]	@ (8001dd0 <lcd_show_char+0x19c>)
 8001d10:	0192      	lsls	r2, r2, #6
 8001d12:	440a      	add	r2, r1
 8001d14:	4413      	add	r3, r2
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	75bb      	strb	r3, [r7, #22]
 8001d1e:	e044      	b.n	8001daa <lcd_show_char+0x176>
			if (!mode) {
 8001d20:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d120      	bne.n	8001d6a <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001d28:	7dfa      	ldrb	r2, [r7, #23]
 8001d2a:	7dbb      	ldrb	r3, [r7, #22]
 8001d2c:	fa42 f303 	asr.w	r3, r2, r3
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d004      	beq.n	8001d42 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001d38:	883b      	ldrh	r3, [r7, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff febe 	bl	8001abc <LCD_WR_DATA>
 8001d40:	e003      	b.n	8001d4a <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8001d42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff feb9 	bl	8001abc <LCD_WR_DATA>
				m++;
 8001d4a:	7d7b      	ldrb	r3, [r7, #21]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8001d50:	7d7b      	ldrb	r3, [r7, #21]
 8001d52:	7bfa      	ldrb	r2, [r7, #15]
 8001d54:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d58:	fb01 f202 	mul.w	r2, r1, r2
 8001d5c:	1a9b      	subs	r3, r3, r2
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d11f      	bne.n	8001da4 <lcd_show_char+0x170>
					m = 0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	757b      	strb	r3, [r7, #21]
					break;
 8001d68:	e022      	b.n	8001db0 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001d6a:	7dfa      	ldrb	r2, [r7, #23]
 8001d6c:	7dbb      	ldrb	r3, [r7, #22]
 8001d6e:	fa42 f303 	asr.w	r3, r2, r3
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d005      	beq.n	8001d86 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001d7a:	883a      	ldrh	r2, [r7, #0]
 8001d7c:	88b9      	ldrh	r1, [r7, #4]
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff3f 	bl	8001c04 <lcd_draw_point>
				x++;
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001d8c:	88fa      	ldrh	r2, [r7, #6]
 8001d8e:	8a3b      	ldrh	r3, [r7, #16]
 8001d90:	1ad2      	subs	r2, r2, r3
 8001d92:	7bfb      	ldrb	r3, [r7, #15]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d105      	bne.n	8001da4 <lcd_show_char+0x170>
					x = x0;
 8001d98:	8a3b      	ldrh	r3, [r7, #16]
 8001d9a:	80fb      	strh	r3, [r7, #6]
					y++;
 8001d9c:	88bb      	ldrh	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	80bb      	strh	r3, [r7, #4]
					break;
 8001da2:	e005      	b.n	8001db0 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001da4:	7dbb      	ldrb	r3, [r7, #22]
 8001da6:	3301      	adds	r3, #1
 8001da8:	75bb      	strb	r3, [r7, #22]
 8001daa:	7dbb      	ldrb	r3, [r7, #22]
 8001dac:	2b07      	cmp	r3, #7
 8001dae:	d9b7      	bls.n	8001d20 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001db0:	8a7b      	ldrh	r3, [r7, #18]
 8001db2:	3301      	adds	r3, #1
 8001db4:	827b      	strh	r3, [r7, #18]
 8001db6:	8a7a      	ldrh	r2, [r7, #18]
 8001db8:	89bb      	ldrh	r3, [r7, #12]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d380      	bcc.n	8001cc0 <lcd_show_char+0x8c>
 8001dbe:	e000      	b.n	8001dc2 <lcd_show_char+0x18e>
			return;
 8001dc0:	bf00      	nop
				}
			}
		}
	}
}
 8001dc2:	371c      	adds	r7, #28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd90      	pop	{r4, r7, pc}
 8001dc8:	08006400 	.word	0x08006400
 8001dcc:	080069f0 	.word	0x080069f0
 8001dd0:	08007bc0 	.word	0x08007bc0

08001dd4 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460a      	mov	r2, r1
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8001de4:	2301      	movs	r3, #1
 8001de6:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001de8:	e004      	b.n	8001df4 <mypow+0x20>
		result *= m;
 8001dea:	79fa      	ldrb	r2, [r7, #7]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	fb02 f303 	mul.w	r3, r2, r3
 8001df2:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001df4:	79bb      	ldrb	r3, [r7, #6]
 8001df6:	1e5a      	subs	r2, r3, #1
 8001df8:	71ba      	strb	r2, [r7, #6]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f5      	bne.n	8001dea <mypow+0x16>
	return result;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001e0c:	b590      	push	{r4, r7, lr}
 8001e0e:	b089      	sub	sp, #36	@ 0x24
 8001e10:	af04      	add	r7, sp, #16
 8001e12:	4604      	mov	r4, r0
 8001e14:	4608      	mov	r0, r1
 8001e16:	4611      	mov	r1, r2
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	80fb      	strh	r3, [r7, #6]
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80bb      	strh	r3, [r7, #4]
 8001e22:	460b      	mov	r3, r1
 8001e24:	807b      	strh	r3, [r7, #2]
 8001e26:	4613      	mov	r3, r2
 8001e28:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8001e2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001e32:	085b      	lsrs	r3, r3, #1
 8001e34:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8001e36:	2300      	movs	r3, #0
 8001e38:	73fb      	strb	r3, [r7, #15]
 8001e3a:	e059      	b.n	8001ef0 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8001e3c:	887c      	ldrh	r4, [r7, #2]
 8001e3e:	787a      	ldrb	r2, [r7, #1]
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	3b01      	subs	r3, #1
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	200a      	movs	r0, #10
 8001e4e:	f7ff ffc1 	bl	8001dd4 <mypow>
 8001e52:	4603      	mov	r3, r0
 8001e54:	fbb4 f1f3 	udiv	r1, r4, r3
 8001e58:	4b2a      	ldr	r3, [pc, #168]	@ (8001f04 <lcd_show_int_num+0xf8>)
 8001e5a:	fba3 2301 	umull	r2, r3, r3, r1
 8001e5e:	08da      	lsrs	r2, r3, #3
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	1aca      	subs	r2, r1, r3
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8001e6e:	7bbb      	ldrb	r3, [r7, #14]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d121      	bne.n	8001eb8 <lcd_show_int_num+0xac>
 8001e74:	7bfa      	ldrb	r2, [r7, #15]
 8001e76:	787b      	ldrb	r3, [r7, #1]
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	da1c      	bge.n	8001eb8 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8001e7e:	7b3b      	ldrb	r3, [r7, #12]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d117      	bne.n	8001eb4 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	7b7b      	ldrb	r3, [r7, #13]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	fb12 f303 	smulbb	r3, r2, r3
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	88fb      	ldrh	r3, [r7, #6]
 8001e94:	4413      	add	r3, r2
 8001e96:	b298      	uxth	r0, r3
 8001e98:	8c3a      	ldrh	r2, [r7, #32]
 8001e9a:	88b9      	ldrh	r1, [r7, #4]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	9302      	str	r3, [sp, #8]
 8001ea0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	4613      	mov	r3, r2
 8001eac:	2220      	movs	r2, #32
 8001eae:	f7ff fec1 	bl	8001c34 <lcd_show_char>
				continue;
 8001eb2:	e01a      	b.n	8001eea <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	7b7b      	ldrb	r3, [r7, #13]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	fb12 f303 	smulbb	r3, r2, r3
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	88fb      	ldrh	r3, [r7, #6]
 8001ec8:	4413      	add	r3, r2
 8001eca:	b298      	uxth	r0, r3
 8001ecc:	7b3b      	ldrb	r3, [r7, #12]
 8001ece:	3330      	adds	r3, #48	@ 0x30
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	8c3c      	ldrh	r4, [r7, #32]
 8001ed4:	88b9      	ldrh	r1, [r7, #4]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	9302      	str	r3, [sp, #8]
 8001eda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001ede:	9301      	str	r3, [sp, #4]
 8001ee0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	4623      	mov	r3, r4
 8001ee6:	f7ff fea5 	bl	8001c34 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	3301      	adds	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
 8001ef0:	7bfa      	ldrb	r2, [r7, #15]
 8001ef2:	787b      	ldrb	r3, [r7, #1]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d3a1      	bcc.n	8001e3c <lcd_show_int_num+0x30>
	}
}
 8001ef8:	bf00      	nop
 8001efa:	bf00      	nop
 8001efc:	3714      	adds	r7, #20
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	bf00      	nop
 8001f04:	cccccccd 	.word	0xcccccccd

08001f08 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d007      	beq.n	8001f2e <lcd_set_direction+0x26>
		lcddev.width = 320;
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f48 <lcd_set_direction+0x40>)
 8001f20:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001f24:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001f26:	4b08      	ldr	r3, [pc, #32]	@ (8001f48 <lcd_set_direction+0x40>)
 8001f28:	22f0      	movs	r2, #240	@ 0xf0
 8001f2a:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001f2c:	e006      	b.n	8001f3c <lcd_set_direction+0x34>
		lcddev.width = 240;
 8001f2e:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <lcd_set_direction+0x40>)
 8001f30:	22f0      	movs	r2, #240	@ 0xf0
 8001f32:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001f34:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <lcd_set_direction+0x40>)
 8001f36:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001f3a:	805a      	strh	r2, [r3, #2]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	200000d4 	.word	0x200000d4

08001f4c <lcd_init>:

void lcd_init(void) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f56:	48aa      	ldr	r0, [pc, #680]	@ (8002200 <lcd_init+0x2b4>)
 8001f58:	f001 faae 	bl	80034b8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f60:	f000 ff46 	bl	8002df0 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001f64:	2201      	movs	r2, #1
 8001f66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f6a:	48a5      	ldr	r0, [pc, #660]	@ (8002200 <lcd_init+0x2b4>)
 8001f6c:	f001 faa4 	bl	80034b8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001f70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f74:	f000 ff3c 	bl	8002df0 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f7ff ffc5 	bl	8001f08 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8001f7e:	20d3      	movs	r0, #211	@ 0xd3
 8001f80:	f7ff fd8c 	bl	8001a9c <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8001f84:	f7ff fdaa 	bl	8001adc <LCD_RD_DATA>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	4b9d      	ldr	r3, [pc, #628]	@ (8002204 <lcd_init+0x2b8>)
 8001f8e:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001f90:	f7ff fda4 	bl	8001adc <LCD_RD_DATA>
 8001f94:	4603      	mov	r3, r0
 8001f96:	461a      	mov	r2, r3
 8001f98:	4b9a      	ldr	r3, [pc, #616]	@ (8002204 <lcd_init+0x2b8>)
 8001f9a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001f9c:	f7ff fd9e 	bl	8001adc <LCD_RD_DATA>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	4b97      	ldr	r3, [pc, #604]	@ (8002204 <lcd_init+0x2b8>)
 8001fa6:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001fa8:	4b96      	ldr	r3, [pc, #600]	@ (8002204 <lcd_init+0x2b8>)
 8001faa:	889b      	ldrh	r3, [r3, #4]
 8001fac:	021b      	lsls	r3, r3, #8
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	4b94      	ldr	r3, [pc, #592]	@ (8002204 <lcd_init+0x2b8>)
 8001fb2:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001fb4:	f7ff fd92 	bl	8001adc <LCD_RD_DATA>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	461a      	mov	r2, r3
 8001fbc:	4b91      	ldr	r3, [pc, #580]	@ (8002204 <lcd_init+0x2b8>)
 8001fbe:	889b      	ldrh	r3, [r3, #4]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	4b8f      	ldr	r3, [pc, #572]	@ (8002204 <lcd_init+0x2b8>)
 8001fc6:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001fc8:	20cf      	movs	r0, #207	@ 0xcf
 8001fca:	f7ff fd67 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f7ff fd74 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001fd4:	20c1      	movs	r0, #193	@ 0xc1
 8001fd6:	f7ff fd71 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001fda:	2030      	movs	r0, #48	@ 0x30
 8001fdc:	f7ff fd6e 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001fe0:	20ed      	movs	r0, #237	@ 0xed
 8001fe2:	f7ff fd5b 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001fe6:	2064      	movs	r0, #100	@ 0x64
 8001fe8:	f7ff fd68 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001fec:	2003      	movs	r0, #3
 8001fee:	f7ff fd65 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001ff2:	2012      	movs	r0, #18
 8001ff4:	f7ff fd62 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001ff8:	2081      	movs	r0, #129	@ 0x81
 8001ffa:	f7ff fd5f 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001ffe:	20e8      	movs	r0, #232	@ 0xe8
 8002000:	f7ff fd4c 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002004:	2085      	movs	r0, #133	@ 0x85
 8002006:	f7ff fd59 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800200a:	2010      	movs	r0, #16
 800200c:	f7ff fd56 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002010:	207a      	movs	r0, #122	@ 0x7a
 8002012:	f7ff fd53 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002016:	20cb      	movs	r0, #203	@ 0xcb
 8002018:	f7ff fd40 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 800201c:	2039      	movs	r0, #57	@ 0x39
 800201e:	f7ff fd4d 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002022:	202c      	movs	r0, #44	@ 0x2c
 8002024:	f7ff fd4a 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002028:	2000      	movs	r0, #0
 800202a:	f7ff fd47 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800202e:	2034      	movs	r0, #52	@ 0x34
 8002030:	f7ff fd44 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002034:	2002      	movs	r0, #2
 8002036:	f7ff fd41 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800203a:	20f7      	movs	r0, #247	@ 0xf7
 800203c:	f7ff fd2e 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002040:	2020      	movs	r0, #32
 8002042:	f7ff fd3b 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002046:	20ea      	movs	r0, #234	@ 0xea
 8002048:	f7ff fd28 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800204c:	2000      	movs	r0, #0
 800204e:	f7ff fd35 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002052:	2000      	movs	r0, #0
 8002054:	f7ff fd32 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002058:	20c0      	movs	r0, #192	@ 0xc0
 800205a:	f7ff fd1f 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800205e:	201b      	movs	r0, #27
 8002060:	f7ff fd2c 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002064:	20c1      	movs	r0, #193	@ 0xc1
 8002066:	f7ff fd19 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800206a:	2001      	movs	r0, #1
 800206c:	f7ff fd26 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002070:	20c5      	movs	r0, #197	@ 0xc5
 8002072:	f7ff fd13 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002076:	2030      	movs	r0, #48	@ 0x30
 8002078:	f7ff fd20 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 800207c:	2030      	movs	r0, #48	@ 0x30
 800207e:	f7ff fd1d 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002082:	20c7      	movs	r0, #199	@ 0xc7
 8002084:	f7ff fd0a 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002088:	20b7      	movs	r0, #183	@ 0xb7
 800208a:	f7ff fd17 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800208e:	2036      	movs	r0, #54	@ 0x36
 8002090:	f7ff fd04 	bl	8001a9c <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002094:	2008      	movs	r0, #8
 8002096:	f7ff fd11 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 800209a:	203a      	movs	r0, #58	@ 0x3a
 800209c:	f7ff fcfe 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80020a0:	2055      	movs	r0, #85	@ 0x55
 80020a2:	f7ff fd0b 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80020a6:	20b1      	movs	r0, #177	@ 0xb1
 80020a8:	f7ff fcf8 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020ac:	2000      	movs	r0, #0
 80020ae:	f7ff fd05 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80020b2:	201a      	movs	r0, #26
 80020b4:	f7ff fd02 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80020b8:	20b6      	movs	r0, #182	@ 0xb6
 80020ba:	f7ff fcef 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80020be:	200a      	movs	r0, #10
 80020c0:	f7ff fcfc 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80020c4:	20a2      	movs	r0, #162	@ 0xa2
 80020c6:	f7ff fcf9 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80020ca:	20f2      	movs	r0, #242	@ 0xf2
 80020cc:	f7ff fce6 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020d0:	2000      	movs	r0, #0
 80020d2:	f7ff fcf3 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80020d6:	2026      	movs	r0, #38	@ 0x26
 80020d8:	f7ff fce0 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80020dc:	2001      	movs	r0, #1
 80020de:	f7ff fced 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80020e2:	20e0      	movs	r0, #224	@ 0xe0
 80020e4:	f7ff fcda 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80020e8:	200f      	movs	r0, #15
 80020ea:	f7ff fce7 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80020ee:	202a      	movs	r0, #42	@ 0x2a
 80020f0:	f7ff fce4 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80020f4:	2028      	movs	r0, #40	@ 0x28
 80020f6:	f7ff fce1 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80020fa:	2008      	movs	r0, #8
 80020fc:	f7ff fcde 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002100:	200e      	movs	r0, #14
 8002102:	f7ff fcdb 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002106:	2008      	movs	r0, #8
 8002108:	f7ff fcd8 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 800210c:	2054      	movs	r0, #84	@ 0x54
 800210e:	f7ff fcd5 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8002112:	20a9      	movs	r0, #169	@ 0xa9
 8002114:	f7ff fcd2 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002118:	2043      	movs	r0, #67	@ 0x43
 800211a:	f7ff fccf 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800211e:	200a      	movs	r0, #10
 8002120:	f7ff fccc 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002124:	200f      	movs	r0, #15
 8002126:	f7ff fcc9 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800212a:	2000      	movs	r0, #0
 800212c:	f7ff fcc6 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002130:	2000      	movs	r0, #0
 8002132:	f7ff fcc3 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002136:	2000      	movs	r0, #0
 8002138:	f7ff fcc0 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800213c:	2000      	movs	r0, #0
 800213e:	f7ff fcbd 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8002142:	20e1      	movs	r0, #225	@ 0xe1
 8002144:	f7ff fcaa 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002148:	2000      	movs	r0, #0
 800214a:	f7ff fcb7 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800214e:	2015      	movs	r0, #21
 8002150:	f7ff fcb4 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002154:	2017      	movs	r0, #23
 8002156:	f7ff fcb1 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800215a:	2007      	movs	r0, #7
 800215c:	f7ff fcae 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8002160:	2011      	movs	r0, #17
 8002162:	f7ff fcab 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002166:	2006      	movs	r0, #6
 8002168:	f7ff fca8 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800216c:	202b      	movs	r0, #43	@ 0x2b
 800216e:	f7ff fca5 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8002172:	2056      	movs	r0, #86	@ 0x56
 8002174:	f7ff fca2 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002178:	203c      	movs	r0, #60	@ 0x3c
 800217a:	f7ff fc9f 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800217e:	2005      	movs	r0, #5
 8002180:	f7ff fc9c 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002184:	2010      	movs	r0, #16
 8002186:	f7ff fc99 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800218a:	200f      	movs	r0, #15
 800218c:	f7ff fc96 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002190:	203f      	movs	r0, #63	@ 0x3f
 8002192:	f7ff fc93 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002196:	203f      	movs	r0, #63	@ 0x3f
 8002198:	f7ff fc90 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800219c:	200f      	movs	r0, #15
 800219e:	f7ff fc8d 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80021a2:	202b      	movs	r0, #43	@ 0x2b
 80021a4:	f7ff fc7a 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021a8:	2000      	movs	r0, #0
 80021aa:	f7ff fc87 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021ae:	2000      	movs	r0, #0
 80021b0:	f7ff fc84 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80021b4:	2001      	movs	r0, #1
 80021b6:	f7ff fc81 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80021ba:	203f      	movs	r0, #63	@ 0x3f
 80021bc:	f7ff fc7e 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80021c0:	202a      	movs	r0, #42	@ 0x2a
 80021c2:	f7ff fc6b 	bl	8001a9c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021c6:	2000      	movs	r0, #0
 80021c8:	f7ff fc78 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021cc:	2000      	movs	r0, #0
 80021ce:	f7ff fc75 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021d2:	2000      	movs	r0, #0
 80021d4:	f7ff fc72 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80021d8:	20ef      	movs	r0, #239	@ 0xef
 80021da:	f7ff fc6f 	bl	8001abc <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80021de:	2011      	movs	r0, #17
 80021e0:	f7ff fc5c 	bl	8001a9c <LCD_WR_REG>
	HAL_Delay(120);
 80021e4:	2078      	movs	r0, #120	@ 0x78
 80021e6:	f000 fe03 	bl	8002df0 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80021ea:	2029      	movs	r0, #41	@ 0x29
 80021ec:	f7ff fc56 	bl	8001a9c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80021f0:	2201      	movs	r2, #1
 80021f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021f6:	4804      	ldr	r0, [pc, #16]	@ (8002208 <lcd_init+0x2bc>)
 80021f8:	f001 f95e 	bl	80034b8 <HAL_GPIO_WritePin>
}
 80021fc:	bf00      	nop
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40020800 	.word	0x40020800
 8002204:	200000d4 	.word	0x200000d4
 8002208:	40020000 	.word	0x40020000

0800220c <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	b29b      	uxth	r3, r3
 8002222:	4413      	add	r3, r2
 8002224:	b298      	uxth	r0, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	b29a      	uxth	r2, r3
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	b29b      	uxth	r3, r3
 800222e:	4413      	add	r3, r2
 8002230:	b29b      	uxth	r3, r3
 8002232:	8b3a      	ldrh	r2, [r7, #24]
 8002234:	4619      	mov	r1, r3
 8002236:	f7ff fce5 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	b29a      	uxth	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	b29b      	uxth	r3, r3
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	b298      	uxth	r0, r3
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	b29a      	uxth	r2, r3
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	b29b      	uxth	r3, r3
 800224e:	4413      	add	r3, r2
 8002250:	b29b      	uxth	r3, r3
 8002252:	8b3a      	ldrh	r2, [r7, #24]
 8002254:	4619      	mov	r1, r3
 8002256:	f7ff fcd5 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	b29a      	uxth	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	b29b      	uxth	r3, r3
 8002262:	4413      	add	r3, r2
 8002264:	b298      	uxth	r0, r3
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	b29a      	uxth	r2, r3
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	b29b      	uxth	r3, r3
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	b29b      	uxth	r3, r3
 8002272:	8b3a      	ldrh	r2, [r7, #24]
 8002274:	4619      	mov	r1, r3
 8002276:	f7ff fcc5 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	b29a      	uxth	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	b29b      	uxth	r3, r3
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	b298      	uxth	r0, r3
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	b29a      	uxth	r2, r3
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	b29b      	uxth	r3, r3
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	b29b      	uxth	r3, r3
 8002292:	8b3a      	ldrh	r2, [r7, #24]
 8002294:	4619      	mov	r1, r3
 8002296:	f7ff fcb5 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	b29a      	uxth	r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	4413      	add	r3, r2
 80022a4:	b298      	uxth	r0, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	b29a      	uxth	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	4413      	add	r3, r2
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	8b3a      	ldrh	r2, [r7, #24]
 80022b4:	4619      	mov	r1, r3
 80022b6:	f7ff fca5 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	b29a      	uxth	r2, r3
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	b298      	uxth	r0, r3
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	b29a      	uxth	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	4413      	add	r3, r2
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	8b3a      	ldrh	r2, [r7, #24]
 80022d4:	4619      	mov	r1, r3
 80022d6:	f7ff fc95 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	b29a      	uxth	r2, r3
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	4413      	add	r3, r2
 80022e4:	b298      	uxth	r0, r3
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	8b3a      	ldrh	r2, [r7, #24]
 80022f4:	4619      	mov	r1, r3
 80022f6:	f7ff fc85 	bl	8001c04 <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	b29b      	uxth	r3, r3
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	b298      	uxth	r0, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	b29a      	uxth	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	b29b      	uxth	r3, r3
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	b29b      	uxth	r3, r3
 8002312:	8b3a      	ldrh	r2, [r7, #24]
 8002314:	4619      	mov	r1, r3
 8002316:	f7ff fc75 	bl	8001c04 <lcd_draw_point>
}
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b08a      	sub	sp, #40	@ 0x28
 8002326:	af02      	add	r7, sp, #8
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	603b      	str	r3, [r7, #0]
 800232e:	4613      	mov	r3, r2
 8002330:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	f1c3 0303 	rsb	r3, r3, #3
 8002342:	613b      	str	r3, [r7, #16]

	if (fill) {
 8002344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002346:	2b00      	cmp	r3, #0
 8002348:	d04f      	beq.n	80023ea <lcd_draw_circle+0xc8>
		while (x <= y) {
 800234a:	e029      	b.n	80023a0 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	e00a      	b.n	8002368 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8002352:	88fb      	ldrh	r3, [r7, #6]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	69fa      	ldr	r2, [r7, #28]
 800235a:	68b9      	ldr	r1, [r7, #8]
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f7ff ff55 	bl	800220c <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	3301      	adds	r3, #1
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	429a      	cmp	r2, r3
 800236e:	ddf0      	ble.n	8002352 <lcd_draw_circle+0x30>

			if (d < 0) {
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	2b00      	cmp	r3, #0
 8002374:	da06      	bge.n	8002384 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	009a      	lsls	r2, r3, #2
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	4413      	add	r3, r2
 800237e:	3306      	adds	r3, #6
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	e00a      	b.n	800239a <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002384:	69fa      	ldr	r2, [r7, #28]
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	009a      	lsls	r2, r3, #2
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4413      	add	r3, r2
 8002390:	330a      	adds	r3, #10
 8002392:	613b      	str	r3, [r7, #16]
				y--;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	3b01      	subs	r3, #1
 8002398:	61bb      	str	r3, [r7, #24]
			}
			x++;
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3301      	adds	r3, #1
 800239e:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80023a0:	69fa      	ldr	r2, [r7, #28]
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	ddd1      	ble.n	800234c <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80023a8:	e023      	b.n	80023f2 <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	69fa      	ldr	r2, [r7, #28]
 80023b2:	68b9      	ldr	r1, [r7, #8]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff ff29 	bl	800220c <_draw_circle_8>
			if (d < 0) {
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	da06      	bge.n	80023ce <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	009a      	lsls	r2, r3, #2
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4413      	add	r3, r2
 80023c8:	3306      	adds	r3, #6
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	e00a      	b.n	80023e4 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 80023ce:	69fa      	ldr	r2, [r7, #28]
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	009a      	lsls	r2, r3, #2
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4413      	add	r3, r2
 80023da:	330a      	adds	r3, #10
 80023dc:	613b      	str	r3, [r7, #16]
				y--;
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	3b01      	subs	r3, #1
 80023e2:	61bb      	str	r3, [r7, #24]
			x++;
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	3301      	adds	r3, #1
 80023e8:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	dddb      	ble.n	80023aa <lcd_draw_circle+0x88>
}
 80023f2:	bf00      	nop
 80023f4:	3720      	adds	r7, #32
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80023fc:	b590      	push	{r4, r7, lr}
 80023fe:	b08b      	sub	sp, #44	@ 0x2c
 8002400:	af04      	add	r7, sp, #16
 8002402:	60ba      	str	r2, [r7, #8]
 8002404:	461a      	mov	r2, r3
 8002406:	4603      	mov	r3, r0
 8002408:	81fb      	strh	r3, [r7, #14]
 800240a:	460b      	mov	r3, r1
 800240c:	81bb      	strh	r3, [r7, #12]
 800240e:	4613      	mov	r3, r2
 8002410:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8002412:	89fb      	ldrh	r3, [r7, #14]
 8002414:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800241a:	e048      	b.n	80024ae <lcd_show_string+0xb2>
		if (!bHz) {
 800241c:	7dfb      	ldrb	r3, [r7, #23]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d145      	bne.n	80024ae <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8002422:	89fa      	ldrh	r2, [r7, #14]
 8002424:	4b26      	ldr	r3, [pc, #152]	@ (80024c0 <lcd_show_string+0xc4>)
 8002426:	881b      	ldrh	r3, [r3, #0]
 8002428:	4619      	mov	r1, r3
 800242a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	b2db      	uxtb	r3, r3
 8002432:	1acb      	subs	r3, r1, r3
 8002434:	429a      	cmp	r2, r3
 8002436:	dc3f      	bgt.n	80024b8 <lcd_show_string+0xbc>
 8002438:	89ba      	ldrh	r2, [r7, #12]
 800243a:	4b21      	ldr	r3, [pc, #132]	@ (80024c0 <lcd_show_string+0xc4>)
 800243c:	885b      	ldrh	r3, [r3, #2]
 800243e:	4619      	mov	r1, r3
 8002440:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002444:	1acb      	subs	r3, r1, r3
 8002446:	429a      	cmp	r2, r3
 8002448:	dc36      	bgt.n	80024b8 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	2b80      	cmp	r3, #128	@ 0x80
 8002450:	d902      	bls.n	8002458 <lcd_show_string+0x5c>
				bHz = 1;
 8002452:	2301      	movs	r3, #1
 8002454:	75fb      	strb	r3, [r7, #23]
 8002456:	e02a      	b.n	80024ae <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b0d      	cmp	r3, #13
 800245e:	d10b      	bne.n	8002478 <lcd_show_string+0x7c>
					y += sizey;
 8002460:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002464:	b29a      	uxth	r2, r3
 8002466:	89bb      	ldrh	r3, [r7, #12]
 8002468:	4413      	add	r3, r2
 800246a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 800246c:	8abb      	ldrh	r3, [r7, #20]
 800246e:	81fb      	strh	r3, [r7, #14]
					str++;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	3301      	adds	r3, #1
 8002474:	60bb      	str	r3, [r7, #8]
 8002476:	e017      	b.n	80024a8 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	781a      	ldrb	r2, [r3, #0]
 800247c:	88fc      	ldrh	r4, [r7, #6]
 800247e:	89b9      	ldrh	r1, [r7, #12]
 8002480:	89f8      	ldrh	r0, [r7, #14]
 8002482:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002486:	9302      	str	r3, [sp, #8]
 8002488:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800248c:	9301      	str	r3, [sp, #4]
 800248e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	4623      	mov	r3, r4
 8002494:	f7ff fbce 	bl	8001c34 <lcd_show_char>
					x += sizey / 2;
 8002498:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800249c:	085b      	lsrs	r3, r3, #1
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	461a      	mov	r2, r3
 80024a2:	89fb      	ldrh	r3, [r7, #14]
 80024a4:	4413      	add	r3, r2
 80024a6:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	3301      	adds	r3, #1
 80024ac:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1b2      	bne.n	800241c <lcd_show_string+0x20>
 80024b6:	e000      	b.n	80024ba <lcd_show_string+0xbe>
				return;
 80024b8:	bf00      	nop
			}
		}
	}
}
 80024ba:	371c      	adds	r7, #28
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd90      	pop	{r4, r7, pc}
 80024c0:	200000d4 	.word	0x200000d4

080024c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024c8:	f000 fc20 	bl	8002d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024cc:	f000 f810 	bl	80024f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024d0:	f7fe fc84 	bl	8000ddc <MX_GPIO_Init>
  MX_SPI1_Init();
 80024d4:	f000 f9ea 	bl	80028ac <MX_SPI1_Init>
  MX_TIM2_Init();
 80024d8:	f000 fae4 	bl	8002aa4 <MX_TIM2_Init>
  MX_FSMC_Init();
 80024dc:	f7fe fbae 	bl	8000c3c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80024e0:	f000 fb70 	bl	8002bc4 <MX_USART1_UART_Init>
  //  led7segInit();
  //  buttonInit();
  //  lcd_init();
  //  Background();

  initlab3();
 80024e4:	f7fe fe14 	bl	8001110 <initlab3>

  while (1)
  {
    /* USER CODE END WHILE */

	  runlab3();
 80024e8:	f7fe fe64 	bl	80011b4 <runlab3>
 80024ec:	e7fc      	b.n	80024e8 <main+0x24>
	...

080024f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b094      	sub	sp, #80	@ 0x50
 80024f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024f6:	f107 0320 	add.w	r3, r7, #32
 80024fa:	2230      	movs	r2, #48	@ 0x30
 80024fc:	2100      	movs	r1, #0
 80024fe:	4618      	mov	r0, r3
 8002500:	f003 ff0e 	bl	8006320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002504:	f107 030c 	add.w	r3, r7, #12
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
 8002518:	4b28      	ldr	r3, [pc, #160]	@ (80025bc <SystemClock_Config+0xcc>)
 800251a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251c:	4a27      	ldr	r2, [pc, #156]	@ (80025bc <SystemClock_Config+0xcc>)
 800251e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002522:	6413      	str	r3, [r2, #64]	@ 0x40
 8002524:	4b25      	ldr	r3, [pc, #148]	@ (80025bc <SystemClock_Config+0xcc>)
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002530:	2300      	movs	r3, #0
 8002532:	607b      	str	r3, [r7, #4]
 8002534:	4b22      	ldr	r3, [pc, #136]	@ (80025c0 <SystemClock_Config+0xd0>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a21      	ldr	r2, [pc, #132]	@ (80025c0 <SystemClock_Config+0xd0>)
 800253a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	4b1f      	ldr	r3, [pc, #124]	@ (80025c0 <SystemClock_Config+0xd0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800254c:	2302      	movs	r3, #2
 800254e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002550:	2301      	movs	r3, #1
 8002552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002554:	2310      	movs	r3, #16
 8002556:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002558:	2302      	movs	r3, #2
 800255a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800255c:	2300      	movs	r3, #0
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002560:	2308      	movs	r3, #8
 8002562:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002564:	23a8      	movs	r3, #168	@ 0xa8
 8002566:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002568:	2302      	movs	r3, #2
 800256a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800256c:	2304      	movs	r3, #4
 800256e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002570:	f107 0320 	add.w	r3, r7, #32
 8002574:	4618      	mov	r0, r3
 8002576:	f000 ffb9 	bl	80034ec <HAL_RCC_OscConfig>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002580:	f000 f820 	bl	80025c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002584:	230f      	movs	r3, #15
 8002586:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002588:	2302      	movs	r3, #2
 800258a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002590:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002594:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002596:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800259a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800259c:	f107 030c 	add.w	r3, r7, #12
 80025a0:	2105      	movs	r1, #5
 80025a2:	4618      	mov	r0, r3
 80025a4:	f001 fa1a 	bl	80039dc <HAL_RCC_ClockConfig>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80025ae:	f000 f809 	bl	80025c4 <Error_Handler>
  }
}
 80025b2:	bf00      	nop
 80025b4:	3750      	adds	r7, #80	@ 0x50
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40007000 	.word	0x40007000

080025c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c8:	b672      	cpsid	i
}
 80025ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025cc:	bf00      	nop
 80025ce:	e7fd      	b.n	80025cc <Error_Handler+0x8>

080025d0 <timer2Init>:
 * @return None
 */
/*Function -----------------------------------------------------*/

void timer2Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80025d4:	4802      	ldr	r0, [pc, #8]	@ (80025e0 <timer2Init+0x10>)
 80025d6:	f002 f947 	bl	8004868 <HAL_TIM_Base_Start_IT>
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	200001b4 	.word	0x200001b4

080025e4 <timerInit>:

/**
 * @brief	Init time
 * */
void timerInit(uint8_t index, uint16_t period, uint16_t counter, void (*callback)(void))
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	607b      	str	r3, [r7, #4]
 80025ec:	4603      	mov	r3, r0
 80025ee:	73fb      	strb	r3, [r7, #15]
 80025f0:	460b      	mov	r3, r1
 80025f2:	81bb      	strh	r3, [r7, #12]
 80025f4:	4613      	mov	r3, r2
 80025f6:	817b      	strh	r3, [r7, #10]

	if (index < MAX_TASK && index >= 0)
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	2b09      	cmp	r3, #9
 80025fc:	d830      	bhi.n	8002660 <timerInit+0x7c>
	{
		task[index].period = period;
 80025fe:	7bfa      	ldrb	r2, [r7, #15]
 8002600:	491a      	ldr	r1, [pc, #104]	@ (800266c <timerInit+0x88>)
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	89ba      	ldrh	r2, [r7, #12]
 800260e:	801a      	strh	r2, [r3, #0]
		task[index].counter = counter;
 8002610:	7bfa      	ldrb	r2, [r7, #15]
 8002612:	4916      	ldr	r1, [pc, #88]	@ (800266c <timerInit+0x88>)
 8002614:	4613      	mov	r3, r2
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	4413      	add	r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	3302      	adds	r3, #2
 8002620:	897a      	ldrh	r2, [r7, #10]
 8002622:	801a      	strh	r2, [r3, #0]
		task[index].callback = callback;
 8002624:	7bfa      	ldrb	r2, [r7, #15]
 8002626:	4911      	ldr	r1, [pc, #68]	@ (800266c <timerInit+0x88>)
 8002628:	4613      	mov	r3, r2
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	4413      	add	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	3308      	adds	r3, #8
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	601a      	str	r2, [r3, #0]
		task[index].active = 1;
 8002638:	7bfa      	ldrb	r2, [r7, #15]
 800263a:	490c      	ldr	r1, [pc, #48]	@ (800266c <timerInit+0x88>)
 800263c:	4613      	mov	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	3304      	adds	r3, #4
 8002648:	2201      	movs	r2, #1
 800264a:	701a      	strb	r2, [r3, #0]
		task[index].flag = 0;
 800264c:	7bfa      	ldrb	r2, [r7, #15]
 800264e:	4907      	ldr	r1, [pc, #28]	@ (800266c <timerInit+0x88>)
 8002650:	4613      	mov	r3, r2
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	4413      	add	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	3305      	adds	r3, #5
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
	}
}
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	200000e0 	.word	0x200000e0

08002670 <doTask>:

/** @brief do task with flag
 * */
void doTask()
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0

	if (globalFlag)
 8002676:	4b24      	ldr	r3, [pc, #144]	@ (8002708 <doTask+0x98>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d03d      	beq.n	80026fa <doTask+0x8a>
	{
		for (uint8_t i = 0; i < MAX_TASK; i++)
 800267e:	2300      	movs	r3, #0
 8002680:	71fb      	strb	r3, [r7, #7]
 8002682:	e037      	b.n	80026f4 <doTask+0x84>
		{
			if (task[i].flag & task[i].active)
 8002684:	79fa      	ldrb	r2, [r7, #7]
 8002686:	4921      	ldr	r1, [pc, #132]	@ (800270c <doTask+0x9c>)
 8002688:	4613      	mov	r3, r2
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	4413      	add	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	3305      	adds	r3, #5
 8002694:	7819      	ldrb	r1, [r3, #0]
 8002696:	79fa      	ldrb	r2, [r7, #7]
 8002698:	481c      	ldr	r0, [pc, #112]	@ (800270c <doTask+0x9c>)
 800269a:	4613      	mov	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	4413      	add	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4403      	add	r3, r0
 80026a4:	3304      	adds	r3, #4
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	400b      	ands	r3, r1
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d01e      	beq.n	80026ee <doTask+0x7e>
			{
				if (task[i].callback != NULL)
 80026b0:	79fa      	ldrb	r2, [r7, #7]
 80026b2:	4916      	ldr	r1, [pc, #88]	@ (800270c <doTask+0x9c>)
 80026b4:	4613      	mov	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	3308      	adds	r3, #8
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d009      	beq.n	80026da <doTask+0x6a>
					task[i].callback();
 80026c6:	79fa      	ldrb	r2, [r7, #7]
 80026c8:	4910      	ldr	r1, [pc, #64]	@ (800270c <doTask+0x9c>)
 80026ca:	4613      	mov	r3, r2
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	4413      	add	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	440b      	add	r3, r1
 80026d4:	3308      	adds	r3, #8
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4798      	blx	r3
				task[i].flag = 0;
 80026da:	79fa      	ldrb	r2, [r7, #7]
 80026dc:	490b      	ldr	r1, [pc, #44]	@ (800270c <doTask+0x9c>)
 80026de:	4613      	mov	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4413      	add	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	440b      	add	r3, r1
 80026e8:	3305      	adds	r3, #5
 80026ea:	2200      	movs	r2, #0
 80026ec:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < MAX_TASK; i++)
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	3301      	adds	r3, #1
 80026f2:	71fb      	strb	r3, [r7, #7]
 80026f4:	79fb      	ldrb	r3, [r7, #7]
 80026f6:	2b09      	cmp	r3, #9
 80026f8:	d9c4      	bls.n	8002684 <doTask+0x14>
			}
		}
		//		task0.callback();
		//		task0.flag=0;
	}
	globalFlag = 0;
 80026fa:	4b03      	ldr	r3, [pc, #12]	@ (8002708 <doTask+0x98>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	701a      	strb	r2, [r3, #0]
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000158 	.word	0x20000158
 800270c:	200000e0 	.word	0x200000e0

08002710 <disableTask>:

void disableTask(uint8_t pos)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 800271a:	79fb      	ldrb	r3, [r7, #7]
 800271c:	2b09      	cmp	r3, #9
 800271e:	d809      	bhi.n	8002734 <disableTask+0x24>
	{
		task[pos].active = 0;
 8002720:	79fa      	ldrb	r2, [r7, #7]
 8002722:	4907      	ldr	r1, [pc, #28]	@ (8002740 <disableTask+0x30>)
 8002724:	4613      	mov	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	3304      	adds	r3, #4
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
	}
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	200000e0 	.word	0x200000e0

08002744 <enableTask>:
void enableTask(uint8_t pos)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	2b09      	cmp	r3, #9
 8002752:	d809      	bhi.n	8002768 <enableTask+0x24>
	{
		task[pos].active = 1;
 8002754:	79fa      	ldrb	r2, [r7, #7]
 8002756:	4907      	ldr	r1, [pc, #28]	@ (8002774 <enableTask+0x30>)
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	3304      	adds	r3, #4
 8002764:	2201      	movs	r2, #1
 8002766:	701a      	strb	r2, [r3, #0]
	}
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	200000e0 	.word	0x200000e0

08002778 <HAL_TIM_PeriodElapsedCallback>:
 * @param  	htim TIM Base handle
 * @note	This callback function is called by default
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002788:	d17f      	bne.n	800288a <HAL_TIM_PeriodElapsedCallback+0x112>
	{
		if (timer2Count > 0)
 800278a:	4b43      	ldr	r3, [pc, #268]	@ (8002898 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d010      	beq.n	80027b4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timer2Count--;
 8002792:	4b41      	ldr	r3, [pc, #260]	@ (8002898 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	3b01      	subs	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b3f      	ldr	r3, [pc, #252]	@ (8002898 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800279c:	801a      	strh	r2, [r3, #0]
			if (timer2Count == 0)
 800279e:	4b3e      	ldr	r3, [pc, #248]	@ (8002898 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d106      	bne.n	80027b4 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				timer2Flag = 1;
 80027a6:	4b3d      	ldr	r3, [pc, #244]	@ (800289c <HAL_TIM_PeriodElapsedCallback+0x124>)
 80027a8:	2201      	movs	r2, #1
 80027aa:	701a      	strb	r2, [r3, #0]
				timer2Count = timer2Mul;
 80027ac:	4b3c      	ldr	r3, [pc, #240]	@ (80028a0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80027ae:	881a      	ldrh	r2, [r3, #0]
 80027b0:	4b39      	ldr	r3, [pc, #228]	@ (8002898 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80027b2:	801a      	strh	r2, [r3, #0]
			}
		}
		for (uint8_t i = 0; i < MAX_TASK; i++)
 80027b4:	2300      	movs	r3, #0
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	e064      	b.n	8002884 <HAL_TIM_PeriodElapsedCallback+0x10c>
		{
			if (task[i].active == 0)
 80027ba:	7bfa      	ldrb	r2, [r7, #15]
 80027bc:	4939      	ldr	r1, [pc, #228]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	440b      	add	r3, r1
 80027c8:	3304      	adds	r3, #4
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d055      	beq.n	800287c <HAL_TIM_PeriodElapsedCallback+0x104>
				continue;
			task[i].counter -= 1;
 80027d0:	7bfa      	ldrb	r2, [r7, #15]
 80027d2:	4934      	ldr	r1, [pc, #208]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80027d4:	4613      	mov	r3, r2
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4413      	add	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	3302      	adds	r3, #2
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	7bfa      	ldrb	r2, [r7, #15]
 80027e4:	3b01      	subs	r3, #1
 80027e6:	b298      	uxth	r0, r3
 80027e8:	492e      	ldr	r1, [pc, #184]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80027ea:	4613      	mov	r3, r2
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	4413      	add	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	440b      	add	r3, r1
 80027f4:	3302      	adds	r3, #2
 80027f6:	4602      	mov	r2, r0
 80027f8:	801a      	strh	r2, [r3, #0]
			if (task[i].counter <= 0 && task[i].period > 0)
 80027fa:	7bfa      	ldrb	r2, [r7, #15]
 80027fc:	4929      	ldr	r1, [pc, #164]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80027fe:	4613      	mov	r3, r2
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	3302      	adds	r3, #2
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d136      	bne.n	800287e <HAL_TIM_PeriodElapsedCallback+0x106>
 8002810:	7bfa      	ldrb	r2, [r7, #15]
 8002812:	4924      	ldr	r1, [pc, #144]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002814:	4613      	mov	r3, r2
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	4413      	add	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d02c      	beq.n	800287e <HAL_TIM_PeriodElapsedCallback+0x106>
			{
				task[i].counter = task[i].period;
 8002824:	7bf9      	ldrb	r1, [r7, #15]
 8002826:	7bfa      	ldrb	r2, [r7, #15]
 8002828:	481e      	ldr	r0, [pc, #120]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800282a:	460b      	mov	r3, r1
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	440b      	add	r3, r1
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4403      	add	r3, r0
 8002834:	8818      	ldrh	r0, [r3, #0]
 8002836:	491b      	ldr	r1, [pc, #108]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002838:	4613      	mov	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	3302      	adds	r3, #2
 8002844:	4602      	mov	r2, r0
 8002846:	801a      	strh	r2, [r3, #0]
				task[i].flag = 1;
 8002848:	7bfa      	ldrb	r2, [r7, #15]
 800284a:	4916      	ldr	r1, [pc, #88]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800284c:	4613      	mov	r3, r2
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	3305      	adds	r3, #5
 8002858:	2201      	movs	r2, #1
 800285a:	701a      	strb	r2, [r3, #0]
				globalFlag = globalFlag | task[i].flag;
 800285c:	7bfa      	ldrb	r2, [r7, #15]
 800285e:	4911      	ldr	r1, [pc, #68]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	3305      	adds	r3, #5
 800286c:	781a      	ldrb	r2, [r3, #0]
 800286e:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	4313      	orrs	r3, r2
 8002874:	b2da      	uxtb	r2, r3
 8002876:	4b0c      	ldr	r3, [pc, #48]	@ (80028a8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002878:	701a      	strb	r2, [r3, #0]
 800287a:	e000      	b.n	800287e <HAL_TIM_PeriodElapsedCallback+0x106>
				continue;
 800287c:	bf00      	nop
		for (uint8_t i = 0; i < MAX_TASK; i++)
 800287e:	7bfb      	ldrb	r3, [r7, #15]
 8002880:	3301      	adds	r3, #1
 8002882:	73fb      	strb	r3, [r7, #15]
 8002884:	7bfb      	ldrb	r3, [r7, #15]
 8002886:	2b09      	cmp	r3, #9
 8002888:	d997      	bls.n	80027ba <HAL_TIM_PeriodElapsedCallback+0x42>
		//			task0.flag=1;
		//			task0.counter=task0.period;
		//			globalFlag=task0.flag;
		//		}
	}
}
 800288a:	bf00      	nop
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	200000dc 	.word	0x200000dc
 800289c:	200000da 	.word	0x200000da
 80028a0:	200000de 	.word	0x200000de
 80028a4:	200000e0 	.word	0x200000e0
 80028a8:	20000158 	.word	0x20000158

080028ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80028b0:	4b17      	ldr	r3, [pc, #92]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028b2:	4a18      	ldr	r2, [pc, #96]	@ (8002914 <MX_SPI1_Init+0x68>)
 80028b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028b6:	4b16      	ldr	r3, [pc, #88]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028be:	4b14      	ldr	r3, [pc, #80]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028c4:	4b12      	ldr	r3, [pc, #72]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028ca:	4b11      	ldr	r3, [pc, #68]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028de:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028ea:	4b09      	ldr	r3, [pc, #36]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028f0:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028f6:	4b06      	ldr	r3, [pc, #24]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028f8:	220a      	movs	r2, #10
 80028fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028fc:	4804      	ldr	r0, [pc, #16]	@ (8002910 <MX_SPI1_Init+0x64>)
 80028fe:	f001 fa8d 	bl	8003e1c <HAL_SPI_Init>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002908:	f7ff fe5c 	bl	80025c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}
 8002910:	2000015c 	.word	0x2000015c
 8002914:	40013000 	.word	0x40013000

08002918 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	@ 0x28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002920:	f107 0314 	add.w	r3, r7, #20
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a19      	ldr	r2, [pc, #100]	@ (800299c <HAL_SPI_MspInit+0x84>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d12b      	bne.n	8002992 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	613b      	str	r3, [r7, #16]
 800293e:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <HAL_SPI_MspInit+0x88>)
 8002940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002942:	4a17      	ldr	r2, [pc, #92]	@ (80029a0 <HAL_SPI_MspInit+0x88>)
 8002944:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002948:	6453      	str	r3, [r2, #68]	@ 0x44
 800294a:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <HAL_SPI_MspInit+0x88>)
 800294c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002952:	613b      	str	r3, [r7, #16]
 8002954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <HAL_SPI_MspInit+0x88>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	4a10      	ldr	r2, [pc, #64]	@ (80029a0 <HAL_SPI_MspInit+0x88>)
 8002960:	f043 0302 	orr.w	r3, r3, #2
 8002964:	6313      	str	r3, [r2, #48]	@ 0x30
 8002966:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <HAL_SPI_MspInit+0x88>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002972:	2338      	movs	r3, #56	@ 0x38
 8002974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297e:	2303      	movs	r3, #3
 8002980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002982:	2305      	movs	r3, #5
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4619      	mov	r1, r3
 800298c:	4805      	ldr	r0, [pc, #20]	@ (80029a4 <HAL_SPI_MspInit+0x8c>)
 800298e:	f000 fbf7 	bl	8003180 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002992:	bf00      	nop
 8002994:	3728      	adds	r7, #40	@ 0x28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40013000 	.word	0x40013000
 80029a0:	40023800 	.word	0x40023800
 80029a4:	40020400 	.word	0x40020400

080029a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	4b10      	ldr	r3, [pc, #64]	@ (80029f4 <HAL_MspInit+0x4c>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	4a0f      	ldr	r2, [pc, #60]	@ (80029f4 <HAL_MspInit+0x4c>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029be:	4b0d      	ldr	r3, [pc, #52]	@ (80029f4 <HAL_MspInit+0x4c>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	4b09      	ldr	r3, [pc, #36]	@ (80029f4 <HAL_MspInit+0x4c>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	4a08      	ldr	r2, [pc, #32]	@ (80029f4 <HAL_MspInit+0x4c>)
 80029d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029da:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <HAL_MspInit+0x4c>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e2:	603b      	str	r3, [r7, #0]
 80029e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029e6:	bf00      	nop
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40023800 	.word	0x40023800

080029f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <NMI_Handler+0x4>

08002a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <HardFault_Handler+0x4>

08002a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <MemManage_Handler+0x4>

08002a10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <BusFault_Handler+0x4>

08002a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a1c:	bf00      	nop
 8002a1e:	e7fd      	b.n	8002a1c <UsageFault_Handler+0x4>

08002a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a32:	bf00      	nop
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a4e:	f000 f9af 	bl	8002db0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a52:	bf00      	nop
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a5c:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <TIM2_IRQHandler+0x10>)
 8002a5e:	f001 ff73 	bl	8004948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	200001b4 	.word	0x200001b4

08002a6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a70:	4802      	ldr	r0, [pc, #8]	@ (8002a7c <USART1_IRQHandler+0x10>)
 8002a72:	f002 fc19 	bl	80052a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000200 	.word	0x20000200

08002a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a84:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <SystemInit+0x20>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <SystemInit+0x20>)
 8002a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aaa:	f107 0308 	add.w	r3, r7, #8
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
 8002ab4:	609a      	str	r2, [r3, #8]
 8002ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab8:	463b      	mov	r3, r7
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002ac2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ac6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002aca:	f240 3247 	movw	r2, #839	@ 0x347
 8002ace:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ad0:	4b19      	ldr	r3, [pc, #100]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002ad6:	4b18      	ldr	r3, [pc, #96]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002ad8:	2263      	movs	r2, #99	@ 0x63
 8002ada:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002adc:	4b16      	ldr	r3, [pc, #88]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ae2:	4b15      	ldr	r3, [pc, #84]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ae8:	4813      	ldr	r0, [pc, #76]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002aea:	f001 fe6d 	bl	80047c8 <HAL_TIM_Base_Init>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002af4:	f7ff fd66 	bl	80025c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002afc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002afe:	f107 0308 	add.w	r3, r7, #8
 8002b02:	4619      	mov	r1, r3
 8002b04:	480c      	ldr	r0, [pc, #48]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002b06:	f002 f80f 	bl	8004b28 <HAL_TIM_ConfigClockSource>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002b10:	f7ff fd58 	bl	80025c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b14:	2300      	movs	r3, #0
 8002b16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b1c:	463b      	mov	r3, r7
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4805      	ldr	r0, [pc, #20]	@ (8002b38 <MX_TIM2_Init+0x94>)
 8002b22:	f002 fa31 	bl	8004f88 <HAL_TIMEx_MasterConfigSynchronization>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002b2c:	f7ff fd4a 	bl	80025c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b30:	bf00      	nop
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	200001b4 	.word	0x200001b4

08002b3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b4c:	d115      	bne.n	8002b7a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
 8002b52:	4b0c      	ldr	r3, [pc, #48]	@ (8002b84 <HAL_TIM_Base_MspInit+0x48>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	4a0b      	ldr	r2, [pc, #44]	@ (8002b84 <HAL_TIM_Base_MspInit+0x48>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b5e:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_TIM_Base_MspInit+0x48>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	201c      	movs	r0, #28
 8002b70:	f000 fa3d 	bl	8002fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b74:	201c      	movs	r0, #28
 8002b76:	f000 fa56 	bl	8003026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002b7a:	bf00      	nop
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800

08002b88 <HAL_UART_RxCpltCallback>:
    // %02lu pads the fractional part with a leading zero (e.g., 5 -> "05")
	int len = sprintf((char*)msg, "%lu.%02lu", num / 100, num % 100);
	HAL_UART_Transmit(&huart1, msg, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1) {
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a08      	ldr	r2, [pc, #32]	@ (8002bb8 <HAL_UART_RxCpltCallback+0x30>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d10a      	bne.n	8002bb0 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// This is a simple echo-back
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 8002b9a:	230a      	movs	r3, #10
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	4907      	ldr	r1, [pc, #28]	@ (8002bbc <HAL_UART_RxCpltCallback+0x34>)
 8002ba0:	4807      	ldr	r0, [pc, #28]	@ (8002bc0 <HAL_UART_RxCpltCallback+0x38>)
 8002ba2:	f002 fad1 	bl	8005148 <HAL_UART_Transmit>

		// Re-arm the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	4904      	ldr	r1, [pc, #16]	@ (8002bbc <HAL_UART_RxCpltCallback+0x34>)
 8002baa:	4805      	ldr	r0, [pc, #20]	@ (8002bc0 <HAL_UART_RxCpltCallback+0x38>)
 8002bac:	f002 fb57 	bl	800525e <HAL_UART_Receive_IT>
	}
}
 8002bb0:	bf00      	nop
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40011000 	.word	0x40011000
 8002bbc:	200001fc 	.word	0x200001fc
 8002bc0:	20000200 	.word	0x20000200

08002bc4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002bc8:	4b11      	ldr	r3, [pc, #68]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bca:	4a12      	ldr	r2, [pc, #72]	@ (8002c14 <MX_USART1_UART_Init+0x50>)
 8002bcc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002bce:	4b10      	ldr	r3, [pc, #64]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002be2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002be8:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bea:	220c      	movs	r2, #12
 8002bec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bee:	4b08      	ldr	r3, [pc, #32]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bf4:	4b06      	ldr	r3, [pc, #24]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002bfa:	4805      	ldr	r0, [pc, #20]	@ (8002c10 <MX_USART1_UART_Init+0x4c>)
 8002bfc:	f002 fa54 	bl	80050a8 <HAL_UART_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c06:	f7ff fcdd 	bl	80025c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000200 	.word	0x20000200
 8002c14:	40011000 	.word	0x40011000

08002c18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08a      	sub	sp, #40	@ 0x28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	f107 0314 	add.w	r3, r7, #20
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	60da      	str	r2, [r3, #12]
 8002c2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <HAL_UART_MspInit+0x94>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d134      	bne.n	8002ca4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
 8002c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb0 <HAL_UART_MspInit+0x98>)
 8002c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c42:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb0 <HAL_UART_MspInit+0x98>)
 8002c44:	f043 0310 	orr.w	r3, r3, #16
 8002c48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c4a:	4b19      	ldr	r3, [pc, #100]	@ (8002cb0 <HAL_UART_MspInit+0x98>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	f003 0310 	and.w	r3, r3, #16
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	4b15      	ldr	r3, [pc, #84]	@ (8002cb0 <HAL_UART_MspInit+0x98>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	4a14      	ldr	r2, [pc, #80]	@ (8002cb0 <HAL_UART_MspInit+0x98>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c66:	4b12      	ldr	r3, [pc, #72]	@ (8002cb0 <HAL_UART_MspInit+0x98>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c72:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c80:	2303      	movs	r3, #3
 8002c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c84:	2307      	movs	r3, #7
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c88:	f107 0314 	add.w	r3, r7, #20
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4809      	ldr	r0, [pc, #36]	@ (8002cb4 <HAL_UART_MspInit+0x9c>)
 8002c90:	f000 fa76 	bl	8003180 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c94:	2200      	movs	r2, #0
 8002c96:	2100      	movs	r1, #0
 8002c98:	2025      	movs	r0, #37	@ 0x25
 8002c9a:	f000 f9a8 	bl	8002fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c9e:	2025      	movs	r0, #37	@ 0x25
 8002ca0:	f000 f9c1 	bl	8003026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002ca4:	bf00      	nop
 8002ca6:	3728      	adds	r7, #40	@ 0x28
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40011000 	.word	0x40011000
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40020000 	.word	0x40020000

08002cb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cf0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002cbc:	f7ff fee0 	bl	8002a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cc0:	480c      	ldr	r0, [pc, #48]	@ (8002cf4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cc2:	490d      	ldr	r1, [pc, #52]	@ (8002cf8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cfc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cc8:	e002      	b.n	8002cd0 <LoopCopyDataInit>

08002cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cce:	3304      	adds	r3, #4

08002cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cd4:	d3f9      	bcc.n	8002cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002d04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cdc:	e001      	b.n	8002ce2 <LoopFillZerobss>

08002cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce0:	3204      	adds	r2, #4

08002ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ce4:	d3fb      	bcc.n	8002cde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ce6:	f003 fb23 	bl	8006330 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cea:	f7ff fbeb 	bl	80024c4 <main>
  bx  lr    
 8002cee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cf8:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8002cfc:	080093a8 	.word	0x080093a8
  ldr r2, =_sbss
 8002d00:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8002d04:	2000024c 	.word	0x2000024c

08002d08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d08:	e7fe      	b.n	8002d08 <ADC_IRQHandler>
	...

08002d0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d10:	4b0e      	ldr	r3, [pc, #56]	@ (8002d4c <HAL_Init+0x40>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a0d      	ldr	r2, [pc, #52]	@ (8002d4c <HAL_Init+0x40>)
 8002d16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d4c <HAL_Init+0x40>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0a      	ldr	r2, [pc, #40]	@ (8002d4c <HAL_Init+0x40>)
 8002d22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d28:	4b08      	ldr	r3, [pc, #32]	@ (8002d4c <HAL_Init+0x40>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a07      	ldr	r2, [pc, #28]	@ (8002d4c <HAL_Init+0x40>)
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d34:	2003      	movs	r0, #3
 8002d36:	f000 f94f 	bl	8002fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d3a:	200f      	movs	r0, #15
 8002d3c:	f000 f808 	bl	8002d50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d40:	f7ff fe32 	bl	80029a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40023c00 	.word	0x40023c00

08002d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d58:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <HAL_InitTick+0x54>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b12      	ldr	r3, [pc, #72]	@ (8002da8 <HAL_InitTick+0x58>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	4619      	mov	r1, r3
 8002d62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 f967 	bl	8003042 <HAL_SYSTICK_Config>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e00e      	b.n	8002d9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b0f      	cmp	r3, #15
 8002d82:	d80a      	bhi.n	8002d9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d84:	2200      	movs	r2, #0
 8002d86:	6879      	ldr	r1, [r7, #4]
 8002d88:	f04f 30ff 	mov.w	r0, #4294967295
 8002d8c:	f000 f92f 	bl	8002fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d90:	4a06      	ldr	r2, [pc, #24]	@ (8002dac <HAL_InitTick+0x5c>)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	e000      	b.n	8002d9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3708      	adds	r7, #8
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	20000020 	.word	0x20000020
 8002da8:	20000028 	.word	0x20000028
 8002dac:	20000024 	.word	0x20000024

08002db0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db4:	4b06      	ldr	r3, [pc, #24]	@ (8002dd0 <HAL_IncTick+0x20>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	461a      	mov	r2, r3
 8002dba:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <HAL_IncTick+0x24>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	4a04      	ldr	r2, [pc, #16]	@ (8002dd4 <HAL_IncTick+0x24>)
 8002dc2:	6013      	str	r3, [r2, #0]
}
 8002dc4:	bf00      	nop
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	20000028 	.word	0x20000028
 8002dd4:	20000248 	.word	0x20000248

08002dd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return uwTick;
 8002ddc:	4b03      	ldr	r3, [pc, #12]	@ (8002dec <HAL_GetTick+0x14>)
 8002dde:	681b      	ldr	r3, [r3, #0]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	20000248 	.word	0x20000248

08002df0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002df8:	f7ff ffee 	bl	8002dd8 <HAL_GetTick>
 8002dfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e08:	d005      	beq.n	8002e16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e34 <HAL_Delay+0x44>)
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4413      	add	r3, r2
 8002e14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e16:	bf00      	nop
 8002e18:	f7ff ffde 	bl	8002dd8 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d8f7      	bhi.n	8002e18 <HAL_Delay+0x28>
  {
  }
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000028 	.word	0x20000028

08002e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e48:	4b0c      	ldr	r3, [pc, #48]	@ (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e54:	4013      	ands	r3, r2
 8002e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e6a:	4a04      	ldr	r2, [pc, #16]	@ (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	60d3      	str	r3, [r2, #12]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e84:	4b04      	ldr	r3, [pc, #16]	@ (8002e98 <__NVIC_GetPriorityGrouping+0x18>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	0a1b      	lsrs	r3, r3, #8
 8002e8a:	f003 0307 	and.w	r3, r3, #7
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	db0b      	blt.n	8002ec6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	f003 021f 	and.w	r2, r3, #31
 8002eb4:	4907      	ldr	r1, [pc, #28]	@ (8002ed4 <__NVIC_EnableIRQ+0x38>)
 8002eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eba:	095b      	lsrs	r3, r3, #5
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	e000e100 	.word	0xe000e100

08002ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	6039      	str	r1, [r7, #0]
 8002ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	db0a      	blt.n	8002f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	490c      	ldr	r1, [pc, #48]	@ (8002f24 <__NVIC_SetPriority+0x4c>)
 8002ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef6:	0112      	lsls	r2, r2, #4
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	440b      	add	r3, r1
 8002efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f00:	e00a      	b.n	8002f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	4908      	ldr	r1, [pc, #32]	@ (8002f28 <__NVIC_SetPriority+0x50>)
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	3b04      	subs	r3, #4
 8002f10:	0112      	lsls	r2, r2, #4
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	440b      	add	r3, r1
 8002f16:	761a      	strb	r2, [r3, #24]
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000e100 	.word	0xe000e100
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	@ 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f1c3 0307 	rsb	r3, r3, #7
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	bf28      	it	cs
 8002f4a:	2304      	movcs	r3, #4
 8002f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	3304      	adds	r3, #4
 8002f52:	2b06      	cmp	r3, #6
 8002f54:	d902      	bls.n	8002f5c <NVIC_EncodePriority+0x30>
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	3b03      	subs	r3, #3
 8002f5a:	e000      	b.n	8002f5e <NVIC_EncodePriority+0x32>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f60:	f04f 32ff 	mov.w	r2, #4294967295
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43da      	mvns	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	401a      	ands	r2, r3
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f74:	f04f 31ff 	mov.w	r1, #4294967295
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7e:	43d9      	mvns	r1, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f84:	4313      	orrs	r3, r2
         );
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3724      	adds	r7, #36	@ 0x24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fa4:	d301      	bcc.n	8002faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e00f      	b.n	8002fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002faa:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd4 <SysTick_Config+0x40>)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fb2:	210f      	movs	r1, #15
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	f7ff ff8e 	bl	8002ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fbc:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <SysTick_Config+0x40>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc2:	4b04      	ldr	r3, [pc, #16]	@ (8002fd4 <SysTick_Config+0x40>)
 8002fc4:	2207      	movs	r2, #7
 8002fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	e000e010 	.word	0xe000e010

08002fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f7ff ff29 	bl	8002e38 <__NVIC_SetPriorityGrouping>
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b086      	sub	sp, #24
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	60b9      	str	r1, [r7, #8]
 8002ff8:	607a      	str	r2, [r7, #4]
 8002ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003000:	f7ff ff3e 	bl	8002e80 <__NVIC_GetPriorityGrouping>
 8003004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68b9      	ldr	r1, [r7, #8]
 800300a:	6978      	ldr	r0, [r7, #20]
 800300c:	f7ff ff8e 	bl	8002f2c <NVIC_EncodePriority>
 8003010:	4602      	mov	r2, r0
 8003012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003016:	4611      	mov	r1, r2
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ff5d 	bl	8002ed8 <__NVIC_SetPriority>
}
 800301e:	bf00      	nop
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	4603      	mov	r3, r0
 800302e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff ff31 	bl	8002e9c <__NVIC_EnableIRQ>
}
 800303a:	bf00      	nop
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b082      	sub	sp, #8
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7ff ffa2 	bl	8002f94 <SysTick_Config>
 8003050:	4603      	mov	r3, r0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003066:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003068:	f7ff feb6 	bl	8002dd8 <HAL_GetTick>
 800306c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d008      	beq.n	800308c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2280      	movs	r2, #128	@ 0x80
 800307e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e052      	b.n	8003132 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0216 	bic.w	r2, r2, #22
 800309a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695a      	ldr	r2, [r3, #20]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030aa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d103      	bne.n	80030bc <HAL_DMA_Abort+0x62>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d007      	beq.n	80030cc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0208 	bic.w	r2, r2, #8
 80030ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0201 	bic.w	r2, r2, #1
 80030da:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030dc:	e013      	b.n	8003106 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030de:	f7ff fe7b 	bl	8002dd8 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b05      	cmp	r3, #5
 80030ea:	d90c      	bls.n	8003106 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2220      	movs	r2, #32
 80030f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2203      	movs	r2, #3
 80030f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e015      	b.n	8003132 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0301 	and.w	r3, r3, #1
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1e4      	bne.n	80030de <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003118:	223f      	movs	r2, #63	@ 0x3f
 800311a:	409a      	lsls	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d004      	beq.n	8003158 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2280      	movs	r2, #128	@ 0x80
 8003152:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e00c      	b.n	8003172 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2205      	movs	r2, #5
 800315c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0201 	bic.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
	...

08003180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003180:	b480      	push	{r7}
 8003182:	b089      	sub	sp, #36	@ 0x24
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800318e:	2300      	movs	r3, #0
 8003190:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003192:	2300      	movs	r3, #0
 8003194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
 800319a:	e16b      	b.n	8003474 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800319c:	2201      	movs	r2, #1
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	4013      	ands	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	f040 815a 	bne.w	800346e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f003 0303 	and.w	r3, r3, #3
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d005      	beq.n	80031d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d130      	bne.n	8003234 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	2203      	movs	r2, #3
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43db      	mvns	r3, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4013      	ands	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003208:	2201      	movs	r2, #1
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	4013      	ands	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	091b      	lsrs	r3, r3, #4
 800321e:	f003 0201 	and.w	r2, r3, #1
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4313      	orrs	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	2b03      	cmp	r3, #3
 800323e:	d017      	beq.n	8003270 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	2203      	movs	r2, #3
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4313      	orrs	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	2b02      	cmp	r3, #2
 800327a:	d123      	bne.n	80032c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	08da      	lsrs	r2, r3, #3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3208      	adds	r2, #8
 8003284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003288:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	220f      	movs	r2, #15
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	08da      	lsrs	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3208      	adds	r2, #8
 80032be:	69b9      	ldr	r1, [r7, #24]
 80032c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	2203      	movs	r2, #3
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f003 0203 	and.w	r2, r3, #3
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 80b4 	beq.w	800346e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	4b60      	ldr	r3, [pc, #384]	@ (800348c <HAL_GPIO_Init+0x30c>)
 800330c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800330e:	4a5f      	ldr	r2, [pc, #380]	@ (800348c <HAL_GPIO_Init+0x30c>)
 8003310:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003314:	6453      	str	r3, [r2, #68]	@ 0x44
 8003316:	4b5d      	ldr	r3, [pc, #372]	@ (800348c <HAL_GPIO_Init+0x30c>)
 8003318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003322:	4a5b      	ldr	r2, [pc, #364]	@ (8003490 <HAL_GPIO_Init+0x310>)
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	089b      	lsrs	r3, r3, #2
 8003328:	3302      	adds	r3, #2
 800332a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	220f      	movs	r2, #15
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4013      	ands	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a52      	ldr	r2, [pc, #328]	@ (8003494 <HAL_GPIO_Init+0x314>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d02b      	beq.n	80033a6 <HAL_GPIO_Init+0x226>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a51      	ldr	r2, [pc, #324]	@ (8003498 <HAL_GPIO_Init+0x318>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d025      	beq.n	80033a2 <HAL_GPIO_Init+0x222>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a50      	ldr	r2, [pc, #320]	@ (800349c <HAL_GPIO_Init+0x31c>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d01f      	beq.n	800339e <HAL_GPIO_Init+0x21e>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a4f      	ldr	r2, [pc, #316]	@ (80034a0 <HAL_GPIO_Init+0x320>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d019      	beq.n	800339a <HAL_GPIO_Init+0x21a>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a4e      	ldr	r2, [pc, #312]	@ (80034a4 <HAL_GPIO_Init+0x324>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d013      	beq.n	8003396 <HAL_GPIO_Init+0x216>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a4d      	ldr	r2, [pc, #308]	@ (80034a8 <HAL_GPIO_Init+0x328>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d00d      	beq.n	8003392 <HAL_GPIO_Init+0x212>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a4c      	ldr	r2, [pc, #304]	@ (80034ac <HAL_GPIO_Init+0x32c>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d007      	beq.n	800338e <HAL_GPIO_Init+0x20e>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a4b      	ldr	r2, [pc, #300]	@ (80034b0 <HAL_GPIO_Init+0x330>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d101      	bne.n	800338a <HAL_GPIO_Init+0x20a>
 8003386:	2307      	movs	r3, #7
 8003388:	e00e      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 800338a:	2308      	movs	r3, #8
 800338c:	e00c      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 800338e:	2306      	movs	r3, #6
 8003390:	e00a      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 8003392:	2305      	movs	r3, #5
 8003394:	e008      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 8003396:	2304      	movs	r3, #4
 8003398:	e006      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 800339a:	2303      	movs	r3, #3
 800339c:	e004      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 800339e:	2302      	movs	r3, #2
 80033a0:	e002      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 80033a2:	2301      	movs	r3, #1
 80033a4:	e000      	b.n	80033a8 <HAL_GPIO_Init+0x228>
 80033a6:	2300      	movs	r3, #0
 80033a8:	69fa      	ldr	r2, [r7, #28]
 80033aa:	f002 0203 	and.w	r2, r2, #3
 80033ae:	0092      	lsls	r2, r2, #2
 80033b0:	4093      	lsls	r3, r2
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033b8:	4935      	ldr	r1, [pc, #212]	@ (8003490 <HAL_GPIO_Init+0x310>)
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	089b      	lsrs	r3, r3, #2
 80033be:	3302      	adds	r3, #2
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033c6:	4b3b      	ldr	r3, [pc, #236]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	43db      	mvns	r3, r3
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	4013      	ands	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d003      	beq.n	80033ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033ea:	4a32      	ldr	r2, [pc, #200]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033f0:	4b30      	ldr	r3, [pc, #192]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	43db      	mvns	r3, r3
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4013      	ands	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d003      	beq.n	8003414 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	4313      	orrs	r3, r2
 8003412:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003414:	4a27      	ldr	r2, [pc, #156]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800341a:	4b26      	ldr	r3, [pc, #152]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	43db      	mvns	r3, r3
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	4013      	ands	r3, r2
 8003428:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800343e:	4a1d      	ldr	r2, [pc, #116]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003444:	4b1b      	ldr	r3, [pc, #108]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	43db      	mvns	r3, r3
 800344e:	69ba      	ldr	r2, [r7, #24]
 8003450:	4013      	ands	r3, r2
 8003452:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d003      	beq.n	8003468 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003468:	4a12      	ldr	r2, [pc, #72]	@ (80034b4 <HAL_GPIO_Init+0x334>)
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	3301      	adds	r3, #1
 8003472:	61fb      	str	r3, [r7, #28]
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	2b0f      	cmp	r3, #15
 8003478:	f67f ae90 	bls.w	800319c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800347c:	bf00      	nop
 800347e:	bf00      	nop
 8003480:	3724      	adds	r7, #36	@ 0x24
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	40023800 	.word	0x40023800
 8003490:	40013800 	.word	0x40013800
 8003494:	40020000 	.word	0x40020000
 8003498:	40020400 	.word	0x40020400
 800349c:	40020800 	.word	0x40020800
 80034a0:	40020c00 	.word	0x40020c00
 80034a4:	40021000 	.word	0x40021000
 80034a8:	40021400 	.word	0x40021400
 80034ac:	40021800 	.word	0x40021800
 80034b0:	40021c00 	.word	0x40021c00
 80034b4:	40013c00 	.word	0x40013c00

080034b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
 80034c4:	4613      	mov	r3, r2
 80034c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034c8:	787b      	ldrb	r3, [r7, #1]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ce:	887a      	ldrh	r2, [r7, #2]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034d4:	e003      	b.n	80034de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034d6:	887b      	ldrh	r3, [r7, #2]
 80034d8:	041a      	lsls	r2, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	619a      	str	r2, [r3, #24]
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e267      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d075      	beq.n	80035f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800350a:	4b88      	ldr	r3, [pc, #544]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b04      	cmp	r3, #4
 8003514:	d00c      	beq.n	8003530 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003516:	4b85      	ldr	r3, [pc, #532]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800351e:	2b08      	cmp	r3, #8
 8003520:	d112      	bne.n	8003548 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003522:	4b82      	ldr	r3, [pc, #520]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800352a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800352e:	d10b      	bne.n	8003548 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003530:	4b7e      	ldr	r3, [pc, #504]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d05b      	beq.n	80035f4 <HAL_RCC_OscConfig+0x108>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d157      	bne.n	80035f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e242      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003550:	d106      	bne.n	8003560 <HAL_RCC_OscConfig+0x74>
 8003552:	4b76      	ldr	r3, [pc, #472]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a75      	ldr	r2, [pc, #468]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003558:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	e01d      	b.n	800359c <HAL_RCC_OscConfig+0xb0>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003568:	d10c      	bne.n	8003584 <HAL_RCC_OscConfig+0x98>
 800356a:	4b70      	ldr	r3, [pc, #448]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a6f      	ldr	r2, [pc, #444]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003570:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	4b6d      	ldr	r3, [pc, #436]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a6c      	ldr	r2, [pc, #432]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800357c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	e00b      	b.n	800359c <HAL_RCC_OscConfig+0xb0>
 8003584:	4b69      	ldr	r3, [pc, #420]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a68      	ldr	r2, [pc, #416]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800358a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	4b66      	ldr	r3, [pc, #408]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a65      	ldr	r2, [pc, #404]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003596:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800359a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d013      	beq.n	80035cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a4:	f7ff fc18 	bl	8002dd8 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035ac:	f7ff fc14 	bl	8002dd8 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b64      	cmp	r3, #100	@ 0x64
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e207      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035be:	4b5b      	ldr	r3, [pc, #364]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0xc0>
 80035ca:	e014      	b.n	80035f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035cc:	f7ff fc04 	bl	8002dd8 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d4:	f7ff fc00 	bl	8002dd8 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b64      	cmp	r3, #100	@ 0x64
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e1f3      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e6:	4b51      	ldr	r3, [pc, #324]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0xe8>
 80035f2:	e000      	b.n	80035f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d063      	beq.n	80036ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003602:	4b4a      	ldr	r3, [pc, #296]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 030c 	and.w	r3, r3, #12
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00b      	beq.n	8003626 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800360e:	4b47      	ldr	r3, [pc, #284]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003616:	2b08      	cmp	r3, #8
 8003618:	d11c      	bne.n	8003654 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800361a:	4b44      	ldr	r3, [pc, #272]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d116      	bne.n	8003654 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003626:	4b41      	ldr	r3, [pc, #260]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d005      	beq.n	800363e <HAL_RCC_OscConfig+0x152>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d001      	beq.n	800363e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e1c7      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800363e:	4b3b      	ldr	r3, [pc, #236]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	4937      	ldr	r1, [pc, #220]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800364e:	4313      	orrs	r3, r2
 8003650:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003652:	e03a      	b.n	80036ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d020      	beq.n	800369e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800365c:	4b34      	ldr	r3, [pc, #208]	@ (8003730 <HAL_RCC_OscConfig+0x244>)
 800365e:	2201      	movs	r2, #1
 8003660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003662:	f7ff fbb9 	bl	8002dd8 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800366a:	f7ff fbb5 	bl	8002dd8 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e1a8      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800367c:	4b2b      	ldr	r3, [pc, #172]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0f0      	beq.n	800366a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003688:	4b28      	ldr	r3, [pc, #160]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	4925      	ldr	r1, [pc, #148]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003698:	4313      	orrs	r3, r2
 800369a:	600b      	str	r3, [r1, #0]
 800369c:	e015      	b.n	80036ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800369e:	4b24      	ldr	r3, [pc, #144]	@ (8003730 <HAL_RCC_OscConfig+0x244>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7ff fb98 	bl	8002dd8 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ac:	f7ff fb94 	bl	8002dd8 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e187      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036be:	4b1b      	ldr	r3, [pc, #108]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0308 	and.w	r3, r3, #8
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d036      	beq.n	8003744 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d016      	beq.n	800370c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036de:	4b15      	ldr	r3, [pc, #84]	@ (8003734 <HAL_RCC_OscConfig+0x248>)
 80036e0:	2201      	movs	r2, #1
 80036e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e4:	f7ff fb78 	bl	8002dd8 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ec:	f7ff fb74 	bl	8002dd8 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e167      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036fe:	4b0b      	ldr	r3, [pc, #44]	@ (800372c <HAL_RCC_OscConfig+0x240>)
 8003700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0x200>
 800370a:	e01b      	b.n	8003744 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800370c:	4b09      	ldr	r3, [pc, #36]	@ (8003734 <HAL_RCC_OscConfig+0x248>)
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003712:	f7ff fb61 	bl	8002dd8 <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003718:	e00e      	b.n	8003738 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800371a:	f7ff fb5d 	bl	8002dd8 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d907      	bls.n	8003738 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e150      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
 800372c:	40023800 	.word	0x40023800
 8003730:	42470000 	.word	0x42470000
 8003734:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003738:	4b88      	ldr	r3, [pc, #544]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 800373a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1ea      	bne.n	800371a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8097 	beq.w	8003880 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003752:	2300      	movs	r3, #0
 8003754:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003756:	4b81      	ldr	r3, [pc, #516]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10f      	bne.n	8003782 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	4b7d      	ldr	r3, [pc, #500]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	4a7c      	ldr	r2, [pc, #496]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 800376c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003770:	6413      	str	r3, [r2, #64]	@ 0x40
 8003772:	4b7a      	ldr	r3, [pc, #488]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377a:	60bb      	str	r3, [r7, #8]
 800377c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800377e:	2301      	movs	r3, #1
 8003780:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003782:	4b77      	ldr	r3, [pc, #476]	@ (8003960 <HAL_RCC_OscConfig+0x474>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378a:	2b00      	cmp	r3, #0
 800378c:	d118      	bne.n	80037c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800378e:	4b74      	ldr	r3, [pc, #464]	@ (8003960 <HAL_RCC_OscConfig+0x474>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a73      	ldr	r2, [pc, #460]	@ (8003960 <HAL_RCC_OscConfig+0x474>)
 8003794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800379a:	f7ff fb1d 	bl	8002dd8 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a2:	f7ff fb19 	bl	8002dd8 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e10c      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003960 <HAL_RCC_OscConfig+0x474>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0f0      	beq.n	80037a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d106      	bne.n	80037d6 <HAL_RCC_OscConfig+0x2ea>
 80037c8:	4b64      	ldr	r3, [pc, #400]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037cc:	4a63      	ldr	r2, [pc, #396]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d4:	e01c      	b.n	8003810 <HAL_RCC_OscConfig+0x324>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2b05      	cmp	r3, #5
 80037dc:	d10c      	bne.n	80037f8 <HAL_RCC_OscConfig+0x30c>
 80037de:	4b5f      	ldr	r3, [pc, #380]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e2:	4a5e      	ldr	r2, [pc, #376]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037e4:	f043 0304 	orr.w	r3, r3, #4
 80037e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ea:	4b5c      	ldr	r3, [pc, #368]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ee:	4a5b      	ldr	r2, [pc, #364]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80037f6:	e00b      	b.n	8003810 <HAL_RCC_OscConfig+0x324>
 80037f8:	4b58      	ldr	r3, [pc, #352]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037fc:	4a57      	ldr	r2, [pc, #348]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80037fe:	f023 0301 	bic.w	r3, r3, #1
 8003802:	6713      	str	r3, [r2, #112]	@ 0x70
 8003804:	4b55      	ldr	r3, [pc, #340]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003808:	4a54      	ldr	r2, [pc, #336]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 800380a:	f023 0304 	bic.w	r3, r3, #4
 800380e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d015      	beq.n	8003844 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003818:	f7ff fade 	bl	8002dd8 <HAL_GetTick>
 800381c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381e:	e00a      	b.n	8003836 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003820:	f7ff fada 	bl	8002dd8 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382e:	4293      	cmp	r3, r2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e0cb      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003836:	4b49      	ldr	r3, [pc, #292]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0ee      	beq.n	8003820 <HAL_RCC_OscConfig+0x334>
 8003842:	e014      	b.n	800386e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003844:	f7ff fac8 	bl	8002dd8 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800384a:	e00a      	b.n	8003862 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384c:	f7ff fac4 	bl	8002dd8 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385a:	4293      	cmp	r3, r2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e0b5      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003862:	4b3e      	ldr	r3, [pc, #248]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1ee      	bne.n	800384c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800386e:	7dfb      	ldrb	r3, [r7, #23]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d105      	bne.n	8003880 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003874:	4b39      	ldr	r3, [pc, #228]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	4a38      	ldr	r2, [pc, #224]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 800387a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800387e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 80a1 	beq.w	80039cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800388a:	4b34      	ldr	r3, [pc, #208]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f003 030c 	and.w	r3, r3, #12
 8003892:	2b08      	cmp	r3, #8
 8003894:	d05c      	beq.n	8003950 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d141      	bne.n	8003922 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800389e:	4b31      	ldr	r3, [pc, #196]	@ (8003964 <HAL_RCC_OscConfig+0x478>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a4:	f7ff fa98 	bl	8002dd8 <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ac:	f7ff fa94 	bl	8002dd8 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e087      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038be:	4b27      	ldr	r3, [pc, #156]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f0      	bne.n	80038ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	69da      	ldr	r2, [r3, #28]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	431a      	orrs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d8:	019b      	lsls	r3, r3, #6
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e0:	085b      	lsrs	r3, r3, #1
 80038e2:	3b01      	subs	r3, #1
 80038e4:	041b      	lsls	r3, r3, #16
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ec:	061b      	lsls	r3, r3, #24
 80038ee:	491b      	ldr	r1, [pc, #108]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003964 <HAL_RCC_OscConfig+0x478>)
 80038f6:	2201      	movs	r2, #1
 80038f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fa:	f7ff fa6d 	bl	8002dd8 <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003902:	f7ff fa69 	bl	8002dd8 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e05c      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003914:	4b11      	ldr	r3, [pc, #68]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0f0      	beq.n	8003902 <HAL_RCC_OscConfig+0x416>
 8003920:	e054      	b.n	80039cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003922:	4b10      	ldr	r3, [pc, #64]	@ (8003964 <HAL_RCC_OscConfig+0x478>)
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003928:	f7ff fa56 	bl	8002dd8 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003930:	f7ff fa52 	bl	8002dd8 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e045      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003942:	4b06      	ldr	r3, [pc, #24]	@ (800395c <HAL_RCC_OscConfig+0x470>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f0      	bne.n	8003930 <HAL_RCC_OscConfig+0x444>
 800394e:	e03d      	b.n	80039cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d107      	bne.n	8003968 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e038      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
 800395c:	40023800 	.word	0x40023800
 8003960:	40007000 	.word	0x40007000
 8003964:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003968:	4b1b      	ldr	r3, [pc, #108]	@ (80039d8 <HAL_RCC_OscConfig+0x4ec>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d028      	beq.n	80039c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003980:	429a      	cmp	r2, r3
 8003982:	d121      	bne.n	80039c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398e:	429a      	cmp	r2, r3
 8003990:	d11a      	bne.n	80039c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003998:	4013      	ands	r3, r2
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800399e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d111      	bne.n	80039c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ae:	085b      	lsrs	r3, r3, #1
 80039b0:	3b01      	subs	r3, #1
 80039b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d107      	bne.n	80039c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d001      	beq.n	80039cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e000      	b.n	80039ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40023800 	.word	0x40023800

080039dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e0cc      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039f0:	4b68      	ldr	r3, [pc, #416]	@ (8003b94 <HAL_RCC_ClockConfig+0x1b8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0307 	and.w	r3, r3, #7
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d90c      	bls.n	8003a18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fe:	4b65      	ldr	r3, [pc, #404]	@ (8003b94 <HAL_RCC_ClockConfig+0x1b8>)
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	b2d2      	uxtb	r2, r2
 8003a04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a06:	4b63      	ldr	r3, [pc, #396]	@ (8003b94 <HAL_RCC_ClockConfig+0x1b8>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d001      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e0b8      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d020      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d005      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a30:	4b59      	ldr	r3, [pc, #356]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	4a58      	ldr	r2, [pc, #352]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0308 	and.w	r3, r3, #8
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a48:	4b53      	ldr	r3, [pc, #332]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	4a52      	ldr	r2, [pc, #328]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a54:	4b50      	ldr	r3, [pc, #320]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	494d      	ldr	r1, [pc, #308]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d044      	beq.n	8003afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d107      	bne.n	8003a8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7a:	4b47      	ldr	r3, [pc, #284]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d119      	bne.n	8003aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e07f      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d003      	beq.n	8003a9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d107      	bne.n	8003aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d109      	bne.n	8003aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e06f      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aaa:	4b3b      	ldr	r3, [pc, #236]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e067      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aba:	4b37      	ldr	r3, [pc, #220]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f023 0203 	bic.w	r2, r3, #3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	4934      	ldr	r1, [pc, #208]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003acc:	f7ff f984 	bl	8002dd8 <HAL_GetTick>
 8003ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	e00a      	b.n	8003aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad4:	f7ff f980 	bl	8002dd8 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e04f      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aea:	4b2b      	ldr	r3, [pc, #172]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 020c 	and.w	r2, r3, #12
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d1eb      	bne.n	8003ad4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003afc:	4b25      	ldr	r3, [pc, #148]	@ (8003b94 <HAL_RCC_ClockConfig+0x1b8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d20c      	bcs.n	8003b24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b0a:	4b22      	ldr	r3, [pc, #136]	@ (8003b94 <HAL_RCC_ClockConfig+0x1b8>)
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	b2d2      	uxtb	r2, r2
 8003b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b12:	4b20      	ldr	r3, [pc, #128]	@ (8003b94 <HAL_RCC_ClockConfig+0x1b8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0307 	and.w	r3, r3, #7
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d001      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e032      	b.n	8003b8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0304 	and.w	r3, r3, #4
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d008      	beq.n	8003b42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b30:	4b19      	ldr	r3, [pc, #100]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	4916      	ldr	r1, [pc, #88]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0308 	and.w	r3, r3, #8
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d009      	beq.n	8003b62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b4e:	4b12      	ldr	r3, [pc, #72]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	00db      	lsls	r3, r3, #3
 8003b5c:	490e      	ldr	r1, [pc, #56]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b62:	f000 f821 	bl	8003ba8 <HAL_RCC_GetSysClockFreq>
 8003b66:	4602      	mov	r2, r0
 8003b68:	4b0b      	ldr	r3, [pc, #44]	@ (8003b98 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	091b      	lsrs	r3, r3, #4
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	490a      	ldr	r1, [pc, #40]	@ (8003b9c <HAL_RCC_ClockConfig+0x1c0>)
 8003b74:	5ccb      	ldrb	r3, [r1, r3]
 8003b76:	fa22 f303 	lsr.w	r3, r2, r3
 8003b7a:	4a09      	ldr	r2, [pc, #36]	@ (8003ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ba4 <HAL_RCC_ClockConfig+0x1c8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff f8e4 	bl	8002d50 <HAL_InitTick>

  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40023c00 	.word	0x40023c00
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	08009380 	.word	0x08009380
 8003ba0:	20000020 	.word	0x20000020
 8003ba4:	20000024 	.word	0x20000024

08003ba8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bac:	b094      	sub	sp, #80	@ 0x50
 8003bae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bc0:	4b79      	ldr	r3, [pc, #484]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f003 030c 	and.w	r3, r3, #12
 8003bc8:	2b08      	cmp	r3, #8
 8003bca:	d00d      	beq.n	8003be8 <HAL_RCC_GetSysClockFreq+0x40>
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	f200 80e1 	bhi.w	8003d94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <HAL_RCC_GetSysClockFreq+0x34>
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d003      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003bda:	e0db      	b.n	8003d94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bdc:	4b73      	ldr	r3, [pc, #460]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x204>)
 8003bde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003be0:	e0db      	b.n	8003d9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003be2:	4b73      	ldr	r3, [pc, #460]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003be4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003be6:	e0d8      	b.n	8003d9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003be8:	4b6f      	ldr	r3, [pc, #444]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bf0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bf2:	4b6d      	ldr	r3, [pc, #436]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d063      	beq.n	8003cc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bfe:	4b6a      	ldr	r3, [pc, #424]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	099b      	lsrs	r3, r3, #6
 8003c04:	2200      	movs	r2, #0
 8003c06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c10:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c12:	2300      	movs	r3, #0
 8003c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c1a:	4622      	mov	r2, r4
 8003c1c:	462b      	mov	r3, r5
 8003c1e:	f04f 0000 	mov.w	r0, #0
 8003c22:	f04f 0100 	mov.w	r1, #0
 8003c26:	0159      	lsls	r1, r3, #5
 8003c28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c2c:	0150      	lsls	r0, r2, #5
 8003c2e:	4602      	mov	r2, r0
 8003c30:	460b      	mov	r3, r1
 8003c32:	4621      	mov	r1, r4
 8003c34:	1a51      	subs	r1, r2, r1
 8003c36:	6139      	str	r1, [r7, #16]
 8003c38:	4629      	mov	r1, r5
 8003c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	f04f 0200 	mov.w	r2, #0
 8003c44:	f04f 0300 	mov.w	r3, #0
 8003c48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c4c:	4659      	mov	r1, fp
 8003c4e:	018b      	lsls	r3, r1, #6
 8003c50:	4651      	mov	r1, sl
 8003c52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c56:	4651      	mov	r1, sl
 8003c58:	018a      	lsls	r2, r1, #6
 8003c5a:	4651      	mov	r1, sl
 8003c5c:	ebb2 0801 	subs.w	r8, r2, r1
 8003c60:	4659      	mov	r1, fp
 8003c62:	eb63 0901 	sbc.w	r9, r3, r1
 8003c66:	f04f 0200 	mov.w	r2, #0
 8003c6a:	f04f 0300 	mov.w	r3, #0
 8003c6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c7a:	4690      	mov	r8, r2
 8003c7c:	4699      	mov	r9, r3
 8003c7e:	4623      	mov	r3, r4
 8003c80:	eb18 0303 	adds.w	r3, r8, r3
 8003c84:	60bb      	str	r3, [r7, #8]
 8003c86:	462b      	mov	r3, r5
 8003c88:	eb49 0303 	adc.w	r3, r9, r3
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	f04f 0200 	mov.w	r2, #0
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	024b      	lsls	r3, r1, #9
 8003c9e:	4621      	mov	r1, r4
 8003ca0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ca4:	4621      	mov	r1, r4
 8003ca6:	024a      	lsls	r2, r1, #9
 8003ca8:	4610      	mov	r0, r2
 8003caa:	4619      	mov	r1, r3
 8003cac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cae:	2200      	movs	r2, #0
 8003cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cb8:	f7fc fd94 	bl	80007e4 <__aeabi_uldivmod>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cc4:	e058      	b.n	8003d78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc6:	4b38      	ldr	r3, [pc, #224]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	099b      	lsrs	r3, r3, #6
 8003ccc:	2200      	movs	r2, #0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cd6:	623b      	str	r3, [r7, #32]
 8003cd8:	2300      	movs	r3, #0
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ce0:	4642      	mov	r2, r8
 8003ce2:	464b      	mov	r3, r9
 8003ce4:	f04f 0000 	mov.w	r0, #0
 8003ce8:	f04f 0100 	mov.w	r1, #0
 8003cec:	0159      	lsls	r1, r3, #5
 8003cee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cf2:	0150      	lsls	r0, r2, #5
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4641      	mov	r1, r8
 8003cfa:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cfe:	4649      	mov	r1, r9
 8003d00:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d04:	f04f 0200 	mov.w	r2, #0
 8003d08:	f04f 0300 	mov.w	r3, #0
 8003d0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d18:	ebb2 040a 	subs.w	r4, r2, sl
 8003d1c:	eb63 050b 	sbc.w	r5, r3, fp
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	f04f 0300 	mov.w	r3, #0
 8003d28:	00eb      	lsls	r3, r5, #3
 8003d2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d2e:	00e2      	lsls	r2, r4, #3
 8003d30:	4614      	mov	r4, r2
 8003d32:	461d      	mov	r5, r3
 8003d34:	4643      	mov	r3, r8
 8003d36:	18e3      	adds	r3, r4, r3
 8003d38:	603b      	str	r3, [r7, #0]
 8003d3a:	464b      	mov	r3, r9
 8003d3c:	eb45 0303 	adc.w	r3, r5, r3
 8003d40:	607b      	str	r3, [r7, #4]
 8003d42:	f04f 0200 	mov.w	r2, #0
 8003d46:	f04f 0300 	mov.w	r3, #0
 8003d4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d4e:	4629      	mov	r1, r5
 8003d50:	028b      	lsls	r3, r1, #10
 8003d52:	4621      	mov	r1, r4
 8003d54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d58:	4621      	mov	r1, r4
 8003d5a:	028a      	lsls	r2, r1, #10
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	4619      	mov	r1, r3
 8003d60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d62:	2200      	movs	r2, #0
 8003d64:	61bb      	str	r3, [r7, #24]
 8003d66:	61fa      	str	r2, [r7, #28]
 8003d68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d6c:	f7fc fd3a 	bl	80007e4 <__aeabi_uldivmod>
 8003d70:	4602      	mov	r2, r0
 8003d72:	460b      	mov	r3, r1
 8003d74:	4613      	mov	r3, r2
 8003d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d78:	4b0b      	ldr	r3, [pc, #44]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	0c1b      	lsrs	r3, r3, #16
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	3301      	adds	r3, #1
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d92:	e002      	b.n	8003d9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d94:	4b05      	ldr	r3, [pc, #20]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x204>)
 8003d96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3750      	adds	r7, #80	@ 0x50
 8003da0:	46bd      	mov	sp, r7
 8003da2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003da6:	bf00      	nop
 8003da8:	40023800 	.word	0x40023800
 8003dac:	00f42400 	.word	0x00f42400
 8003db0:	007a1200 	.word	0x007a1200

08003db4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db8:	4b03      	ldr	r3, [pc, #12]	@ (8003dc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003dba:	681b      	ldr	r3, [r3, #0]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	20000020 	.word	0x20000020

08003dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dd0:	f7ff fff0 	bl	8003db4 <HAL_RCC_GetHCLKFreq>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	4b05      	ldr	r3, [pc, #20]	@ (8003dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	0a9b      	lsrs	r3, r3, #10
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	4903      	ldr	r1, [pc, #12]	@ (8003df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003de2:	5ccb      	ldrb	r3, [r1, r3]
 8003de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40023800 	.word	0x40023800
 8003df0:	08009390 	.word	0x08009390

08003df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003df8:	f7ff ffdc 	bl	8003db4 <HAL_RCC_GetHCLKFreq>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	4b05      	ldr	r3, [pc, #20]	@ (8003e14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	0b5b      	lsrs	r3, r3, #13
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	4903      	ldr	r1, [pc, #12]	@ (8003e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e0a:	5ccb      	ldrb	r3, [r1, r3]
 8003e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40023800 	.word	0x40023800
 8003e18:	08009390 	.word	0x08009390

08003e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e07b      	b.n	8003f26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d108      	bne.n	8003e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e3e:	d009      	beq.n	8003e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	61da      	str	r2, [r3, #28]
 8003e46:	e005      	b.n	8003e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d106      	bne.n	8003e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7fe fd52 	bl	8002918 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ec4:	431a      	orrs	r2, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed8:	ea42 0103 	orr.w	r1, r2, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	0c1b      	lsrs	r3, r3, #16
 8003ef2:	f003 0104 	and.w	r1, r3, #4
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efa:	f003 0210 	and.w	r2, r3, #16
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	69da      	ldr	r2, [r3, #28]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b088      	sub	sp, #32
 8003f32:	af02      	add	r7, sp, #8
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d001      	beq.n	8003f4e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	e104      	b.n	8004158 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_SPI_Receive+0x2c>
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e0fc      	b.n	8004158 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f66:	d112      	bne.n	8003f8e <HAL_SPI_Receive+0x60>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10e      	bne.n	8003f8e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2204      	movs	r2, #4
 8003f74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003f78:	88fa      	ldrh	r2, [r7, #6]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	68b9      	ldr	r1, [r7, #8]
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f000 f8eb 	bl	8004160 <HAL_SPI_TransmitReceive>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	e0e4      	b.n	8004158 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f8e:	f7fe ff23 	bl	8002dd8 <HAL_GetTick>
 8003f92:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_SPI_Receive+0x74>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e0da      	b.n	8004158 <HAL_SPI_Receive+0x22a>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2204      	movs	r2, #4
 8003fae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	68ba      	ldr	r2, [r7, #8]
 8003fbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	88fa      	ldrh	r2, [r7, #6]
 8003fc2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	88fa      	ldrh	r2, [r7, #6]
 8003fc8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ff0:	d10f      	bne.n	8004012 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004000:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004010:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800401c:	2b40      	cmp	r3, #64	@ 0x40
 800401e:	d007      	beq.n	8004030 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800402e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d170      	bne.n	800411a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004038:	e035      	b.n	80040a6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b01      	cmp	r3, #1
 8004046:	d115      	bne.n	8004074 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f103 020c 	add.w	r2, r3, #12
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004054:	7812      	ldrb	r2, [r2, #0]
 8004056:	b2d2      	uxtb	r2, r2
 8004058:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405e:	1c5a      	adds	r2, r3, #1
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004068:	b29b      	uxth	r3, r3
 800406a:	3b01      	subs	r3, #1
 800406c:	b29a      	uxth	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004072:	e018      	b.n	80040a6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004074:	f7fe feb0 	bl	8002dd8 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d803      	bhi.n	800408c <HAL_SPI_Receive+0x15e>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408a:	d102      	bne.n	8004092 <HAL_SPI_Receive+0x164>
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d109      	bne.n	80040a6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e058      	b.n	8004158 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1c4      	bne.n	800403a <HAL_SPI_Receive+0x10c>
 80040b0:	e038      	b.n	8004124 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d113      	bne.n	80040e8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ca:	b292      	uxth	r2, r2
 80040cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d2:	1c9a      	adds	r2, r3, #2
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040e6:	e018      	b.n	800411a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040e8:	f7fe fe76 	bl	8002dd8 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d803      	bhi.n	8004100 <HAL_SPI_Receive+0x1d2>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fe:	d102      	bne.n	8004106 <HAL_SPI_Receive+0x1d8>
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d109      	bne.n	800411a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e01e      	b.n	8004158 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800411e:	b29b      	uxth	r3, r3
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1c6      	bne.n	80040b2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	6839      	ldr	r1, [r7, #0]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 fa4b 	bl	80045c4 <SPI_EndRxTransaction>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2220      	movs	r2, #32
 8004138:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e000      	b.n	8004158 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004156:	2300      	movs	r3, #0
  }
}
 8004158:	4618      	mov	r0, r3
 800415a:	3718      	adds	r7, #24
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b08a      	sub	sp, #40	@ 0x28
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
 800416c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800416e:	2301      	movs	r3, #1
 8004170:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004172:	f7fe fe31 	bl	8002dd8 <HAL_GetTick>
 8004176:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800417e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004186:	887b      	ldrh	r3, [r7, #2]
 8004188:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800418a:	7ffb      	ldrb	r3, [r7, #31]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d00c      	beq.n	80041aa <HAL_SPI_TransmitReceive+0x4a>
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004196:	d106      	bne.n	80041a6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d102      	bne.n	80041a6 <HAL_SPI_TransmitReceive+0x46>
 80041a0:	7ffb      	ldrb	r3, [r7, #31]
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d001      	beq.n	80041aa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80041a6:	2302      	movs	r3, #2
 80041a8:	e17f      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d005      	beq.n	80041bc <HAL_SPI_TransmitReceive+0x5c>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <HAL_SPI_TransmitReceive+0x5c>
 80041b6:	887b      	ldrh	r3, [r7, #2]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e174      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_SPI_TransmitReceive+0x6e>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e16d      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d003      	beq.n	80041ea <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2205      	movs	r2, #5
 80041e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	887a      	ldrh	r2, [r7, #2]
 80041fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	887a      	ldrh	r2, [r7, #2]
 8004200:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	887a      	ldrh	r2, [r7, #2]
 800420c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	887a      	ldrh	r2, [r7, #2]
 8004212:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422a:	2b40      	cmp	r3, #64	@ 0x40
 800422c:	d007      	beq.n	800423e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800423c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004246:	d17e      	bne.n	8004346 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <HAL_SPI_TransmitReceive+0xf6>
 8004250:	8afb      	ldrh	r3, [r7, #22]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d16c      	bne.n	8004330 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425a:	881a      	ldrh	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004266:	1c9a      	adds	r2, r3, #2
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800427a:	e059      	b.n	8004330 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b02      	cmp	r3, #2
 8004288:	d11b      	bne.n	80042c2 <HAL_SPI_TransmitReceive+0x162>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800428e:	b29b      	uxth	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	d016      	beq.n	80042c2 <HAL_SPI_TransmitReceive+0x162>
 8004294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004296:	2b01      	cmp	r3, #1
 8004298:	d113      	bne.n	80042c2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429e:	881a      	ldrh	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042aa:	1c9a      	adds	r2, r3, #2
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d119      	bne.n	8004304 <HAL_SPI_TransmitReceive+0x1a4>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d014      	beq.n	8004304 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e4:	b292      	uxth	r2, r2
 80042e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ec:	1c9a      	adds	r2, r3, #2
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	3b01      	subs	r3, #1
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004300:	2301      	movs	r3, #1
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004304:	f7fe fd68 	bl	8002dd8 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004310:	429a      	cmp	r2, r3
 8004312:	d80d      	bhi.n	8004330 <HAL_SPI_TransmitReceive+0x1d0>
 8004314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431a:	d009      	beq.n	8004330 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e0bc      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1a0      	bne.n	800427c <HAL_SPI_TransmitReceive+0x11c>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d19b      	bne.n	800427c <HAL_SPI_TransmitReceive+0x11c>
 8004344:	e082      	b.n	800444c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <HAL_SPI_TransmitReceive+0x1f4>
 800434e:	8afb      	ldrh	r3, [r7, #22]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d171      	bne.n	8004438 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	330c      	adds	r3, #12
 800435e:	7812      	ldrb	r2, [r2, #0]
 8004360:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800437a:	e05d      	b.n	8004438 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b02      	cmp	r3, #2
 8004388:	d11c      	bne.n	80043c4 <HAL_SPI_TransmitReceive+0x264>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d017      	beq.n	80043c4 <HAL_SPI_TransmitReceive+0x264>
 8004394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004396:	2b01      	cmp	r3, #1
 8004398:	d114      	bne.n	80043c4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	330c      	adds	r3, #12
 80043a4:	7812      	ldrb	r2, [r2, #0]
 80043a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d119      	bne.n	8004406 <HAL_SPI_TransmitReceive+0x2a6>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d014      	beq.n	8004406 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68da      	ldr	r2, [r3, #12]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e6:	b2d2      	uxtb	r2, r2
 80043e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004402:	2301      	movs	r3, #1
 8004404:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004406:	f7fe fce7 	bl	8002dd8 <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004412:	429a      	cmp	r2, r3
 8004414:	d803      	bhi.n	800441e <HAL_SPI_TransmitReceive+0x2be>
 8004416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d102      	bne.n	8004424 <HAL_SPI_TransmitReceive+0x2c4>
 800441e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004420:	2b00      	cmp	r3, #0
 8004422:	d109      	bne.n	8004438 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e038      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d19c      	bne.n	800437c <HAL_SPI_TransmitReceive+0x21c>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004446:	b29b      	uxth	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d197      	bne.n	800437c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800444c:	6a3a      	ldr	r2, [r7, #32]
 800444e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 f91d 	bl	8004690 <SPI_EndRxTxTransaction>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d008      	beq.n	800446e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e01d      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10a      	bne.n	800448c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004476:	2300      	movs	r3, #0
 8004478:	613b      	str	r3, [r7, #16]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	613b      	str	r3, [r7, #16]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	613b      	str	r3, [r7, #16]
 800448a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80044a8:	2300      	movs	r3, #0
  }
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3728      	adds	r7, #40	@ 0x28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	4613      	mov	r3, r2
 80044c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044c4:	f7fe fc88 	bl	8002dd8 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044cc:	1a9b      	subs	r3, r3, r2
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	4413      	add	r3, r2
 80044d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044d4:	f7fe fc80 	bl	8002dd8 <HAL_GetTick>
 80044d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044da:	4b39      	ldr	r3, [pc, #228]	@ (80045c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	015b      	lsls	r3, r3, #5
 80044e0:	0d1b      	lsrs	r3, r3, #20
 80044e2:	69fa      	ldr	r2, [r7, #28]
 80044e4:	fb02 f303 	mul.w	r3, r2, r3
 80044e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044ea:	e055      	b.n	8004598 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f2:	d051      	beq.n	8004598 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044f4:	f7fe fc70 	bl	8002dd8 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	69fa      	ldr	r2, [r7, #28]
 8004500:	429a      	cmp	r2, r3
 8004502:	d902      	bls.n	800450a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d13d      	bne.n	8004586 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004518:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004522:	d111      	bne.n	8004548 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800452c:	d004      	beq.n	8004538 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004536:	d107      	bne.n	8004548 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004546:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004550:	d10f      	bne.n	8004572 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004570:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e018      	b.n	80045b8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d102      	bne.n	8004592 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	61fb      	str	r3, [r7, #28]
 8004590:	e002      	b.n	8004598 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	3b01      	subs	r3, #1
 8004596:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	4013      	ands	r3, r2
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	bf0c      	ite	eq
 80045a8:	2301      	moveq	r3, #1
 80045aa:	2300      	movne	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	461a      	mov	r2, r3
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d19a      	bne.n	80044ec <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3720      	adds	r7, #32
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	20000020 	.word	0x20000020

080045c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045d8:	d111      	bne.n	80045fe <SPI_EndRxTransaction+0x3a>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045e2:	d004      	beq.n	80045ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ec:	d107      	bne.n	80045fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045fc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004606:	d12a      	bne.n	800465e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004610:	d012      	beq.n	8004638 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2200      	movs	r2, #0
 800461a:	2180      	movs	r1, #128	@ 0x80
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f7ff ff49 	bl	80044b4 <SPI_WaitFlagStateUntilTimeout>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d02d      	beq.n	8004684 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462c:	f043 0220 	orr.w	r2, r3, #32
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e026      	b.n	8004686 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2200      	movs	r2, #0
 8004640:	2101      	movs	r1, #1
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f7ff ff36 	bl	80044b4 <SPI_WaitFlagStateUntilTimeout>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d01a      	beq.n	8004684 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004652:	f043 0220 	orr.w	r2, r3, #32
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e013      	b.n	8004686 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2200      	movs	r2, #0
 8004666:	2101      	movs	r1, #1
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f7ff ff23 	bl	80044b4 <SPI_WaitFlagStateUntilTimeout>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d007      	beq.n	8004684 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f043 0220 	orr.w	r2, r3, #32
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e000      	b.n	8004686 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2201      	movs	r2, #1
 80046a4:	2102      	movs	r1, #2
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f7ff ff04 	bl	80044b4 <SPI_WaitFlagStateUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046b6:	f043 0220 	orr.w	r2, r3, #32
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e032      	b.n	8004728 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80046c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004730 <SPI_EndRxTxTransaction+0xa0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004734 <SPI_EndRxTxTransaction+0xa4>)
 80046c8:	fba2 2303 	umull	r2, r3, r2, r3
 80046cc:	0d5b      	lsrs	r3, r3, #21
 80046ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80046d2:	fb02 f303 	mul.w	r3, r2, r3
 80046d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046e0:	d112      	bne.n	8004708 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2200      	movs	r2, #0
 80046ea:	2180      	movs	r1, #128	@ 0x80
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f7ff fee1 	bl	80044b4 <SPI_WaitFlagStateUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d016      	beq.n	8004726 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046fc:	f043 0220 	orr.w	r2, r3, #32
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e00f      	b.n	8004728 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00a      	beq.n	8004724 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	3b01      	subs	r3, #1
 8004712:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471e:	2b80      	cmp	r3, #128	@ 0x80
 8004720:	d0f2      	beq.n	8004708 <SPI_EndRxTxTransaction+0x78>
 8004722:	e000      	b.n	8004726 <SPI_EndRxTxTransaction+0x96>
        break;
 8004724:	bf00      	nop
  }

  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20000020 	.word	0x20000020
 8004734:	165e9f81 	.word	0x165e9f81

08004738 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e038      	b.n	80047c0 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f7fc fb30 	bl	8000dc8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	3308      	adds	r3, #8
 8004770:	4619      	mov	r1, r3
 8004772:	4610      	mov	r0, r2
 8004774:	f001 fd04 	bl	8006180 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6818      	ldr	r0, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	461a      	mov	r2, r3
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	f001 fd66 	bl	8006254 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6858      	ldr	r0, [r3, #4]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	f001 fd8b 	bl	80062b0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	6892      	ldr	r2, [r2, #8]
 80047a2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	6892      	ldr	r2, [r2, #8]
 80047ae:	f041 0101 	orr.w	r1, r1, #1
 80047b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e041      	b.n	800485e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d106      	bne.n	80047f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f7fe f9a4 	bl	8002b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3304      	adds	r3, #4
 8004804:	4619      	mov	r1, r3
 8004806:	4610      	mov	r0, r2
 8004808:	f000 fa7e 	bl	8004d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800485c:	2300      	movs	r3, #0
}
 800485e:	4618      	mov	r0, r3
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e04e      	b.n	800491e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a23      	ldr	r2, [pc, #140]	@ (800492c <HAL_TIM_Base_Start_IT+0xc4>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d022      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048aa:	d01d      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a1f      	ldr	r2, [pc, #124]	@ (8004930 <HAL_TIM_Base_Start_IT+0xc8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d018      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004934 <HAL_TIM_Base_Start_IT+0xcc>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d013      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a1c      	ldr	r2, [pc, #112]	@ (8004938 <HAL_TIM_Base_Start_IT+0xd0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00e      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a1b      	ldr	r2, [pc, #108]	@ (800493c <HAL_TIM_Base_Start_IT+0xd4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d009      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a19      	ldr	r2, [pc, #100]	@ (8004940 <HAL_TIM_Base_Start_IT+0xd8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d004      	beq.n	80048e8 <HAL_TIM_Base_Start_IT+0x80>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a18      	ldr	r2, [pc, #96]	@ (8004944 <HAL_TIM_Base_Start_IT+0xdc>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d111      	bne.n	800490c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 0307 	and.w	r3, r3, #7
 80048f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2b06      	cmp	r3, #6
 80048f8:	d010      	beq.n	800491c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f042 0201 	orr.w	r2, r2, #1
 8004908:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490a:	e007      	b.n	800491c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f042 0201 	orr.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3714      	adds	r7, #20
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	40010000 	.word	0x40010000
 8004930:	40000400 	.word	0x40000400
 8004934:	40000800 	.word	0x40000800
 8004938:	40000c00 	.word	0x40000c00
 800493c:	40010400 	.word	0x40010400
 8004940:	40014000 	.word	0x40014000
 8004944:	40001800 	.word	0x40001800

08004948 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691b      	ldr	r3, [r3, #16]
 800495e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	d020      	beq.n	80049ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d01b      	beq.n	80049ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f06f 0202 	mvn.w	r2, #2
 800497c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	f003 0303 	and.w	r3, r3, #3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f999 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 8004998:	e005      	b.n	80049a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f98b 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 f99c 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	f003 0304 	and.w	r3, r3, #4
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d020      	beq.n	80049f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d01b      	beq.n	80049f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0204 	mvn.w	r2, #4
 80049c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f973 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 80049e4:	e005      	b.n	80049f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f965 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f976 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f003 0308 	and.w	r3, r3, #8
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d020      	beq.n	8004a44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01b      	beq.n	8004a44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f06f 0208 	mvn.w	r2, #8
 8004a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2204      	movs	r2, #4
 8004a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f94d 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 8004a30:	e005      	b.n	8004a3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f93f 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f950 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f003 0310 	and.w	r3, r3, #16
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d020      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d01b      	beq.n	8004a90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0210 	mvn.w	r2, #16
 8004a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2208      	movs	r2, #8
 8004a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f927 	bl	8004cca <HAL_TIM_IC_CaptureCallback>
 8004a7c:	e005      	b.n	8004a8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f919 	bl	8004cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f92a 	bl	8004cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00c      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d007      	beq.n	8004ab4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0201 	mvn.w	r2, #1
 8004aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fd fe62 	bl	8002778 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00c      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d007      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 fade 	bl	8005094 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00c      	beq.n	8004afc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d007      	beq.n	8004afc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f8fb 	bl	8004cf2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f003 0320 	and.w	r3, r3, #32
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00c      	beq.n	8004b20 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f003 0320 	and.w	r3, r3, #32
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d007      	beq.n	8004b20 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f06f 0220 	mvn.w	r2, #32
 8004b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fab0 	bl	8005080 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_TIM_ConfigClockSource+0x1c>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e0b4      	b.n	8004cae <HAL_TIM_ConfigClockSource+0x186>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b7c:	d03e      	beq.n	8004bfc <HAL_TIM_ConfigClockSource+0xd4>
 8004b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b82:	f200 8087 	bhi.w	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004b86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8a:	f000 8086 	beq.w	8004c9a <HAL_TIM_ConfigClockSource+0x172>
 8004b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b92:	d87f      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004b94:	2b70      	cmp	r3, #112	@ 0x70
 8004b96:	d01a      	beq.n	8004bce <HAL_TIM_ConfigClockSource+0xa6>
 8004b98:	2b70      	cmp	r3, #112	@ 0x70
 8004b9a:	d87b      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004b9c:	2b60      	cmp	r3, #96	@ 0x60
 8004b9e:	d050      	beq.n	8004c42 <HAL_TIM_ConfigClockSource+0x11a>
 8004ba0:	2b60      	cmp	r3, #96	@ 0x60
 8004ba2:	d877      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004ba4:	2b50      	cmp	r3, #80	@ 0x50
 8004ba6:	d03c      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0xfa>
 8004ba8:	2b50      	cmp	r3, #80	@ 0x50
 8004baa:	d873      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004bac:	2b40      	cmp	r3, #64	@ 0x40
 8004bae:	d058      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0x13a>
 8004bb0:	2b40      	cmp	r3, #64	@ 0x40
 8004bb2:	d86f      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004bb4:	2b30      	cmp	r3, #48	@ 0x30
 8004bb6:	d064      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15a>
 8004bb8:	2b30      	cmp	r3, #48	@ 0x30
 8004bba:	d86b      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004bbc:	2b20      	cmp	r3, #32
 8004bbe:	d060      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15a>
 8004bc0:	2b20      	cmp	r3, #32
 8004bc2:	d867      	bhi.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d05c      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15a>
 8004bc8:	2b10      	cmp	r3, #16
 8004bca:	d05a      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x15a>
 8004bcc:	e062      	b.n	8004c94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bde:	f000 f9b3 	bl	8004f48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004bf0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	609a      	str	r2, [r3, #8]
      break;
 8004bfa:	e04f      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c0c:	f000 f99c 	bl	8004f48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c1e:	609a      	str	r2, [r3, #8]
      break;
 8004c20:	e03c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c2e:	461a      	mov	r2, r3
 8004c30:	f000 f910 	bl	8004e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2150      	movs	r1, #80	@ 0x50
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 f969 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 8004c40:	e02c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c4e:	461a      	mov	r2, r3
 8004c50:	f000 f92f 	bl	8004eb2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2160      	movs	r1, #96	@ 0x60
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 f959 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 8004c60:	e01c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f000 f8f0 	bl	8004e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2140      	movs	r1, #64	@ 0x40
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 f949 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 8004c80:	e00c      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	f000 f940 	bl	8004f12 <TIM_ITRx_SetConfig>
      break;
 8004c92:	e003      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	73fb      	strb	r3, [r7, #15]
      break;
 8004c98:	e000      	b.n	8004c9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr

08004cde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr

08004cf2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a43      	ldr	r2, [pc, #268]	@ (8004e28 <TIM_Base_SetConfig+0x120>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d013      	beq.n	8004d48 <TIM_Base_SetConfig+0x40>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d26:	d00f      	beq.n	8004d48 <TIM_Base_SetConfig+0x40>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a40      	ldr	r2, [pc, #256]	@ (8004e2c <TIM_Base_SetConfig+0x124>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d00b      	beq.n	8004d48 <TIM_Base_SetConfig+0x40>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a3f      	ldr	r2, [pc, #252]	@ (8004e30 <TIM_Base_SetConfig+0x128>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d007      	beq.n	8004d48 <TIM_Base_SetConfig+0x40>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a3e      	ldr	r2, [pc, #248]	@ (8004e34 <TIM_Base_SetConfig+0x12c>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d003      	beq.n	8004d48 <TIM_Base_SetConfig+0x40>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a3d      	ldr	r2, [pc, #244]	@ (8004e38 <TIM_Base_SetConfig+0x130>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d108      	bne.n	8004d5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	68fa      	ldr	r2, [r7, #12]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a32      	ldr	r2, [pc, #200]	@ (8004e28 <TIM_Base_SetConfig+0x120>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d02b      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d68:	d027      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a2f      	ldr	r2, [pc, #188]	@ (8004e2c <TIM_Base_SetConfig+0x124>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d023      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a2e      	ldr	r2, [pc, #184]	@ (8004e30 <TIM_Base_SetConfig+0x128>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d01f      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a2d      	ldr	r2, [pc, #180]	@ (8004e34 <TIM_Base_SetConfig+0x12c>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d01b      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a2c      	ldr	r2, [pc, #176]	@ (8004e38 <TIM_Base_SetConfig+0x130>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d017      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8004e3c <TIM_Base_SetConfig+0x134>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d013      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a2a      	ldr	r2, [pc, #168]	@ (8004e40 <TIM_Base_SetConfig+0x138>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00f      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a29      	ldr	r2, [pc, #164]	@ (8004e44 <TIM_Base_SetConfig+0x13c>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d00b      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a28      	ldr	r2, [pc, #160]	@ (8004e48 <TIM_Base_SetConfig+0x140>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d007      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a27      	ldr	r2, [pc, #156]	@ (8004e4c <TIM_Base_SetConfig+0x144>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d003      	beq.n	8004dba <TIM_Base_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a26      	ldr	r2, [pc, #152]	@ (8004e50 <TIM_Base_SetConfig+0x148>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d108      	bne.n	8004dcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a0e      	ldr	r2, [pc, #56]	@ (8004e28 <TIM_Base_SetConfig+0x120>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <TIM_Base_SetConfig+0xf2>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a10      	ldr	r2, [pc, #64]	@ (8004e38 <TIM_Base_SetConfig+0x130>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d103      	bne.n	8004e02 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	691a      	ldr	r2, [r3, #16]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f043 0204 	orr.w	r2, r3, #4
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	601a      	str	r2, [r3, #0]
}
 8004e1a:	bf00      	nop
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	40010000 	.word	0x40010000
 8004e2c:	40000400 	.word	0x40000400
 8004e30:	40000800 	.word	0x40000800
 8004e34:	40000c00 	.word	0x40000c00
 8004e38:	40010400 	.word	0x40010400
 8004e3c:	40014000 	.word	0x40014000
 8004e40:	40014400 	.word	0x40014400
 8004e44:	40014800 	.word	0x40014800
 8004e48:	40001800 	.word	0x40001800
 8004e4c:	40001c00 	.word	0x40001c00
 8004e50:	40002000 	.word	0x40002000

08004e54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b087      	sub	sp, #28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	f023 0201 	bic.w	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f023 030a 	bic.w	r3, r3, #10
 8004e90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	621a      	str	r2, [r3, #32]
}
 8004ea6:	bf00      	nop
 8004ea8:	371c      	adds	r7, #28
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b087      	sub	sp, #28
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	60f8      	str	r0, [r7, #12]
 8004eba:	60b9      	str	r1, [r7, #8]
 8004ebc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	f023 0210 	bic.w	r2, r3, #16
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004edc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	031b      	lsls	r3, r3, #12
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004eee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	011b      	lsls	r3, r3, #4
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	621a      	str	r2, [r3, #32]
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b085      	sub	sp, #20
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
 8004f1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f043 0307 	orr.w	r3, r3, #7
 8004f34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	609a      	str	r2, [r3, #8]
}
 8004f3c:	bf00      	nop
 8004f3e:	3714      	adds	r7, #20
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	021a      	lsls	r2, r3, #8
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	609a      	str	r2, [r3, #8]
}
 8004f7c:	bf00      	nop
 8004f7e:	371c      	adds	r7, #28
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e05a      	b.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a21      	ldr	r2, [pc, #132]	@ (8005064 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d022      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fec:	d01d      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8005068 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d018      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800506c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d013      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a1a      	ldr	r2, [pc, #104]	@ (8005070 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d00e      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a18      	ldr	r2, [pc, #96]	@ (8005074 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d009      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a17      	ldr	r2, [pc, #92]	@ (8005078 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d004      	beq.n	800502a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a15      	ldr	r2, [pc, #84]	@ (800507c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d10c      	bne.n	8005044 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005030:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	4313      	orrs	r3, r2
 800503a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	40010000 	.word	0x40010000
 8005068:	40000400 	.word	0x40000400
 800506c:	40000800 	.word	0x40000800
 8005070:	40000c00 	.word	0x40000c00
 8005074:	40010400 	.word	0x40010400
 8005078:	40014000 	.word	0x40014000
 800507c:	40001800 	.word	0x40001800

08005080 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e042      	b.n	8005140 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d106      	bne.n	80050d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f7fd fda2 	bl	8002c18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2224      	movs	r2, #36	@ 0x24
 80050d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68da      	ldr	r2, [r3, #12]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 fdd3 	bl	8005c98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	691a      	ldr	r2, [r3, #16]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005100:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695a      	ldr	r2, [r3, #20]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005110:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68da      	ldr	r2, [r3, #12]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005120:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2220      	movs	r2, #32
 800512c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08a      	sub	sp, #40	@ 0x28
 800514c:	af02      	add	r7, sp, #8
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	603b      	str	r3, [r7, #0]
 8005154:	4613      	mov	r3, r2
 8005156:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b20      	cmp	r3, #32
 8005166:	d175      	bne.n	8005254 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d002      	beq.n	8005174 <HAL_UART_Transmit+0x2c>
 800516e:	88fb      	ldrh	r3, [r7, #6]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e06e      	b.n	8005256 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2221      	movs	r2, #33	@ 0x21
 8005182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005186:	f7fd fe27 	bl	8002dd8 <HAL_GetTick>
 800518a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	88fa      	ldrh	r2, [r7, #6]
 8005190:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	88fa      	ldrh	r2, [r7, #6]
 8005196:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a0:	d108      	bne.n	80051b4 <HAL_UART_Transmit+0x6c>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d104      	bne.n	80051b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	61bb      	str	r3, [r7, #24]
 80051b2:	e003      	b.n	80051bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051b8:	2300      	movs	r3, #0
 80051ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051bc:	e02e      	b.n	800521c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	2200      	movs	r2, #0
 80051c6:	2180      	movs	r1, #128	@ 0x80
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fb37 	bl	800583c <UART_WaitOnFlagUntilTimeout>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d005      	beq.n	80051e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2220      	movs	r2, #32
 80051d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e03a      	b.n	8005256 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10b      	bne.n	80051fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	881b      	ldrh	r3, [r3, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	3302      	adds	r3, #2
 80051fa:	61bb      	str	r3, [r7, #24]
 80051fc:	e007      	b.n	800520e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	781a      	ldrb	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	3301      	adds	r3, #1
 800520c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005220:	b29b      	uxth	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1cb      	bne.n	80051be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	2200      	movs	r2, #0
 800522e:	2140      	movs	r1, #64	@ 0x40
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 fb03 	bl	800583c <UART_WaitOnFlagUntilTimeout>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d005      	beq.n	8005248 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e006      	b.n	8005256 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	e000      	b.n	8005256 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005254:	2302      	movs	r3, #2
  }
}
 8005256:	4618      	mov	r0, r3
 8005258:	3720      	adds	r7, #32
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b084      	sub	sp, #16
 8005262:	af00      	add	r7, sp, #0
 8005264:	60f8      	str	r0, [r7, #12]
 8005266:	60b9      	str	r1, [r7, #8]
 8005268:	4613      	mov	r3, r2
 800526a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b20      	cmp	r3, #32
 8005276:	d112      	bne.n	800529e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d002      	beq.n	8005284 <HAL_UART_Receive_IT+0x26>
 800527e:	88fb      	ldrh	r3, [r7, #6]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d101      	bne.n	8005288 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e00b      	b.n	80052a0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800528e:	88fb      	ldrh	r3, [r7, #6]
 8005290:	461a      	mov	r2, r3
 8005292:	68b9      	ldr	r1, [r7, #8]
 8005294:	68f8      	ldr	r0, [r7, #12]
 8005296:	f000 fb2a 	bl	80058ee <UART_Start_Receive_IT>
 800529a:	4603      	mov	r3, r0
 800529c:	e000      	b.n	80052a0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800529e:	2302      	movs	r3, #2
  }
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b0ba      	sub	sp, #232	@ 0xe8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80052e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10f      	bne.n	800530e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f2:	f003 0320 	and.w	r3, r3, #32
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d009      	beq.n	800530e <HAL_UART_IRQHandler+0x66>
 80052fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052fe:	f003 0320 	and.w	r3, r3, #32
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fc07 	bl	8005b1a <UART_Receive_IT>
      return;
 800530c:	e273      	b.n	80057f6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800530e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005312:	2b00      	cmp	r3, #0
 8005314:	f000 80de 	beq.w	80054d4 <HAL_UART_IRQHandler+0x22c>
 8005318:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d106      	bne.n	8005332 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005328:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 80d1 	beq.w	80054d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005336:	f003 0301 	and.w	r3, r3, #1
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <HAL_UART_IRQHandler+0xae>
 800533e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005346:	2b00      	cmp	r3, #0
 8005348:	d005      	beq.n	8005356 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534e:	f043 0201 	orr.w	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800535a:	f003 0304 	and.w	r3, r3, #4
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00b      	beq.n	800537a <HAL_UART_IRQHandler+0xd2>
 8005362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d005      	beq.n	800537a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005372:	f043 0202 	orr.w	r2, r3, #2
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800537a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00b      	beq.n	800539e <HAL_UART_IRQHandler+0xf6>
 8005386:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800538a:	f003 0301 	and.w	r3, r3, #1
 800538e:	2b00      	cmp	r3, #0
 8005390:	d005      	beq.n	800539e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005396:	f043 0204 	orr.w	r2, r3, #4
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800539e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a2:	f003 0308 	and.w	r3, r3, #8
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d011      	beq.n	80053ce <HAL_UART_IRQHandler+0x126>
 80053aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d105      	bne.n	80053c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c6:	f043 0208 	orr.w	r2, r3, #8
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f000 820a 	beq.w	80057ec <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053dc:	f003 0320 	and.w	r3, r3, #32
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d008      	beq.n	80053f6 <HAL_UART_IRQHandler+0x14e>
 80053e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053e8:	f003 0320 	and.w	r3, r3, #32
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 fb92 	bl	8005b1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005400:	2b40      	cmp	r3, #64	@ 0x40
 8005402:	bf0c      	ite	eq
 8005404:	2301      	moveq	r3, #1
 8005406:	2300      	movne	r3, #0
 8005408:	b2db      	uxtb	r3, r3
 800540a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005412:	f003 0308 	and.w	r3, r3, #8
 8005416:	2b00      	cmp	r3, #0
 8005418:	d103      	bne.n	8005422 <HAL_UART_IRQHandler+0x17a>
 800541a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800541e:	2b00      	cmp	r3, #0
 8005420:	d04f      	beq.n	80054c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 fa9d 	bl	8005962 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005432:	2b40      	cmp	r3, #64	@ 0x40
 8005434:	d141      	bne.n	80054ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3314      	adds	r3, #20
 800543c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005440:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800544c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005450:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005454:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3314      	adds	r3, #20
 800545e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005462:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005466:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800546e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005472:	e841 2300 	strex	r3, r2, [r1]
 8005476:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800547a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1d9      	bne.n	8005436 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005486:	2b00      	cmp	r3, #0
 8005488:	d013      	beq.n	80054b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800548e:	4a8a      	ldr	r2, [pc, #552]	@ (80056b8 <HAL_UART_IRQHandler+0x410>)
 8005490:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005496:	4618      	mov	r0, r3
 8005498:	f7fd fe4f 	bl	800313a <HAL_DMA_Abort_IT>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d016      	beq.n	80054d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80054ac:	4610      	mov	r0, r2
 80054ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	e00e      	b.n	80054d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f9ac 	bl	8005810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	e00a      	b.n	80054d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f9a8 	bl	8005810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c0:	e006      	b.n	80054d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f9a4 	bl	8005810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80054ce:	e18d      	b.n	80057ec <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d0:	bf00      	nop
    return;
 80054d2:	e18b      	b.n	80057ec <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d8:	2b01      	cmp	r3, #1
 80054da:	f040 8167 	bne.w	80057ac <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e2:	f003 0310 	and.w	r3, r3, #16
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 8160 	beq.w	80057ac <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80054ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f0:	f003 0310 	and.w	r3, r3, #16
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 8159 	beq.w	80057ac <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054fa:	2300      	movs	r3, #0
 80054fc:	60bb      	str	r3, [r7, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	60bb      	str	r3, [r7, #8]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	60bb      	str	r3, [r7, #8]
 800550e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551a:	2b40      	cmp	r3, #64	@ 0x40
 800551c:	f040 80ce 	bne.w	80056bc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800552c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 80a9 	beq.w	8005688 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800553a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800553e:	429a      	cmp	r2, r3
 8005540:	f080 80a2 	bcs.w	8005688 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800554a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005550:	69db      	ldr	r3, [r3, #28]
 8005552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005556:	f000 8088 	beq.w	800566a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	330c      	adds	r3, #12
 8005560:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005564:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005568:	e853 3f00 	ldrex	r3, [r3]
 800556c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005570:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005574:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005578:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	330c      	adds	r3, #12
 8005582:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005586:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800558a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005592:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005596:	e841 2300 	strex	r3, r2, [r1]
 800559a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800559e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1d9      	bne.n	800555a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3314      	adds	r3, #20
 80055ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055b0:	e853 3f00 	ldrex	r3, [r3]
 80055b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80055b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055b8:	f023 0301 	bic.w	r3, r3, #1
 80055bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3314      	adds	r3, #20
 80055c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80055ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055d6:	e841 2300 	strex	r3, r2, [r1]
 80055da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80055dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1e1      	bne.n	80055a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	3314      	adds	r3, #20
 80055e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055ec:	e853 3f00 	ldrex	r3, [r3]
 80055f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80055f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	3314      	adds	r3, #20
 8005602:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005606:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005608:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800560c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800560e:	e841 2300 	strex	r3, r2, [r1]
 8005612:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005614:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1e3      	bne.n	80055e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2220      	movs	r2, #32
 800561e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	330c      	adds	r3, #12
 800562e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005632:	e853 3f00 	ldrex	r3, [r3]
 8005636:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800563a:	f023 0310 	bic.w	r3, r3, #16
 800563e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	330c      	adds	r3, #12
 8005648:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800564c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800564e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005650:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005652:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005654:	e841 2300 	strex	r3, r2, [r1]
 8005658:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800565a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e3      	bne.n	8005628 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005664:	4618      	mov	r0, r3
 8005666:	f7fd fcf8 	bl	800305a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2202      	movs	r2, #2
 800566e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005678:	b29b      	uxth	r3, r3
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	b29b      	uxth	r3, r3
 800567e:	4619      	mov	r1, r3
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 f8cf 	bl	8005824 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005686:	e0b3      	b.n	80057f0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800568c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005690:	429a      	cmp	r2, r3
 8005692:	f040 80ad 	bne.w	80057f0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800569a:	69db      	ldr	r3, [r3, #28]
 800569c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056a0:	f040 80a6 	bne.w	80057f0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056ae:	4619      	mov	r1, r3
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f8b7 	bl	8005824 <HAL_UARTEx_RxEventCallback>
      return;
 80056b6:	e09b      	b.n	80057f0 <HAL_UART_IRQHandler+0x548>
 80056b8:	08005a29 	.word	0x08005a29
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 808e 	beq.w	80057f4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80056d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f000 8089 	beq.w	80057f4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ec:	e853 3f00 	ldrex	r3, [r3]
 80056f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	330c      	adds	r3, #12
 8005702:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005706:	647a      	str	r2, [r7, #68]	@ 0x44
 8005708:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800570c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800570e:	e841 2300 	strex	r3, r2, [r1]
 8005712:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1e3      	bne.n	80056e2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	3314      	adds	r3, #20
 8005720:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	e853 3f00 	ldrex	r3, [r3]
 8005728:	623b      	str	r3, [r7, #32]
   return(result);
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	f023 0301 	bic.w	r3, r3, #1
 8005730:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3314      	adds	r3, #20
 800573a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800573e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005740:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005742:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005744:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800574c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e3      	bne.n	800571a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2220      	movs	r2, #32
 8005756:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	330c      	adds	r3, #12
 8005766:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	e853 3f00 	ldrex	r3, [r3]
 800576e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0310 	bic.w	r3, r3, #16
 8005776:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	330c      	adds	r3, #12
 8005780:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005784:	61fa      	str	r2, [r7, #28]
 8005786:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005788:	69b9      	ldr	r1, [r7, #24]
 800578a:	69fa      	ldr	r2, [r7, #28]
 800578c:	e841 2300 	strex	r3, r2, [r1]
 8005790:	617b      	str	r3, [r7, #20]
   return(result);
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1e3      	bne.n	8005760 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2202      	movs	r2, #2
 800579c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800579e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057a2:	4619      	mov	r1, r3
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f83d 	bl	8005824 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057aa:	e023      	b.n	80057f4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d009      	beq.n	80057cc <HAL_UART_IRQHandler+0x524>
 80057b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d003      	beq.n	80057cc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f940 	bl	8005a4a <UART_Transmit_IT>
    return;
 80057ca:	e014      	b.n	80057f6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00e      	beq.n	80057f6 <HAL_UART_IRQHandler+0x54e>
 80057d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f980 	bl	8005aea <UART_EndTransmit_IT>
    return;
 80057ea:	e004      	b.n	80057f6 <HAL_UART_IRQHandler+0x54e>
    return;
 80057ec:	bf00      	nop
 80057ee:	e002      	b.n	80057f6 <HAL_UART_IRQHandler+0x54e>
      return;
 80057f0:	bf00      	nop
 80057f2:	e000      	b.n	80057f6 <HAL_UART_IRQHandler+0x54e>
      return;
 80057f4:	bf00      	nop
  }
}
 80057f6:	37e8      	adds	r7, #232	@ 0xe8
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	460b      	mov	r3, r1
 800582e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	603b      	str	r3, [r7, #0]
 8005848:	4613      	mov	r3, r2
 800584a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800584c:	e03b      	b.n	80058c6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005854:	d037      	beq.n	80058c6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005856:	f7fd fabf 	bl	8002dd8 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	6a3a      	ldr	r2, [r7, #32]
 8005862:	429a      	cmp	r2, r3
 8005864:	d302      	bcc.n	800586c <UART_WaitOnFlagUntilTimeout+0x30>
 8005866:	6a3b      	ldr	r3, [r7, #32]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d101      	bne.n	8005870 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e03a      	b.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	f003 0304 	and.w	r3, r3, #4
 800587a:	2b00      	cmp	r3, #0
 800587c:	d023      	beq.n	80058c6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	2b80      	cmp	r3, #128	@ 0x80
 8005882:	d020      	beq.n	80058c6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b40      	cmp	r3, #64	@ 0x40
 8005888:	d01d      	beq.n	80058c6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0308 	and.w	r3, r3, #8
 8005894:	2b08      	cmp	r3, #8
 8005896:	d116      	bne.n	80058c6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005898:	2300      	movs	r3, #0
 800589a:	617b      	str	r3, [r7, #20]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	617b      	str	r3, [r7, #20]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	617b      	str	r3, [r7, #20]
 80058ac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f000 f857 	bl	8005962 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2208      	movs	r2, #8
 80058b8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e00f      	b.n	80058e6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4013      	ands	r3, r2
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	bf0c      	ite	eq
 80058d6:	2301      	moveq	r3, #1
 80058d8:	2300      	movne	r3, #0
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	461a      	mov	r2, r3
 80058de:	79fb      	ldrb	r3, [r7, #7]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d0b4      	beq.n	800584e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3718      	adds	r7, #24
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058ee:	b480      	push	{r7}
 80058f0:	b085      	sub	sp, #20
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	60f8      	str	r0, [r7, #12]
 80058f6:	60b9      	str	r1, [r7, #8]
 80058f8:	4613      	mov	r3, r2
 80058fa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	88fa      	ldrh	r2, [r7, #6]
 8005906:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	88fa      	ldrh	r2, [r7, #6]
 800590c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2222      	movs	r2, #34	@ 0x22
 8005918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d007      	beq.n	8005934 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005932:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695a      	ldr	r2, [r3, #20]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f042 0201 	orr.w	r2, r2, #1
 8005942:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68da      	ldr	r2, [r3, #12]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f042 0220 	orr.w	r2, r2, #32
 8005952:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr

08005962 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005962:	b480      	push	{r7}
 8005964:	b095      	sub	sp, #84	@ 0x54
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	330c      	adds	r3, #12
 8005970:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005974:	e853 3f00 	ldrex	r3, [r3]
 8005978:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005980:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	330c      	adds	r3, #12
 8005988:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800598a:	643a      	str	r2, [r7, #64]	@ 0x40
 800598c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005990:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005992:	e841 2300 	strex	r3, r2, [r1]
 8005996:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1e5      	bne.n	800596a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	3314      	adds	r3, #20
 80059a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	e853 3f00 	ldrex	r3, [r3]
 80059ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	f023 0301 	bic.w	r3, r3, #1
 80059b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	3314      	adds	r3, #20
 80059bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059c6:	e841 2300 	strex	r3, r2, [r1]
 80059ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1e5      	bne.n	800599e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d119      	bne.n	8005a0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	330c      	adds	r3, #12
 80059e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	e853 3f00 	ldrex	r3, [r3]
 80059e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	f023 0310 	bic.w	r3, r3, #16
 80059f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	330c      	adds	r3, #12
 80059f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059fa:	61ba      	str	r2, [r7, #24]
 80059fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fe:	6979      	ldr	r1, [r7, #20]
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	e841 2300 	strex	r3, r2, [r1]
 8005a06:	613b      	str	r3, [r7, #16]
   return(result);
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1e5      	bne.n	80059da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a1c:	bf00      	nop
 8005a1e:	3754      	adds	r7, #84	@ 0x54
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr

08005a28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f7ff fee7 	bl	8005810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a42:	bf00      	nop
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b085      	sub	sp, #20
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b21      	cmp	r3, #33	@ 0x21
 8005a5c:	d13e      	bne.n	8005adc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a66:	d114      	bne.n	8005a92 <UART_Transmit_IT+0x48>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d110      	bne.n	8005a92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	881b      	ldrh	r3, [r3, #0]
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	1c9a      	adds	r2, r3, #2
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	621a      	str	r2, [r3, #32]
 8005a90:	e008      	b.n	8005aa4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	1c59      	adds	r1, r3, #1
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6211      	str	r1, [r2, #32]
 8005a9c:	781a      	ldrb	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10f      	bne.n	8005ad8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68da      	ldr	r2, [r3, #12]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ac6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ad6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	e000      	b.n	8005ade <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005adc:	2302      	movs	r3, #2
  }
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3714      	adds	r7, #20
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005aea:	b580      	push	{r7, lr}
 8005aec:	b082      	sub	sp, #8
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2220      	movs	r2, #32
 8005b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f7ff fe76 	bl	80057fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b08c      	sub	sp, #48	@ 0x30
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005b26:	2300      	movs	r3, #0
 8005b28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b22      	cmp	r3, #34	@ 0x22
 8005b34:	f040 80aa 	bne.w	8005c8c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b40:	d115      	bne.n	8005b6e <UART_Receive_IT+0x54>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d111      	bne.n	8005b6e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b66:	1c9a      	adds	r2, r3, #2
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b6c:	e024      	b.n	8005bb8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b7c:	d007      	beq.n	8005b8e <UART_Receive_IT+0x74>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10a      	bne.n	8005b9c <UART_Receive_IT+0x82>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b98:	701a      	strb	r2, [r3, #0]
 8005b9a:	e008      	b.n	8005bae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ba8:	b2da      	uxtb	r2, r3
 8005baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb2:	1c5a      	adds	r2, r3, #1
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d15d      	bne.n	8005c88 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0220 	bic.w	r2, r2, #32
 8005bda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68da      	ldr	r2, [r3, #12]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	695a      	ldr	r2, [r3, #20]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0201 	bic.w	r2, r2, #1
 8005bfa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d135      	bne.n	8005c7e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	330c      	adds	r3, #12
 8005c1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	613b      	str	r3, [r7, #16]
   return(result);
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	f023 0310 	bic.w	r3, r3, #16
 8005c2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	330c      	adds	r3, #12
 8005c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c38:	623a      	str	r2, [r7, #32]
 8005c3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3c:	69f9      	ldr	r1, [r7, #28]
 8005c3e:	6a3a      	ldr	r2, [r7, #32]
 8005c40:	e841 2300 	strex	r3, r2, [r1]
 8005c44:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1e5      	bne.n	8005c18 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0310 	and.w	r3, r3, #16
 8005c56:	2b10      	cmp	r3, #16
 8005c58:	d10a      	bne.n	8005c70 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60fb      	str	r3, [r7, #12]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	60fb      	str	r3, [r7, #12]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	60fb      	str	r3, [r7, #12]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c74:	4619      	mov	r1, r3
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7ff fdd4 	bl	8005824 <HAL_UARTEx_RxEventCallback>
 8005c7c:	e002      	b.n	8005c84 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7fc ff82 	bl	8002b88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	e002      	b.n	8005c8e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	e000      	b.n	8005c8e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c8c:	2302      	movs	r3, #2
  }
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3730      	adds	r7, #48	@ 0x30
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c9c:	b0c0      	sub	sp, #256	@ 0x100
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cb4:	68d9      	ldr	r1, [r3, #12]
 8005cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	ea40 0301 	orr.w	r3, r0, r1
 8005cc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cdc:	69db      	ldr	r3, [r3, #28]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005cf0:	f021 010c 	bic.w	r1, r1, #12
 8005cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005cfe:	430b      	orrs	r3, r1
 8005d00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d12:	6999      	ldr	r1, [r3, #24]
 8005d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	ea40 0301 	orr.w	r3, r0, r1
 8005d1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	4b8f      	ldr	r3, [pc, #572]	@ (8005f64 <UART_SetConfig+0x2cc>)
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d005      	beq.n	8005d38 <UART_SetConfig+0xa0>
 8005d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4b8d      	ldr	r3, [pc, #564]	@ (8005f68 <UART_SetConfig+0x2d0>)
 8005d34:	429a      	cmp	r2, r3
 8005d36:	d104      	bne.n	8005d42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d38:	f7fe f85c 	bl	8003df4 <HAL_RCC_GetPCLK2Freq>
 8005d3c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005d40:	e003      	b.n	8005d4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d42:	f7fe f843 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
 8005d46:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d4e:	69db      	ldr	r3, [r3, #28]
 8005d50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d54:	f040 810c 	bne.w	8005f70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005d62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005d66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005d6a:	4622      	mov	r2, r4
 8005d6c:	462b      	mov	r3, r5
 8005d6e:	1891      	adds	r1, r2, r2
 8005d70:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005d72:	415b      	adcs	r3, r3
 8005d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005d7a:	4621      	mov	r1, r4
 8005d7c:	eb12 0801 	adds.w	r8, r2, r1
 8005d80:	4629      	mov	r1, r5
 8005d82:	eb43 0901 	adc.w	r9, r3, r1
 8005d86:	f04f 0200 	mov.w	r2, #0
 8005d8a:	f04f 0300 	mov.w	r3, #0
 8005d8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d9a:	4690      	mov	r8, r2
 8005d9c:	4699      	mov	r9, r3
 8005d9e:	4623      	mov	r3, r4
 8005da0:	eb18 0303 	adds.w	r3, r8, r3
 8005da4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005da8:	462b      	mov	r3, r5
 8005daa:	eb49 0303 	adc.w	r3, r9, r3
 8005dae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005dbe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005dc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005dc6:	460b      	mov	r3, r1
 8005dc8:	18db      	adds	r3, r3, r3
 8005dca:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dcc:	4613      	mov	r3, r2
 8005dce:	eb42 0303 	adc.w	r3, r2, r3
 8005dd2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005dd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005dd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ddc:	f7fa fd02 	bl	80007e4 <__aeabi_uldivmod>
 8005de0:	4602      	mov	r2, r0
 8005de2:	460b      	mov	r3, r1
 8005de4:	4b61      	ldr	r3, [pc, #388]	@ (8005f6c <UART_SetConfig+0x2d4>)
 8005de6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	011c      	lsls	r4, r3, #4
 8005dee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df2:	2200      	movs	r2, #0
 8005df4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005df8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005dfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005e00:	4642      	mov	r2, r8
 8005e02:	464b      	mov	r3, r9
 8005e04:	1891      	adds	r1, r2, r2
 8005e06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005e08:	415b      	adcs	r3, r3
 8005e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005e10:	4641      	mov	r1, r8
 8005e12:	eb12 0a01 	adds.w	sl, r2, r1
 8005e16:	4649      	mov	r1, r9
 8005e18:	eb43 0b01 	adc.w	fp, r3, r1
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e30:	4692      	mov	sl, r2
 8005e32:	469b      	mov	fp, r3
 8005e34:	4643      	mov	r3, r8
 8005e36:	eb1a 0303 	adds.w	r3, sl, r3
 8005e3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e3e:	464b      	mov	r3, r9
 8005e40:	eb4b 0303 	adc.w	r3, fp, r3
 8005e44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005e58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	18db      	adds	r3, r3, r3
 8005e60:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e62:	4613      	mov	r3, r2
 8005e64:	eb42 0303 	adc.w	r3, r2, r3
 8005e68:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005e6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005e72:	f7fa fcb7 	bl	80007e4 <__aeabi_uldivmod>
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f6c <UART_SetConfig+0x2d4>)
 8005e7e:	fba3 2301 	umull	r2, r3, r3, r1
 8005e82:	095b      	lsrs	r3, r3, #5
 8005e84:	2264      	movs	r2, #100	@ 0x64
 8005e86:	fb02 f303 	mul.w	r3, r2, r3
 8005e8a:	1acb      	subs	r3, r1, r3
 8005e8c:	00db      	lsls	r3, r3, #3
 8005e8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005e92:	4b36      	ldr	r3, [pc, #216]	@ (8005f6c <UART_SetConfig+0x2d4>)
 8005e94:	fba3 2302 	umull	r2, r3, r3, r2
 8005e98:	095b      	lsrs	r3, r3, #5
 8005e9a:	005b      	lsls	r3, r3, #1
 8005e9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ea0:	441c      	add	r4, r3
 8005ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005eac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005eb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005eb4:	4642      	mov	r2, r8
 8005eb6:	464b      	mov	r3, r9
 8005eb8:	1891      	adds	r1, r2, r2
 8005eba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005ebc:	415b      	adcs	r3, r3
 8005ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ec0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ec4:	4641      	mov	r1, r8
 8005ec6:	1851      	adds	r1, r2, r1
 8005ec8:	6339      	str	r1, [r7, #48]	@ 0x30
 8005eca:	4649      	mov	r1, r9
 8005ecc:	414b      	adcs	r3, r1
 8005ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ed0:	f04f 0200 	mov.w	r2, #0
 8005ed4:	f04f 0300 	mov.w	r3, #0
 8005ed8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005edc:	4659      	mov	r1, fp
 8005ede:	00cb      	lsls	r3, r1, #3
 8005ee0:	4651      	mov	r1, sl
 8005ee2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ee6:	4651      	mov	r1, sl
 8005ee8:	00ca      	lsls	r2, r1, #3
 8005eea:	4610      	mov	r0, r2
 8005eec:	4619      	mov	r1, r3
 8005eee:	4603      	mov	r3, r0
 8005ef0:	4642      	mov	r2, r8
 8005ef2:	189b      	adds	r3, r3, r2
 8005ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ef8:	464b      	mov	r3, r9
 8005efa:	460a      	mov	r2, r1
 8005efc:	eb42 0303 	adc.w	r3, r2, r3
 8005f00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005f10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005f14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005f18:	460b      	mov	r3, r1
 8005f1a:	18db      	adds	r3, r3, r3
 8005f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f1e:	4613      	mov	r3, r2
 8005f20:	eb42 0303 	adc.w	r3, r2, r3
 8005f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005f2e:	f7fa fc59 	bl	80007e4 <__aeabi_uldivmod>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	4b0d      	ldr	r3, [pc, #52]	@ (8005f6c <UART_SetConfig+0x2d4>)
 8005f38:	fba3 1302 	umull	r1, r3, r3, r2
 8005f3c:	095b      	lsrs	r3, r3, #5
 8005f3e:	2164      	movs	r1, #100	@ 0x64
 8005f40:	fb01 f303 	mul.w	r3, r1, r3
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	3332      	adds	r3, #50	@ 0x32
 8005f4a:	4a08      	ldr	r2, [pc, #32]	@ (8005f6c <UART_SetConfig+0x2d4>)
 8005f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f50:	095b      	lsrs	r3, r3, #5
 8005f52:	f003 0207 	and.w	r2, r3, #7
 8005f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4422      	add	r2, r4
 8005f5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005f60:	e106      	b.n	8006170 <UART_SetConfig+0x4d8>
 8005f62:	bf00      	nop
 8005f64:	40011000 	.word	0x40011000
 8005f68:	40011400 	.word	0x40011400
 8005f6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f74:	2200      	movs	r2, #0
 8005f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005f7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005f7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005f82:	4642      	mov	r2, r8
 8005f84:	464b      	mov	r3, r9
 8005f86:	1891      	adds	r1, r2, r2
 8005f88:	6239      	str	r1, [r7, #32]
 8005f8a:	415b      	adcs	r3, r3
 8005f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f92:	4641      	mov	r1, r8
 8005f94:	1854      	adds	r4, r2, r1
 8005f96:	4649      	mov	r1, r9
 8005f98:	eb43 0501 	adc.w	r5, r3, r1
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	f04f 0300 	mov.w	r3, #0
 8005fa4:	00eb      	lsls	r3, r5, #3
 8005fa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005faa:	00e2      	lsls	r2, r4, #3
 8005fac:	4614      	mov	r4, r2
 8005fae:	461d      	mov	r5, r3
 8005fb0:	4643      	mov	r3, r8
 8005fb2:	18e3      	adds	r3, r4, r3
 8005fb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fb8:	464b      	mov	r3, r9
 8005fba:	eb45 0303 	adc.w	r3, r5, r3
 8005fbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005fd2:	f04f 0200 	mov.w	r2, #0
 8005fd6:	f04f 0300 	mov.w	r3, #0
 8005fda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005fde:	4629      	mov	r1, r5
 8005fe0:	008b      	lsls	r3, r1, #2
 8005fe2:	4621      	mov	r1, r4
 8005fe4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fe8:	4621      	mov	r1, r4
 8005fea:	008a      	lsls	r2, r1, #2
 8005fec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ff0:	f7fa fbf8 	bl	80007e4 <__aeabi_uldivmod>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4b60      	ldr	r3, [pc, #384]	@ (800617c <UART_SetConfig+0x4e4>)
 8005ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8005ffe:	095b      	lsrs	r3, r3, #5
 8006000:	011c      	lsls	r4, r3, #4
 8006002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006006:	2200      	movs	r2, #0
 8006008:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800600c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006010:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006014:	4642      	mov	r2, r8
 8006016:	464b      	mov	r3, r9
 8006018:	1891      	adds	r1, r2, r2
 800601a:	61b9      	str	r1, [r7, #24]
 800601c:	415b      	adcs	r3, r3
 800601e:	61fb      	str	r3, [r7, #28]
 8006020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006024:	4641      	mov	r1, r8
 8006026:	1851      	adds	r1, r2, r1
 8006028:	6139      	str	r1, [r7, #16]
 800602a:	4649      	mov	r1, r9
 800602c:	414b      	adcs	r3, r1
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	f04f 0200 	mov.w	r2, #0
 8006034:	f04f 0300 	mov.w	r3, #0
 8006038:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800603c:	4659      	mov	r1, fp
 800603e:	00cb      	lsls	r3, r1, #3
 8006040:	4651      	mov	r1, sl
 8006042:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006046:	4651      	mov	r1, sl
 8006048:	00ca      	lsls	r2, r1, #3
 800604a:	4610      	mov	r0, r2
 800604c:	4619      	mov	r1, r3
 800604e:	4603      	mov	r3, r0
 8006050:	4642      	mov	r2, r8
 8006052:	189b      	adds	r3, r3, r2
 8006054:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006058:	464b      	mov	r3, r9
 800605a:	460a      	mov	r2, r1
 800605c:	eb42 0303 	adc.w	r3, r2, r3
 8006060:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800606e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006070:	f04f 0200 	mov.w	r2, #0
 8006074:	f04f 0300 	mov.w	r3, #0
 8006078:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800607c:	4649      	mov	r1, r9
 800607e:	008b      	lsls	r3, r1, #2
 8006080:	4641      	mov	r1, r8
 8006082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006086:	4641      	mov	r1, r8
 8006088:	008a      	lsls	r2, r1, #2
 800608a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800608e:	f7fa fba9 	bl	80007e4 <__aeabi_uldivmod>
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	4611      	mov	r1, r2
 8006098:	4b38      	ldr	r3, [pc, #224]	@ (800617c <UART_SetConfig+0x4e4>)
 800609a:	fba3 2301 	umull	r2, r3, r3, r1
 800609e:	095b      	lsrs	r3, r3, #5
 80060a0:	2264      	movs	r2, #100	@ 0x64
 80060a2:	fb02 f303 	mul.w	r3, r2, r3
 80060a6:	1acb      	subs	r3, r1, r3
 80060a8:	011b      	lsls	r3, r3, #4
 80060aa:	3332      	adds	r3, #50	@ 0x32
 80060ac:	4a33      	ldr	r2, [pc, #204]	@ (800617c <UART_SetConfig+0x4e4>)
 80060ae:	fba2 2303 	umull	r2, r3, r2, r3
 80060b2:	095b      	lsrs	r3, r3, #5
 80060b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060b8:	441c      	add	r4, r3
 80060ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060be:	2200      	movs	r2, #0
 80060c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80060c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80060c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	1891      	adds	r1, r2, r2
 80060ce:	60b9      	str	r1, [r7, #8]
 80060d0:	415b      	adcs	r3, r3
 80060d2:	60fb      	str	r3, [r7, #12]
 80060d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060d8:	4641      	mov	r1, r8
 80060da:	1851      	adds	r1, r2, r1
 80060dc:	6039      	str	r1, [r7, #0]
 80060de:	4649      	mov	r1, r9
 80060e0:	414b      	adcs	r3, r1
 80060e2:	607b      	str	r3, [r7, #4]
 80060e4:	f04f 0200 	mov.w	r2, #0
 80060e8:	f04f 0300 	mov.w	r3, #0
 80060ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80060f0:	4659      	mov	r1, fp
 80060f2:	00cb      	lsls	r3, r1, #3
 80060f4:	4651      	mov	r1, sl
 80060f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060fa:	4651      	mov	r1, sl
 80060fc:	00ca      	lsls	r2, r1, #3
 80060fe:	4610      	mov	r0, r2
 8006100:	4619      	mov	r1, r3
 8006102:	4603      	mov	r3, r0
 8006104:	4642      	mov	r2, r8
 8006106:	189b      	adds	r3, r3, r2
 8006108:	66bb      	str	r3, [r7, #104]	@ 0x68
 800610a:	464b      	mov	r3, r9
 800610c:	460a      	mov	r2, r1
 800610e:	eb42 0303 	adc.w	r3, r2, r3
 8006112:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	663b      	str	r3, [r7, #96]	@ 0x60
 800611e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800612c:	4649      	mov	r1, r9
 800612e:	008b      	lsls	r3, r1, #2
 8006130:	4641      	mov	r1, r8
 8006132:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006136:	4641      	mov	r1, r8
 8006138:	008a      	lsls	r2, r1, #2
 800613a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800613e:	f7fa fb51 	bl	80007e4 <__aeabi_uldivmod>
 8006142:	4602      	mov	r2, r0
 8006144:	460b      	mov	r3, r1
 8006146:	4b0d      	ldr	r3, [pc, #52]	@ (800617c <UART_SetConfig+0x4e4>)
 8006148:	fba3 1302 	umull	r1, r3, r3, r2
 800614c:	095b      	lsrs	r3, r3, #5
 800614e:	2164      	movs	r1, #100	@ 0x64
 8006150:	fb01 f303 	mul.w	r3, r1, r3
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	011b      	lsls	r3, r3, #4
 8006158:	3332      	adds	r3, #50	@ 0x32
 800615a:	4a08      	ldr	r2, [pc, #32]	@ (800617c <UART_SetConfig+0x4e4>)
 800615c:	fba2 2303 	umull	r2, r3, r2, r3
 8006160:	095b      	lsrs	r3, r3, #5
 8006162:	f003 020f 	and.w	r2, r3, #15
 8006166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4422      	add	r2, r4
 800616e:	609a      	str	r2, [r3, #8]
}
 8006170:	bf00      	nop
 8006172:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006176:	46bd      	mov	sp, r7
 8006178:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800617c:	51eb851f 	.word	0x51eb851f

08006180 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8006180:	b480      	push	{r7}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	6812      	ldr	r2, [r2, #0]
 8006198:	f023 0101 	bic.w	r1, r3, #1
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	2b08      	cmp	r3, #8
 80061a8:	d102      	bne.n	80061b0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80061aa:	2340      	movs	r3, #64	@ 0x40
 80061ac:	617b      	str	r3, [r7, #20]
 80061ae:	e001      	b.n	80061b4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80061b0:	2300      	movs	r3, #0
 80061b2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80061c0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80061c6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80061cc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80061d2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80061d8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80061de:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 80061e4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 80061ea:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80061f0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80061f6:	4313      	orrs	r3, r2
 80061f8:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	699b      	ldr	r3, [r3, #24]
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	4313      	orrs	r3, r2
 8006202:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800620e:	4b10      	ldr	r3, [pc, #64]	@ (8006250 <FSMC_NORSRAM_Init+0xd0>)
 8006210:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006218:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8006220:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	43db      	mvns	r3, r3
 8006230:	ea02 0103 	and.w	r1, r2, r3
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	4319      	orrs	r1, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	371c      	adds	r7, #28
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	0008fb7f 	.word	0x0008fb7f

08006254 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800626a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006272:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800627a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	3b01      	subs	r3, #1
 8006282:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8006284:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	3b02      	subs	r3, #2
 800628c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800628e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 800629a:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3714      	adds	r7, #20
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	607a      	str	r2, [r7, #4]
 80062bc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062c4:	d11d      	bne.n	8006302 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80062ce:	4b13      	ldr	r3, [pc, #76]	@ (800631c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80062d0:	4013      	ands	r3, r2
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	6811      	ldr	r1, [r2, #0]
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	6852      	ldr	r2, [r2, #4]
 80062da:	0112      	lsls	r2, r2, #4
 80062dc:	4311      	orrs	r1, r2
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	6892      	ldr	r2, [r2, #8]
 80062e2:	0212      	lsls	r2, r2, #8
 80062e4:	4311      	orrs	r1, r2
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	6992      	ldr	r2, [r2, #24]
 80062ea:	4311      	orrs	r1, r2
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	68d2      	ldr	r2, [r2, #12]
 80062f0:	0412      	lsls	r2, r2, #16
 80062f2:	430a      	orrs	r2, r1
 80062f4:	ea43 0102 	orr.w	r1, r3, r2
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006300:	e005      	b.n	800630e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800630a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3714      	adds	r7, #20
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	cff00000 	.word	0xcff00000

08006320 <memset>:
 8006320:	4402      	add	r2, r0
 8006322:	4603      	mov	r3, r0
 8006324:	4293      	cmp	r3, r2
 8006326:	d100      	bne.n	800632a <memset+0xa>
 8006328:	4770      	bx	lr
 800632a:	f803 1b01 	strb.w	r1, [r3], #1
 800632e:	e7f9      	b.n	8006324 <memset+0x4>

08006330 <__libc_init_array>:
 8006330:	b570      	push	{r4, r5, r6, lr}
 8006332:	4d0d      	ldr	r5, [pc, #52]	@ (8006368 <__libc_init_array+0x38>)
 8006334:	4c0d      	ldr	r4, [pc, #52]	@ (800636c <__libc_init_array+0x3c>)
 8006336:	1b64      	subs	r4, r4, r5
 8006338:	10a4      	asrs	r4, r4, #2
 800633a:	2600      	movs	r6, #0
 800633c:	42a6      	cmp	r6, r4
 800633e:	d109      	bne.n	8006354 <__libc_init_array+0x24>
 8006340:	4d0b      	ldr	r5, [pc, #44]	@ (8006370 <__libc_init_array+0x40>)
 8006342:	4c0c      	ldr	r4, [pc, #48]	@ (8006374 <__libc_init_array+0x44>)
 8006344:	f000 f818 	bl	8006378 <_init>
 8006348:	1b64      	subs	r4, r4, r5
 800634a:	10a4      	asrs	r4, r4, #2
 800634c:	2600      	movs	r6, #0
 800634e:	42a6      	cmp	r6, r4
 8006350:	d105      	bne.n	800635e <__libc_init_array+0x2e>
 8006352:	bd70      	pop	{r4, r5, r6, pc}
 8006354:	f855 3b04 	ldr.w	r3, [r5], #4
 8006358:	4798      	blx	r3
 800635a:	3601      	adds	r6, #1
 800635c:	e7ee      	b.n	800633c <__libc_init_array+0xc>
 800635e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006362:	4798      	blx	r3
 8006364:	3601      	adds	r6, #1
 8006366:	e7f2      	b.n	800634e <__libc_init_array+0x1e>
 8006368:	080093a0 	.word	0x080093a0
 800636c:	080093a0 	.word	0x080093a0
 8006370:	080093a0 	.word	0x080093a0
 8006374:	080093a4 	.word	0x080093a4

08006378 <_init>:
 8006378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800637a:	bf00      	nop
 800637c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800637e:	bc08      	pop	{r3}
 8006380:	469e      	mov	lr, r3
 8006382:	4770      	bx	lr

08006384 <_fini>:
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006386:	bf00      	nop
 8006388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638a:	bc08      	pop	{r3}
 800638c:	469e      	mov	lr, r3
 800638e:	4770      	bx	lr
