<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XINU: include/uart.h File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XINU
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/d48/uart_8h__dep__incl.png" border="0" usemap="#include_2uart_8hdep" alt=""/></div>
<map name="include_2uart_8hdep" id="include_2uart_8hdep">
<area shape="rect" id="node2" href="../../d2/dbe/xinu_8h.html" title="全てのシステムヘッダファイルをインクルードする。 " alt="" coords="2757,80,2859,107"/>
<area shape="rect" id="node3" href="../../d1/df2/fprintf_8c.html" title="lib/fprintf.c" alt="" coords="5,155,88,181"/>
<area shape="rect" id="node4" href="../../d7/dd4/getchar_8c.html" title="STDIN（標準入力）から文字を読み込む。 " alt="" coords="112,155,205,181"/>
<area shape="rect" id="node5" href="../../d1/d3d/printf_8c.html" title="lib/printf.c" alt="" coords="230,155,309,181"/>
<area shape="rect" id="node6" href="../../db/de0/putchar_8c.html" title="lib/putchar.c" alt="" coords="333,155,427,181"/>
<area shape="rect" id="node7" href="../../d1/d94/config_2conf_8c.html" title="config/conf.c" alt="" coords="451,155,549,181"/>
<area shape="rect" id="node8" href="../../d6/d94/arp_8c.html" title="net/arp.c" alt="" coords="573,155,646,181"/>
<area shape="rect" id="node9" href="../../d8/d5c/arp__dump_8c.html" title="RPキャッシュエントリの内容を表示する。 " alt="" coords="671,155,783,181"/>
<area shape="rect" id="node10" href="../../dd/d53/dhcp_8c.html" title="net/dhcp.c" alt="" coords="807,155,889,181"/>
<area shape="rect" id="node11" href="../../d9/d54/dns_8c.html" title="net/dns.c" alt="" coords="914,155,990,181"/>
<area shape="rect" id="node12" href="../../d4/d99/dot2ip_8c.html" title="net/dot2ip.c" alt="" coords="1015,155,1105,181"/>
<area shape="rect" id="node13" href="../../db/da9/hexdump_8c.html" title="net/hexdump.c" alt="" coords="1130,155,1238,181"/>
<area shape="rect" id="node14" href="../../df/d61/icmp_8c.html" title="net/icmp.c" alt="" coords="1263,155,1345,181"/>
<area shape="rect" id="node15" href="../../d0/dc8/ip_8c.html" title="net/ip.c" alt="" coords="1370,155,1435,181"/>
<area shape="rect" id="node16" href="../../d7/d5f/net_8c.html" title="net/net.c" alt="" coords="1459,155,1533,181"/>
<area shape="rect" id="node17" href="../../d8/db4/pdump_8c.html" title="net/pdump.c" alt="" coords="1557,155,1651,181"/>
<area shape="rect" id="node18" href="../../d4/d9f/tftp_8c.html" title="net/tftp.c" alt="" coords="1676,155,1751,181"/>
<area shape="rect" id="node19" href="../../dd/dc4/udp_8c.html" title="net/udp.c" alt="" coords="1775,155,1851,181"/>
<area shape="rect" id="node20" href="../../d1/dbb/addargs_8c.html" title="XINUシェルが作成したコマンドプロセスのスタックに引数argv（任意個）のローカルコピーを追加する。 ..." alt="" coords="1875,155,1986,181"/>
<area shape="rect" id="node21" href="../../d2/d95/lexan_8c.html" title="shell/lexan.c" alt="" coords="2010,155,2105,181"/>
<area shape="rect" id="node22" href="../../d6/d4f/shell_8c.html" title="shell/shell.c" alt="" coords="2129,155,2220,181"/>
<area shape="rect" id="node23" href="../../dd/db7/xsh__argecho_8c.html" title="引数を順に表示する。 " alt="" coords="2244,155,2383,181"/>
<area shape="rect" id="node24" href="../../dc/dac/xsh__arp_8c.html" title="shell/xsh_arp.c" alt="" coords="2407,155,2518,181"/>
<area shape="rect" id="node25" href="../../d0/d1c/xsh__cat_8c.html" title="shell/xsh_cat.c" alt="" coords="2542,155,2653,181"/>
<area shape="rect" id="node26" href="../../dd/dc0/xsh__clear_8c.html" title="shell/xsh_clear.c" alt="" coords="2677,155,2797,181"/>
<area shape="rect" id="node27" href="../../dd/d6b/xsh__date_8c.html" title="shell/xsh_date.c" alt="" coords="2821,155,2939,181"/>
<area shape="rect" id="node28" href="../../d1/d5e/xsh__devdump_8c.html" title="shell/xsh_devdump.c" alt="" coords="2963,155,3109,181"/>
<area shape="rect" id="node29" href="../../d6/d6d/xsh__echo_8c.html" title="shell/xsh_echo.c" alt="" coords="3133,155,3253,181"/>
<area shape="rect" id="node30" href="../../d0/df4/xsh__exit_8c.html" title="XINUシェルにおけるexitコマンドを提供する。 " alt="" coords="3278,155,3391,181"/>
<area shape="rect" id="node31" href="../../d4/dfe/xsh__help_8c.html" title="shell/xsh_help.c" alt="" coords="3415,155,3531,181"/>
<area shape="rect" id="node32" href="../../da/d0a/xsh__kill_8c.html" title="shell/xsh_kill.c" alt="" coords="3555,155,3663,181"/>
<area shape="rect" id="node33" href="../../dd/dab/xsh__ls_8c.html" title="shell/xsh_ls.c" alt="" coords="3687,155,3790,181"/>
<area shape="rect" id="node34" href="../../de/d8d/xsh__memdump_8c.html" title="shell/xsh_memdump.c" alt="" coords="3814,155,3967,181"/>
<area shape="rect" id="node35" href="../../d8/d0c/xsh__memstat_8c.html" title="shell/xsh_memstat.c" alt="" coords="3991,155,4134,181"/>
<area shape="rect" id="node36" href="../../d8/dcd/xsh__netinfo_8c.html" title="shell/xsh_netinfo.c" alt="" coords="4159,155,4289,181"/>
<area shape="rect" id="node37" href="../../da/dc8/xsh__ping_8c.html" title="shell/xsh_ping.c" alt="" coords="4314,155,4430,181"/>
<area shape="rect" id="node38" href="../../df/d99/xsh__ps_8c.html" title="shell/xsh_ps.c" alt="" coords="4455,155,4561,181"/>
<area shape="rect" id="node39" href="../../d4/da3/xsh__rdstest_8c.html" title="shell/xsh_rdstest.c" alt="" coords="4586,155,4718,181"/>
<area shape="rect" id="node40" href="../../d5/d78/xsh__sleep_8c.html" title="shell/xsh_sleep.c" alt="" coords="4743,155,4865,181"/>
<area shape="rect" id="node41" href="../../df/d55/xsh__udpdump_8c.html" title="shell/xsh_udpdump.c" alt="" coords="4890,155,5035,181"/>
<area shape="rect" id="node42" href="../../db/d9f/xsh__udpecho_8c.html" title="shell/xsh_udpecho.c" alt="" coords="5060,155,5201,181"/>
<area shape="rect" id="node43" href="../../d7/d5d/xsh__udpserver_8c.html" title="shell/xsh_udpserver.c" alt="" coords="5225,155,5375,181"/>
<area shape="rect" id="node44" href="../../d9/dd8/xsh__uptime_8c.html" title="shell/xsh_uptime.c" alt="" coords="5399,155,5529,181"/>
<area shape="rect" id="node45" href="../../dc/d82/ascdate_8c.html" title="system/ascdate.c" alt="" coords="5554,155,5681,181"/>
<area shape="rect" id="node46" href="../../d7/da4/bufinit_8c.html" title="バッファプールデータ構造を初期化する。 " alt="" coords="5705,155,5820,181"/>
<area shape="rect" id="node47" href="../../d7/d41/chprio_8c.html" title="プロセスのスケジューリング優先度を変更する。 " alt="" coords="5844,155,5959,181"/>
<area shape="rect" id="node48" href="../../d8/de3/clkhandler_8c.html" title="system/clkhandler.c" alt="" coords="5983,155,6121,181"/>
<area shape="rect" id="node49" href="../../d9/dcb/clkinit_8c.html" title="system/clkinit.c" alt="" coords="6145,155,6260,181"/>
<area shape="rect" id="node50" href="../../d9/d22/close_8c.html" title="system/close.c" alt="" coords="6285,155,6395,181"/>
</map>
</div>
</div>
<p><a href="../../d2/d86/uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/df8/structuart__csreg.html">uart_csreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aad9b18dabfc841d3265a4dcc533aba18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#aad9b18dabfc841d3265a4dcc533aba18">dll</a>&#160;&#160;&#160;buffer		/* divisor latch (low <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a>)		*/</td></tr>
<tr class="separator:aad9b18dabfc841d3265a4dcc533aba18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a62171b0df32c4ef4be621011c47d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#af3a62171b0df32c4ef4be621011c47d1">dlm</a>&#160;&#160;&#160;ier		/* divisor latch (high <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a>)		*/</td></tr>
<tr class="separator:af3a62171b0df32c4ef4be621011c47d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33223337e3cbd689184b5b8040b172f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a33223337e3cbd689184b5b8040b172f2">fcr</a>&#160;&#160;&#160;iir		/* FIFO <a class="el" href="../../de/de3/control_8c.html#a334f91f9f8fc7b7ba17eff604bf476e2">control</a> (when written)		*/</td></tr>
<tr class="separator:a33223337e3cbd689184b5b8040b172f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbca37ae7185d87537aec6963550a14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#abbca37ae7185d87537aec6963550a14d">rbr</a>&#160;&#160;&#160;buffer		/* <a class="el" href="../../dc/da3/receive_8c.html#aa26f1e530912c25cd4051a3580ea6bad">receive</a> buffer (when <a class="el" href="../../d2/d16/read_8c.html#a24b680b37674fdc4073cea44888cb60e">read</a>)		*/</td></tr>
<tr class="separator:abbca37ae7185d87537aec6963550a14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d4ed5339c584e55670969c503bd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ac74d4ed5339c584e55670969c503bd99">thr</a>&#160;&#160;&#160;buffer		/* transmit hold (when written)		*/</td></tr>
<tr class="separator:ac74d4ed5339c584e55670969c503bd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfaa849bfef4478883e6717c65fc8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a1dfaa849bfef4478883e6717c65fc8a3">UART0_PADRX_ADDR</a>&#160;&#160;&#160;0x44E10970</td></tr>
<tr class="separator:a1dfaa849bfef4478883e6717c65fc8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3e1a757e1c8e89ef670adf62d88530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a4d3e1a757e1c8e89ef670adf62d88530">UART0_PADRX_MODE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4d3e1a757e1c8e89ef670adf62d88530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510e11ec3a9dcde5c3505cecc08abd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a510e11ec3a9dcde5c3505cecc08abd4f">UART0_PADTX_ADDR</a>&#160;&#160;&#160;0x44E10974</td></tr>
<tr class="separator:a510e11ec3a9dcde5c3505cecc08abd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874476c5f1d0c774140fd97699110cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a874476c5f1d0c774140fd97699110cf3">UART0_PADTX_MODE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a874476c5f1d0c774140fd97699110cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348c212ba98bb7076e2d7c95899bfa28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a348c212ba98bb7076e2d7c95899bfa28">UART1_CLKCTRL_ADDR</a>&#160;&#160;&#160;0x44e0006c</td></tr>
<tr class="separator:a348c212ba98bb7076e2d7c95899bfa28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f68cf0cd0422a1f55d6e921a51fb1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a3f68cf0cd0422a1f55d6e921a51fb1b8">UART1_CLKCTRL_EN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a3f68cf0cd0422a1f55d6e921a51fb1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429bd8b16519a8e3c9cbed6b92a655f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a429bd8b16519a8e3c9cbed6b92a655f5">UART1_PADRX_ADDR</a>&#160;&#160;&#160;0x44E10980</td></tr>
<tr class="separator:a429bd8b16519a8e3c9cbed6b92a655f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ca53b0527e2e9e4afa660a33986443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a05ca53b0527e2e9e4afa660a33986443">UART1_PADRX_MODE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a05ca53b0527e2e9e4afa660a33986443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf97b9e55003fab1fa30fae7a7232d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#abf97b9e55003fab1fa30fae7a7232d5f">UART1_PADTX_ADDR</a>&#160;&#160;&#160;0x44E10984</td></tr>
<tr class="separator:abf97b9e55003fab1fa30fae7a7232d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea9265510c5cee0a65a942088999420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a7ea9265510c5cee0a65a942088999420">UART1_PADTX_MODE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7ea9265510c5cee0a65a942088999420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fac9153314479ad0ad495d752f0224a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a1fac9153314479ad0ad495d752f0224a">UART_BAUD</a>&#160;&#160;&#160;115200	/* Default console baud rate.		*/</td></tr>
<tr class="separator:a1fac9153314479ad0ad495d752f0224a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a7ff21e0cfc73a2db80c3907c5cac5a61">UART_DLL</a>&#160;&#160;&#160;26	/* value for low <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a> of divisor latch	*/</td></tr>
<tr class="separator:a7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f95172026aa533407e357e73b04551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a63f95172026aa533407e357e73b04551">UART_DLM</a>&#160;&#160;&#160;0	/* value for high <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a> of divisor latch	*/</td></tr>
<tr class="separator:a63f95172026aa533407e357e73b04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b77b272d32583246ab0c3e666e0ce04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a3b77b272d32583246ab0c3e666e0ce04">UART_FCR_EFIFO</a>&#160;&#160;&#160;0x01	/* Enable in and out hardware FIFOs	*/</td></tr>
<tr class="separator:a3b77b272d32583246ab0c3e666e0ce04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f32b60cc9b7f34761233eba51f035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a420f32b60cc9b7f34761233eba51f035">UART_FCR_RRESET</a>&#160;&#160;&#160;0x02	/* Reset receiver FIFO			*/</td></tr>
<tr class="separator:a420f32b60cc9b7f34761233eba51f035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e11a0de850b49ed2287a35f6f9e1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a69e11a0de850b49ed2287a35f6f9e1a4">UART_FCR_TRESET</a>&#160;&#160;&#160;0x04	/* Reset transmit FIFO			*/</td></tr>
<tr class="separator:a69e11a0de850b49ed2287a35f6f9e1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4268370c68d07c5b9367822e6bbc8fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a4268370c68d07c5b9367822e6bbc8fd5">UART_FCR_TRIG0</a>&#160;&#160;&#160;0x00	/* RCVR FIFO trigger level one char	*/</td></tr>
<tr class="separator:a4268370c68d07c5b9367822e6bbc8fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0c8e4d3aada4655d5dbf3956987ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a9c0c8e4d3aada4655d5dbf3956987ae2">UART_FCR_TRIG1</a>&#160;&#160;&#160;0x40	/* RCVR FIFO trigger level 1/4		*/</td></tr>
<tr class="separator:a9c0c8e4d3aada4655d5dbf3956987ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6462f0db2ee4104a68bf9692bc7d6283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a6462f0db2ee4104a68bf9692bc7d6283">UART_FCR_TRIG2</a>&#160;&#160;&#160;0x80	/* RCVR FIFO trigger level 2/4		*/</td></tr>
<tr class="separator:a6462f0db2ee4104a68bf9692bc7d6283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07296f3aeab8b9fd70a260d8f249bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#af07296f3aeab8b9fd70a260d8f249bef">UART_FCR_TRIG3</a>&#160;&#160;&#160;0xC0	/* RCVR FIFO trigger level 3/4		*/</td></tr>
<tr class="separator:af07296f3aeab8b9fd70a260d8f249bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4803a40e343548aa008ac082923900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a3f4803a40e343548aa008ac082923900">UART_FIFO_SIZE</a>&#160;&#160;&#160;64	/* chars in UART onboard output FIFO	*/</td></tr>
<tr class="separator:a3f4803a40e343548aa008ac082923900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b69e1e968b57e5e8eab5466a232a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#af8b69e1e968b57e5e8eab5466a232a1e">UART_IER_ELSI</a>&#160;&#160;&#160;0x04	/* Recv line status interrupt mask	*/</td></tr>
<tr class="separator:af8b69e1e968b57e5e8eab5466a232a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd0a0e8220be6bf1dc67b5347028fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a5bd0a0e8220be6bf1dc67b5347028fb6">UART_IER_EMSI</a>&#160;&#160;&#160;0x08	/* Modem status interrupt mask		*/</td></tr>
<tr class="separator:a5bd0a0e8220be6bf1dc67b5347028fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a782acf2ae4c3135e633d54a54a9294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a0a782acf2ae4c3135e633d54a54a9294">UART_IER_ERBFI</a>&#160;&#160;&#160;0x01	/* Received data interrupt mask		*/</td></tr>
<tr class="separator:a0a782acf2ae4c3135e633d54a54a9294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9695df2475681b192265a3ac7ee8606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ab9695df2475681b192265a3ac7ee8606">UART_IER_ETBEI</a>&#160;&#160;&#160;0x02	/* Transmitter buffer empty interrupt	*/</td></tr>
<tr class="separator:ab9695df2475681b192265a3ac7ee8606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65894c11a902f320fc25d1394e800444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a65894c11a902f320fc25d1394e800444">UART_IIR_IDMASK</a>&#160;&#160;&#160;0x0E	/* 3-bit field for interrupt ID		*/</td></tr>
<tr class="separator:a65894c11a902f320fc25d1394e800444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d84ebf7b5e67a863ef7148c989950cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a8d84ebf7b5e67a863ef7148c989950cd">UART_IIR_IRQ</a>&#160;&#160;&#160;0x01	/* Interrupt pending bit		*/</td></tr>
<tr class="separator:a8d84ebf7b5e67a863ef7148c989950cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7ad0d3907b5f2f652ade4fd34dc49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a5c7ad0d3907b5f2f652ade4fd34dc49c">UART_IIR_MSC</a>&#160;&#160;&#160;0x00	/* Modem status change			*/</td></tr>
<tr class="separator:a5c7ad0d3907b5f2f652ade4fd34dc49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896460f43c49cd668cc37077fb3bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a9896460f43c49cd668cc37077fb3bb2f">UART_IIR_RDA</a>&#160;&#160;&#160;0x04	/* Receiver data available		*/</td></tr>
<tr class="separator:a9896460f43c49cd668cc37077fb3bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3523ac3fe8438c6b92108953f97ce94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a3523ac3fe8438c6b92108953f97ce94a">UART_IIR_RLSI</a>&#160;&#160;&#160;0x06	/* Receiver line status interrupt	*/</td></tr>
<tr class="separator:a3523ac3fe8438c6b92108953f97ce94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a485887843d9c0b282f31ec894699d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a83a485887843d9c0b282f31ec894699d">UART_IIR_RTO</a>&#160;&#160;&#160;0x0C	/* Receiver timed out			*/</td></tr>
<tr class="separator:a83a485887843d9c0b282f31ec894699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5beef163e4470a45938764fbe1b2200b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a5beef163e4470a45938764fbe1b2200b">UART_IIR_THRE</a>&#160;&#160;&#160;0x02	/* Transmitter holding register empty	*/</td></tr>
<tr class="separator:a5beef163e4470a45938764fbe1b2200b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27aec5387f54adb3e65b05b1669e411c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a27aec5387f54adb3e65b05b1669e411c">UART_LCR_8N1</a>&#160;&#160;&#160;0x03	/* 8 bits, no parity, 1 stop		*/</td></tr>
<tr class="separator:a27aec5387f54adb3e65b05b1669e411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ac2e0b56a5909d564e6fea1aee2aa6dc4">UART_LCR_DLAB</a>&#160;&#160;&#160;0x80	/* Divisor latch access bit		*/</td></tr>
<tr class="separator:ac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8ac527073d763bac90daba987361c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a0f8ac527073d763bac90daba987361c6">UART_LSR</a>&#160;&#160;&#160;5	/* Input&quot; Line Status Register		*/</td></tr>
<tr class="separator:a0f8ac527073d763bac90daba987361c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca4bb43e62c7085534b67576e1ddbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#aaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&#160;&#160;&#160;0x10	/* Break interrupt indicator		*/</td></tr>
<tr class="separator:aaca4bb43e62c7085534b67576e1ddbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc7d49fde8f2b393a398e6ebf1fbc00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a8cc7d49fde8f2b393a398e6ebf1fbc00">UART_LSR_DR</a>&#160;&#160;&#160;0x01	/* Data ready				*/</td></tr>
<tr class="separator:a8cc7d49fde8f2b393a398e6ebf1fbc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3f8bb82f0a253700fdb88d8c609710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#adb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&#160;&#160;&#160;0x40	/* Transmitter empty			*/</td></tr>
<tr class="separator:adb3f8bb82f0a253700fdb88d8c609710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05118527ef8873b9d7b1b0be0153019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ae05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&#160;&#160;&#160;0x20	/* Transmit-hold-register empty		*/</td></tr>
<tr class="separator:ae05118527ef8873b9d7b1b0be0153019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad764ad7ea455e53f28d2e0dcd93f7243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ad764ad7ea455e53f28d2e0dcd93f7243">UART_MCR_DTR</a>&#160;&#160;&#160;0x01    /* DTR complement 			*/</td></tr>
<tr class="separator:ad764ad7ea455e53f28d2e0dcd93f7243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3455fd892c4573cc327ae6656ae99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a3e3455fd892c4573cc327ae6656ae99c">UART_MCR_LOOP</a>&#160;&#160;&#160;0x10	/* Enable loopback test mode		*/</td></tr>
<tr class="separator:a3e3455fd892c4573cc327ae6656ae99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e69385c822a6189b106e8d848c5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a792e69385c822a6189b106e8d848c5c7">UART_MCR_OUT2</a>&#160;&#160;&#160;0x08	/* User-defined OUT2			*/</td></tr>
<tr class="separator:a792e69385c822a6189b106e8d848c5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d8e37fba0e8d8c33318645f2c7a1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#af3d8e37fba0e8d8c33318645f2c7a1c5">UART_MCR_RTS</a>&#160;&#160;&#160;0x02    /* RTS complement 			*/</td></tr>
<tr class="separator:af3d8e37fba0e8d8c33318645f2c7a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf316a84f45b6c2bc156f47d2a526ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#adbf316a84f45b6c2bc156f47d2a526ac">UART_MDR1_13X</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:adbf316a84f45b6c2bc156f47d2a526ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65997ae21ab1f36319c876188872230a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a65997ae21ab1f36319c876188872230a">UART_MDR1_16X</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a65997ae21ab1f36319c876188872230a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaad5957fede6172041568780844d034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#adaad5957fede6172041568780844d034">UART_MDR1_16XAB</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:adaad5957fede6172041568780844d034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae3b2a4bc45dfaff50a2cc4719b8a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a7ae3b2a4bc45dfaff50a2cc4719b8a27">UART_OUT_IDLE</a>&#160;&#160;&#160;0x0016	/* determine if transmit idle		*/</td></tr>
<tr class="separator:a7ae3b2a4bc45dfaff50a2cc4719b8a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162abb908dbef52a961c656833eae12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#a162abb908dbef52a961c656833eae12a">UART_SYSC_SOFTRESET</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a162abb908dbef52a961c656833eae12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fdaa0ad3649e45c20ba4231d76ed9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ab6fdaa0ad3649e45c20ba4231d76ed9a">UART_SYSS_RESETDONE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ab6fdaa0ad3649e45c20ba4231d76ed9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac554053f778819e84a6234cbc100cd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d86/uart_8h.html#ac554053f778819e84a6234cbc100cd5d">UART_TX</a>&#160;&#160;&#160;0	/* offset of transmit buffer		*/</td></tr>
<tr class="separator:ac554053f778819e84a6234cbc100cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aad9b18dabfc841d3265a4dcc533aba18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9b18dabfc841d3265a4dcc533aba18">&#9670;&nbsp;</a></span>dll</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dll&#160;&#160;&#160;buffer		/* divisor latch (low <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a>)		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00046">46</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="af3a62171b0df32c4ef4be621011c47d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a62171b0df32c4ef4be621011c47d1">&#9670;&nbsp;</a></span>dlm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dlm&#160;&#160;&#160;ier		/* divisor latch (high <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a>)		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00047">47</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a33223337e3cbd689184b5b8040b172f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33223337e3cbd689184b5b8040b172f2">&#9670;&nbsp;</a></span>fcr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define fcr&#160;&#160;&#160;iir		/* FIFO <a class="el" href="../../de/de3/control_8c.html#a334f91f9f8fc7b7ba17eff604bf476e2">control</a> (when written)		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00045">45</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="abbca37ae7185d87537aec6963550a14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbca37ae7185d87537aec6963550a14d">&#9670;&nbsp;</a></span>rbr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rbr&#160;&#160;&#160;buffer		/* <a class="el" href="../../dc/da3/receive_8c.html#aa26f1e530912c25cd4051a3580ea6bad">receive</a> buffer (when <a class="el" href="../../d2/d16/read_8c.html#a24b680b37674fdc4073cea44888cb60e">read</a>)		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00043">43</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="ac74d4ed5339c584e55670969c503bd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74d4ed5339c584e55670969c503bd99">&#9670;&nbsp;</a></span>thr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define thr&#160;&#160;&#160;buffer		/* transmit hold (when written)		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00044">44</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a1dfaa849bfef4478883e6717c65fc8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dfaa849bfef4478883e6717c65fc8a3">&#9670;&nbsp;</a></span>UART0_PADRX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PADRX_ADDR&#160;&#160;&#160;0x44E10970</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00126">126</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/dcd/platinit_8c_source.html#l00031">platinit()</a>.</p>

</div>
</div>
<a id="a4d3e1a757e1c8e89ef670adf62d88530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3e1a757e1c8e89ef670adf62d88530">&#9670;&nbsp;</a></span>UART0_PADRX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PADRX_MODE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00128">128</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/dcd/platinit_8c_source.html#l00031">platinit()</a>.</p>

</div>
</div>
<a id="a510e11ec3a9dcde5c3505cecc08abd4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510e11ec3a9dcde5c3505cecc08abd4f">&#9670;&nbsp;</a></span>UART0_PADTX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PADTX_ADDR&#160;&#160;&#160;0x44E10974</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00127">127</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/dcd/platinit_8c_source.html#l00031">platinit()</a>.</p>

</div>
</div>
<a id="a874476c5f1d0c774140fd97699110cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874476c5f1d0c774140fd97699110cf3">&#9670;&nbsp;</a></span>UART0_PADTX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_PADTX_MODE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00129">129</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/dcd/platinit_8c_source.html#l00031">platinit()</a>.</p>

</div>
</div>
<a id="a348c212ba98bb7076e2d7c95899bfa28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348c212ba98bb7076e2d7c95899bfa28">&#9670;&nbsp;</a></span>UART1_CLKCTRL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CLKCTRL_ADDR&#160;&#160;&#160;0x44e0006c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00122">122</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a3f68cf0cd0422a1f55d6e921a51fb1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f68cf0cd0422a1f55d6e921a51fb1b8">&#9670;&nbsp;</a></span>UART1_CLKCTRL_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_CLKCTRL_EN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00123">123</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a429bd8b16519a8e3c9cbed6b92a655f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429bd8b16519a8e3c9cbed6b92a655f5">&#9670;&nbsp;</a></span>UART1_PADRX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PADRX_ADDR&#160;&#160;&#160;0x44E10980</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00130">130</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a05ca53b0527e2e9e4afa660a33986443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ca53b0527e2e9e4afa660a33986443">&#9670;&nbsp;</a></span>UART1_PADRX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PADRX_MODE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00132">132</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="abf97b9e55003fab1fa30fae7a7232d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf97b9e55003fab1fa30fae7a7232d5f">&#9670;&nbsp;</a></span>UART1_PADTX_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PADTX_ADDR&#160;&#160;&#160;0x44E10984</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00131">131</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a7ea9265510c5cee0a65a942088999420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea9265510c5cee0a65a942088999420">&#9670;&nbsp;</a></span>UART1_PADTX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_PADTX_MODE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00133">133</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a1fac9153314479ad0ad495d752f0224a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fac9153314479ad0ad495d752f0224a">&#9670;&nbsp;</a></span>UART_BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_BAUD&#160;&#160;&#160;115200	/* Default console baud rate.		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00003">3</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a7ff21e0cfc73a2db80c3907c5cac5a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff21e0cfc73a2db80c3907c5cac5a61">&#9670;&nbsp;</a></span>UART_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL&#160;&#160;&#160;26	/* value for low <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a> of divisor latch	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00053">53</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="a63f95172026aa533407e357e73b04551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f95172026aa533407e357e73b04551">&#9670;&nbsp;</a></span>UART_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM&#160;&#160;&#160;0	/* value for high <a class="el" href="../../d0/daa/kernel_8h.html#a0c8186d9b9b7880309c27230bbb5e69d">byte</a> of divisor latch	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00055">55</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="a3b77b272d32583246ab0c3e666e0ce04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b77b272d32583246ab0c3e666e0ce04">&#9670;&nbsp;</a></span>UART_FCR_EFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_EFIFO&#160;&#160;&#160;0x01	/* Enable in and out hardware FIFOs	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00082">82</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="a420f32b60cc9b7f34761233eba51f035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420f32b60cc9b7f34761233eba51f035">&#9670;&nbsp;</a></span>UART_FCR_RRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_RRESET&#160;&#160;&#160;0x02	/* Reset receiver FIFO			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00083">83</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="a69e11a0de850b49ed2287a35f6f9e1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e11a0de850b49ed2287a35f6f9e1a4">&#9670;&nbsp;</a></span>UART_FCR_TRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRESET&#160;&#160;&#160;0x04	/* Reset transmit FIFO			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00084">84</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="a4268370c68d07c5b9367822e6bbc8fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4268370c68d07c5b9367822e6bbc8fd5">&#9670;&nbsp;</a></span>UART_FCR_TRIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIG0&#160;&#160;&#160;0x00	/* RCVR FIFO trigger level one char	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00085">85</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a9c0c8e4d3aada4655d5dbf3956987ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0c8e4d3aada4655d5dbf3956987ae2">&#9670;&nbsp;</a></span>UART_FCR_TRIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIG1&#160;&#160;&#160;0x40	/* RCVR FIFO trigger level 1/4		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00086">86</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a6462f0db2ee4104a68bf9692bc7d6283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6462f0db2ee4104a68bf9692bc7d6283">&#9670;&nbsp;</a></span>UART_FCR_TRIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIG2&#160;&#160;&#160;0x80	/* RCVR FIFO trigger level 2/4		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00087">87</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="af07296f3aeab8b9fd70a260d8f249bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07296f3aeab8b9fd70a260d8f249bef">&#9670;&nbsp;</a></span>UART_FCR_TRIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR_TRIG3&#160;&#160;&#160;0xC0	/* RCVR FIFO trigger level 3/4		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00088">88</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a3f4803a40e343548aa008ac082923900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4803a40e343548aa008ac082923900">&#9670;&nbsp;</a></span>UART_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FIFO_SIZE&#160;&#160;&#160;64	/* chars in UART onboard output FIFO	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00005">5</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/d0f/ttyhandle__out_8c_source.html#l00010">ttyhandle_out()</a>.</p>

</div>
</div>
<a id="af8b69e1e968b57e5e8eab5466a232a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b69e1e968b57e5e8eab5466a232a1e">&#9670;&nbsp;</a></span>UART_IER_ELSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ELSI&#160;&#160;&#160;0x04	/* Recv line status interrupt mask	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00067">67</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a5bd0a0e8220be6bf1dc67b5347028fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd0a0e8220be6bf1dc67b5347028fb6">&#9670;&nbsp;</a></span>UART_IER_EMSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_EMSI&#160;&#160;&#160;0x08	/* Modem status interrupt mask		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00068">68</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a0a782acf2ae4c3135e633d54a54a9294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a782acf2ae4c3135e633d54a54a9294">&#9670;&nbsp;</a></span>UART_IER_ERBFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ERBFI&#160;&#160;&#160;0x01	/* Received data interrupt mask		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00065">65</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../de/ddb/ttykickout_8c_source.html#l00010">ttykickout()</a>.</p>

</div>
</div>
<a id="ab9695df2475681b192265a3ac7ee8606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9695df2475681b192265a3ac7ee8606">&#9670;&nbsp;</a></span>UART_IER_ETBEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER_ETBEI&#160;&#160;&#160;0x02	/* Transmitter buffer empty interrupt	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00066">66</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/d0f/ttyhandle__out_8c_source.html#l00010">ttyhandle_out()</a>, and <a class="el" href="../../de/ddb/ttykickout_8c_source.html#l00010">ttykickout()</a>.</p>

</div>
</div>
<a id="a65894c11a902f320fc25d1394e800444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65894c11a902f320fc25d1394e800444">&#9670;&nbsp;</a></span>UART_IIR_IDMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_IDMASK&#160;&#160;&#160;0x0E	/* 3-bit field for interrupt ID		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00073">73</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a8d84ebf7b5e67a863ef7148c989950cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d84ebf7b5e67a863ef7148c989950cd">&#9670;&nbsp;</a></span>UART_IIR_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_IRQ&#160;&#160;&#160;0x01	/* Interrupt pending bit		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00072">72</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a5c7ad0d3907b5f2f652ade4fd34dc49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7ad0d3907b5f2f652ade4fd34dc49c">&#9670;&nbsp;</a></span>UART_IIR_MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_MSC&#160;&#160;&#160;0x00	/* Modem status change			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00074">74</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a9896460f43c49cd668cc37077fb3bb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9896460f43c49cd668cc37077fb3bb2f">&#9670;&nbsp;</a></span>UART_IIR_RDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_RDA&#160;&#160;&#160;0x04	/* Receiver data available		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00076">76</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a3523ac3fe8438c6b92108953f97ce94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3523ac3fe8438c6b92108953f97ce94a">&#9670;&nbsp;</a></span>UART_IIR_RLSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_RLSI&#160;&#160;&#160;0x06	/* Receiver line status interrupt	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00077">77</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a83a485887843d9c0b282f31ec894699d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a485887843d9c0b282f31ec894699d">&#9670;&nbsp;</a></span>UART_IIR_RTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_RTO&#160;&#160;&#160;0x0C	/* Receiver timed out			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00078">78</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a5beef163e4470a45938764fbe1b2200b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5beef163e4470a45938764fbe1b2200b">&#9670;&nbsp;</a></span>UART_IIR_THRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR_THRE&#160;&#160;&#160;0x02	/* Transmitter holding register empty	*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00075">75</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a27aec5387f54adb3e65b05b1669e411c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27aec5387f54adb3e65b05b1669e411c">&#9670;&nbsp;</a></span>UART_LCR_8N1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_8N1&#160;&#160;&#160;0x03	/* 8 bits, no parity, 1 stop		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00061">61</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="ac2e0b56a5909d564e6fea1aee2aa6dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e0b56a5909d564e6fea1aee2aa6dc4">&#9670;&nbsp;</a></span>UART_LCR_DLAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR_DLAB&#160;&#160;&#160;0x80	/* Divisor latch access bit		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00060">60</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="a0f8ac527073d763bac90daba987361c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8ac527073d763bac90daba987361c6">&#9670;&nbsp;</a></span>UART_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR&#160;&#160;&#160;5	/* Input&quot; Line Status Register		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00099">99</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="aaca4bb43e62c7085534b67576e1ddbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca4bb43e62c7085534b67576e1ddbeb">&#9670;&nbsp;</a></span>UART_LSR_BI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_BI&#160;&#160;&#160;0x10	/* Break interrupt indicator		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00102">102</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="a8cc7d49fde8f2b393a398e6ebf1fbc00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc7d49fde8f2b393a398e6ebf1fbc00">&#9670;&nbsp;</a></span>UART_LSR_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_DR&#160;&#160;&#160;0x01	/* Data ready				*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00101">101</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../df/d87/kprintf_8c_source.html#l00059">kgetc()</a>, and <a class="el" href="../../d4/dd1/ttyhandler_8c_source.html#l00009">ttyhandler()</a>.</p>

</div>
</div>
<a id="adb3f8bb82f0a253700fdb88d8c609710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3f8bb82f0a253700fdb88d8c609710">&#9670;&nbsp;</a></span>UART_LSR_TEMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_TEMT&#160;&#160;&#160;0x40	/* Transmitter empty			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00104">104</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="ae05118527ef8873b9d7b1b0be0153019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05118527ef8873b9d7b1b0be0153019">&#9670;&nbsp;</a></span>UART_LSR_THRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR_THRE&#160;&#160;&#160;0x20	/* Transmit-hold-register empty		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00103">103</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../df/d87/kprintf_8c_source.html#l00013">kputc()</a>.</p>

</div>
</div>
<a id="ad764ad7ea455e53f28d2e0dcd93f7243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad764ad7ea455e53f28d2e0dcd93f7243">&#9670;&nbsp;</a></span>UART_MCR_DTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_DTR&#160;&#160;&#160;0x01    /* DTR complement 			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00094">94</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a3e3455fd892c4573cc327ae6656ae99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3455fd892c4573cc327ae6656ae99c">&#9670;&nbsp;</a></span>UART_MCR_LOOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_LOOP&#160;&#160;&#160;0x10	/* Enable loopback test mode		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00095">95</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a792e69385c822a6189b106e8d848c5c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e69385c822a6189b106e8d848c5c7">&#9670;&nbsp;</a></span>UART_MCR_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_OUT2&#160;&#160;&#160;0x08	/* User-defined OUT2			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00092">92</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="af3d8e37fba0e8d8c33318645f2c7a1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d8e37fba0e8d8c33318645f2c7a1c5">&#9670;&nbsp;</a></span>UART_MCR_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR_RTS&#160;&#160;&#160;0x02    /* RTS complement 			*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00093">93</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="adbf316a84f45b6c2bc156f47d2a526ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf316a84f45b6c2bc156f47d2a526ac">&#9670;&nbsp;</a></span>UART_MDR1_13X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MDR1_13X&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00111">111</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a65997ae21ab1f36319c876188872230a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65997ae21ab1f36319c876188872230a">&#9670;&nbsp;</a></span>UART_MDR1_16X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MDR1_16X&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00109">109</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/daf/ttyinit_8c_source.html#l00017">ttyinit()</a>.</p>

</div>
</div>
<a id="adaad5957fede6172041568780844d034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaad5957fede6172041568780844d034">&#9670;&nbsp;</a></span>UART_MDR1_16XAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MDR1_16XAB&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00110">110</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a7ae3b2a4bc45dfaff50a2cc4719b8a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae3b2a4bc45dfaff50a2cc4719b8a27">&#9670;&nbsp;</a></span>UART_OUT_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_OUT_IDLE&#160;&#160;&#160;0x0016	/* determine if transmit idle		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00004">4</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a id="a162abb908dbef52a961c656833eae12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162abb908dbef52a961c656833eae12a">&#9670;&nbsp;</a></span>UART_SYSC_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYSC_SOFTRESET&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00115">115</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/dcd/platinit_8c_source.html#l00031">platinit()</a>.</p>

</div>
</div>
<a id="ab6fdaa0ad3649e45c20ba4231d76ed9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6fdaa0ad3649e45c20ba4231d76ed9a">&#9670;&nbsp;</a></span>UART_SYSS_RESETDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SYSS_RESETDONE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00119">119</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d6/dcd/platinit_8c_source.html#l00031">platinit()</a>.</p>

</div>
</div>
<a id="ac554053f778819e84a6234cbc100cd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac554053f778819e84a6234cbc100cd5d">&#9670;&nbsp;</a></span>UART_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TX&#160;&#160;&#160;0	/* offset of transmit buffer		*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d2/d86/uart_8h_source.html#l00106">106</a> of file <a class="el" href="../../d2/d86/uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
