
*** Running vivado
    with args -log bram_stn_64bit_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_stn_64bit_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bram_stn_64bit_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/gen64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.cache/ip 
Command: synth_design -top bram_stn_64bit_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 94412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/synth/bram_stn_64bit_0.vhd:68]
INFO: [Synth 8-3491] module 'bram_stn_64bit' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1681' bound to instance 'U0' of component 'bram_stn_64bit' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/synth/bram_stn_64bit_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1689]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_default_clock_driver' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1661]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (1#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (2#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (3#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_default_clock_driver' (4#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1661]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_struct' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1626]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_bram_sumoftwoneurons_64bit' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1079]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_subsystem' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:146]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_bram_cordic' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xladdsub' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:829]
INFO: [Synth 8-3491] module 'bram_stn_64bit_c_addsub_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i0/synth/bram_stn_64bit_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_64bit_c_addsub_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:914]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_c_addsub_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i0/synth/bram_stn_64bit_c_addsub_v12_0_i0.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 65 - type: integer 
	Parameter C_B_WIDTH bound to: 65 - type: integer 
	Parameter C_OUT_WIDTH bound to: 65 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i0/synth/bram_stn_64bit_c_addsub_v12_0_i0.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_c_addsub_v12_0_i0' (11#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i0/synth/bram_stn_64bit_c_addsub_v12_0_i0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xladdsub' (12#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:829]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3c06a5e127' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3c06a5e127' (13#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:242]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_77b0d315c9' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:619]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_77b0d315c9' (14#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:619]
INFO: [Synth 8-638] synthesizing module 'xldivider_generator_79a03b0c16875112cbcd92a4dcfc2dae' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1015]
INFO: [Synth 8-3491] module 'bram_stn_64bit_div_gen_v5_1_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_div_gen_v5_1_i0/synth/bram_stn_64bit_div_gen_v5_1_i0.vhd:59' bound to instance 'bram_stn_64bit_div_gen_v5_1_i0_instance' of component 'bram_stn_64bit_div_gen_v5_1_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_div_gen_v5_1_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_div_gen_v5_1_i0/synth/bram_stn_64bit_div_gen_v5_1_i0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 71 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 64 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 64 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 72 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_18' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_div_gen_v5_1_i0/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_18' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_div_gen_v5_1_i0/synth/bram_stn_64bit_div_gen_v5_1_i0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_div_gen_v5_1_i0' (26#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_div_gen_v5_1_i0/synth/bram_stn_64bit_div_gen_v5_1_i0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xldivider_generator_79a03b0c16875112cbcd92a4dcfc2dae' (27#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_95fe856f3d' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:639]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_95fe856f3d' (28#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:639]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlsprom' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:694]
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter MEMORY_INIT_FILE bound to: xpm_107094_vivado.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at 'C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:702]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file 'xpm_107094_vivado.mem' is read successfully [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1127]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (29#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom' (30#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlsprom' (31#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:694]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlsprom__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:694]
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter MEMORY_INIT_FILE bound to: xpm_b071dd_vivado.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at 'C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:702]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sprom__parameterized1' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file 'xpm_b071dd_vivado.mem' is read successfully [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1127]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (31#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sprom__parameterized1' (31#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8760]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlsprom__parameterized0' (31#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:694]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_bram_cordic' (32#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xladdsub__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:829]
INFO: [Synth 8-3491] module 'bram_stn_64bit_c_addsub_v12_0_i1' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/synth/bram_stn_64bit_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'bram_stn_64bit_c_addsub_v12_0_i1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:925]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_c_addsub_v12_0_i1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/synth/bram_stn_64bit_c_addsub_v12_0_i1.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 65 - type: integer 
	Parameter C_B_WIDTH bound to: 65 - type: integer 
	Parameter C_OUT_WIDTH bound to: 65 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/synth/bram_stn_64bit_c_addsub_v12_0_i1.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_c_addsub_v12_0_i1' (33#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i1/synth/bram_stn_64bit_c_addsub_v12_0_i1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xladdsub__parameterized0' (33#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:829]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xladdsub__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:829]
INFO: [Synth 8-3491] module 'bram_stn_64bit_c_addsub_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_c_addsub_v12_0_i0/synth/bram_stn_64bit_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_64bit_c_addsub_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:914]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xladdsub__parameterized1' (33#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:829]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_57f5449656' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_57f5449656' (34#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_37797ed9f2' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_37797ed9f2' (35#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_e86bcf4630' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_e86bcf4630' (36#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:223]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_e652a24335' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_e652a24335' (37#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:261]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_d3daf5279f' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_d3daf5279f' (38#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:280]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_996b725f98' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_996b725f98' (39#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:300]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_440ac81634' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_440ac81634' (40#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:344]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_0964b0300d' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_0964b0300d' (41#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:391]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_62bd1e4e88' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_62bd1e4e88' (42#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:450]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_4cea71015c' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:496]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_4cea71015c' (43#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:496]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_dce27c0784' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:541]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_dce27c0784' (44#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:541]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlslice' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlslice' (45#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_subsystem' (46#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:146]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_subsystem1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:678]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_bram_cordic_x0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_bram_cordic_x0' (47#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_subsystem1' (48#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:678]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_18a67479bb' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_18a67479bb' (49#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlmult' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1141]
INFO: [Synth 8-3491] module 'bram_stn_64bit_mult_gen_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_64bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1203]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 127 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 1 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_17' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_17' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_mult_gen_v12_0_i0' (55#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlmult' (56#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlmult__parameterized0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1141]
INFO: [Synth 8-3491] module 'bram_stn_64bit_mult_gen_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_64bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1203]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlmult__parameterized0' (56#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlmult__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1141]
INFO: [Synth 8-3491] module 'bram_stn_64bit_mult_gen_v12_0_i0' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/bram_stn_64bit_mult_gen_v12_0_i0/synth/bram_stn_64bit_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'bram_stn_64bit_mult_gen_v12_0_i0' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1203]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlmult__parameterized1' (56#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_94780511fa' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_94780511fa' (57#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_49e8ebca86' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_49e8ebca86' (58#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bram_stn_64bit_xlregister' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:132]
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:158]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (58#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (58#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_xlregister' (59#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit_entity_declarations.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_bram_sumoftwoneurons_64bit' (60#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1079]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_struct' (61#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1626]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit' (62#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/xil_defaultlib/hdl/bram_stn_64bit.vhd:1689]
INFO: [Synth 8-256] done synthesizing module 'bram_stn_64bit_0' (63#1) [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/synth/bram_stn_64bit_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.012 ; gain = 45.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.012 ; gain = 45.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.012 ; gain = 45.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/constrs/bram_stn_64bit.xdc] for cell 'U0'
Finished Parsing XDC File [e:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/bram_stn_64bit_0_1/constrs/bram_stn_64bit.xdc] for cell 'U0'
Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_64bit_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_64bit_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1545.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1569.184 ; gain = 23.574
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_64bit_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult1/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult2/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/mult5/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/divide/bram_stn_64bit_div_gen_v5_1_i0_instance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/addsub2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/addsub1/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/addsub2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/addsub6/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/addsub7/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/addsub3/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/addsub4/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/addsub/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/constant4' (sysgen_constant_e86bcf4630) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/constant8'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/constant5' (sysgen_constant_3c06a5e127) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/constant9'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/constant4' (sysgen_constant_e86bcf4630) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/constant8'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/constant5' (sysgen_constant_3c06a5e127) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/constant9'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/exp_theta_hdl_1' (sysgen_constant_18a67479bb) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/exp_theta_hdl_2'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/exp_theta_hdl_1' (sysgen_constant_18a67479bb) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/omega_hdl_2'
INFO: [Synth 8-223] decloning instance 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/phi_hdl_1' (sysgen_constant_49e8ebca86) to 'U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/phi_hdl_2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/imag/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/imag/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/real/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem/bram_cordic/real/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/imag/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/imag/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/real/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/bram_stn_64bit_struct/bram_sumoftwoneurons_64bit/subsystem1/bram_cordic/real/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1569.184 ; gain = 285.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1580.508 ; gain = 297.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1580.508 ; gain = 297.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1597.195 ; gain = 313.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1597.195 ; gain = 313.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    98|
|2     |DSP48E1  |    96|
|14    |LUT1     |   788|
|15    |LUT2     |   904|
|16    |LUT3     |  9080|
|17    |LUT4     |     2|
|18    |MUXCY    |  9578|
|19    |RAMB36E1 |     8|
|23    |SRLC32E  |    12|
|24    |XORCY    |  9590|
|25    |FDRE     | 28920|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1597.195 ; gain = 313.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1597.195 ; gain = 73.621
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1597.195 ; gain = 313.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1789.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2504 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2504 instances

Synth Design complete, checksum: 953028eb
INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1789.996 ; gain = 506.594
INFO: [Common 17-1381] The checkpoint 'E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_64bit_0_synth_1/bram_stn_64bit_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1789.996 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.996 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bram_stn_64bit_0, cache-ID = ce7f24b6b8b0601f
INFO: [Coretcl 2-1174] Renamed 1472 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/FPGAProject/01102022/FPGAResearch/6_FinalExam/Vivado/SumofTwoNeuron_64bit/vivado/sysgen_STN/sysgen_STN.runs/bram_stn_64bit_0_synth_1/bram_stn_64bit_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1789.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bram_stn_64bit_0_utilization_synth.rpt -pb bram_stn_64bit_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1789.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 23:22:29 2022...
