GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v'
Compiling module 'tangprimer20k_step2'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":24)
Compiling module 'Gowin_rPLL'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'DDR3_Memory_Interface_Top'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\ddr3_memory_interface\ddr3_memory_interface.v":18606)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\ddr3_memory_interface\ddr3_memory_interface.v":18605)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 16 for port 'wr_data_mask'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":127)
WARN  (EX1998) : Net 'cmd[2]' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":52)
WARN  (EX1998) : Net 'cmd_en' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":53)
WARN  (EX1998) : Net 'addr[27]' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":54)
WARN  (EX1998) : Net 'wr_data[127]' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":56)
WARN  (EX1998) : Net 'wr_data_en' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":57)
WARN  (EX1998) : Net 'wr_data_end' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":58)
WARN  (EX1998) : Net 'wr_data_mask[7]' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":59)
WARN  (EX1998) : Net 'sr_req' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":63)
WARN  (EX1998) : Net 'ref_req' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":64)
WARN  (EX1998) : Net 'burst' does not have a driver("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v":67)
NOTE  (EX0101) : Current top module is "tangprimer20k_step2"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\impl\gwsynthesis\tangprimer20k_step2.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\impl\gwsynthesis\tangprimer20k_step2_syn.rpt.html" completed
GowinSynthesis finish
