// Seed: 4258905607
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7
);
endmodule
module module_1 (
    output tri1  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri   id_4
);
  for (id_6 = -1'b0; id_4; id_6 = id_4) begin : LABEL_0
    assign id_6 = id_6;
    wire id_7;
    ;
    final {id_4, -1} <= -1;
    wire [-1 : -1] id_8;
    assign id_6 = 1;
  end
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_0 = -1;
endmodule
