
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/st/st.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 09 a5 	bl      1800a48 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 0d 28 	lbz     r0,3368(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 0c d4 	addi    r28,r28,3284
 18000f0:	3b bd 0c d8 	addi    r29,r29,3288
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 0d 2c 	lwz     r9,3372(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 0d 2c 	addi    r30,r30,3372
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 0b 70 	addi    r3,r3,2928
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 0d 28 	stb     r0,3368(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 0b 70 	addi    r3,r3,2928
 18001c0:	38 84 0d 30 	addi    r4,r4,3376
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 0c dc 	lwz     r0,3292(r3)
 18001d0:	38 63 0c dc 	addi    r3,r3,3292
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <main>:
 1800220:	94 21 ff b0 	stwu    r1,-80(r1)
 1800224:	7c 08 02 a6 	mflr    r0
 1800228:	90 01 00 54 	stw     r0,84(r1)
 180022c:	93 e1 00 4c 	stw     r31,76(r1)
 1800230:	7c 3f 0b 78 	mr      r31,r1
 1800234:	48 00 07 61 	bl      1800994 <__eabi>
 1800238:	38 00 00 0d 	li      r0,13
 180023c:	90 1f 00 08 	stw     r0,8(r31)
 1800240:	48 00 00 ec 	b       180032c <main+0x10c>
 1800244:	48 00 01 0d 	bl      1800350 <InitSeed>
 1800248:	3c 00 01 81 	lis     r0,385
 180024c:	30 60 2c 88 	addic   r3,r0,11400
 1800250:	4c c6 31 82 	crclr   4*cr1+eq
 1800254:	48 00 04 8d 	bl      18006e0 <Initialize>
 1800258:	38 1f 00 18 	addi    r0,r31,24
 180025c:	3d 20 01 81 	lis     r9,385
 1800260:	38 69 2c 88 	addi    r3,r9,11400
 1800264:	3d 20 01 81 	lis     r9,385
 1800268:	38 89 0d 18 	addi    r4,r9,3352
 180026c:	7c 05 03 78 	mr      r5,r0
 1800270:	4c c6 31 82 	crclr   4*cr1+eq
 1800274:	48 00 01 09 	bl      180037c <Calc_Sum_Mean>
 1800278:	c8 1f 00 18 	lfd     f0,24(r31)
 180027c:	39 3f 00 28 	addi    r9,r31,40
 1800280:	38 1f 00 38 	addi    r0,r31,56
 1800284:	3d 60 01 81 	lis     r11,385
 1800288:	38 6b 2c 88 	addi    r3,r11,11400
 180028c:	fc 20 00 90 	fmr     f1,f0
 1800290:	7d 24 4b 78 	mr      r4,r9
 1800294:	7c 05 03 78 	mr      r5,r0
 1800298:	4c c6 32 42 	crset   4*cr1+eq
 180029c:	48 00 01 cd 	bl      1800468 <Calc_Var_Stddev>
 18002a0:	3c 00 01 81 	lis     r0,385
 18002a4:	30 60 0d 48 	addic   r3,r0,3400
 18002a8:	4c c6 31 82 	crclr   4*cr1+eq
 18002ac:	48 00 04 35 	bl      18006e0 <Initialize>
 18002b0:	38 1f 00 20 	addi    r0,r31,32
 18002b4:	3d 20 01 81 	lis     r9,385
 18002b8:	38 69 0d 48 	addi    r3,r9,3400
 18002bc:	3d 20 01 81 	lis     r9,385
 18002c0:	38 89 0d 20 	addi    r4,r9,3360
 18002c4:	7c 05 03 78 	mr      r5,r0
 18002c8:	4c c6 31 82 	crclr   4*cr1+eq
 18002cc:	48 00 00 b1 	bl      180037c <Calc_Sum_Mean>
 18002d0:	c8 1f 00 20 	lfd     f0,32(r31)
 18002d4:	39 3f 00 30 	addi    r9,r31,48
 18002d8:	38 1f 00 40 	addi    r0,r31,64
 18002dc:	3d 60 01 81 	lis     r11,385
 18002e0:	38 6b 0d 48 	addi    r3,r11,3400
 18002e4:	fc 20 00 90 	fmr     f1,f0
 18002e8:	7d 24 4b 78 	mr      r4,r9
 18002ec:	7c 05 03 78 	mr      r5,r0
 18002f0:	4c c6 32 42 	crset   4*cr1+eq
 18002f4:	48 00 01 75 	bl      1800468 <Calc_Var_Stddev>
 18002f8:	c9 bf 00 18 	lfd     f13,24(r31)
 18002fc:	c8 1f 00 20 	lfd     f0,32(r31)
 1800300:	3c 00 01 81 	lis     r0,385
 1800304:	30 60 2c 88 	addic   r3,r0,11400
 1800308:	3c 00 01 81 	lis     r0,385
 180030c:	30 80 0d 48 	addic   r4,r0,3400
 1800310:	fc 20 68 90 	fmr     f1,f13
 1800314:	fc 40 00 90 	fmr     f2,f0
 1800318:	4c c6 32 42 	crset   4*cr1+eq
 180031c:	48 00 02 3d 	bl      1800558 <Calc_LinCorrCoef>
 1800320:	80 1f 00 08 	lwz     r0,8(r31)
 1800324:	30 00 ff ff 	addic   r0,r0,-1
 1800328:	90 1f 00 08 	stw     r0,8(r31)
 180032c:	80 1f 00 08 	lwz     r0,8(r31)
 1800330:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800334:	40 9e ff 10 	bne+    cr7,1800244 <main+0x24>
 1800338:	39 7f 00 50 	addi    r11,r31,80
 180033c:	80 0b 00 04 	lwz     r0,4(r11)
 1800340:	7c 08 03 a6 	mtlr    r0
 1800344:	83 eb ff fc 	lwz     r31,-4(r11)
 1800348:	7d 61 5b 78 	mr      r1,r11
 180034c:	4e 80 00 20 	blr

01800350 <InitSeed>:
 1800350:	94 21 ff f0 	stwu    r1,-16(r1)
 1800354:	93 e1 00 0c 	stw     r31,12(r1)
 1800358:	7c 3f 0b 78 	mr      r31,r1
 180035c:	3c 00 01 81 	lis     r0,385
 1800360:	39 20 00 00 	li      r9,0
 1800364:	7c 0b 03 78 	mr      r11,r0
 1800368:	91 2b 0d 08 	stw     r9,3336(r11)
 180036c:	39 7f 00 10 	addi    r11,r31,16
 1800370:	83 eb ff fc 	lwz     r31,-4(r11)
 1800374:	7d 61 5b 78 	mr      r1,r11
 1800378:	4e 80 00 20 	blr

0180037c <Calc_Sum_Mean>:
 180037c:	94 21 ff d0 	stwu    r1,-48(r1)
 1800380:	93 e1 00 2c 	stw     r31,44(r1)
 1800384:	7c 3f 0b 78 	mr      r31,r1
 1800388:	90 7f 00 18 	stw     r3,24(r31)
 180038c:	90 9f 00 1c 	stw     r4,28(r31)
 1800390:	90 bf 00 20 	stw     r5,32(r31)
 1800394:	80 1f 00 1c 	lwz     r0,28(r31)
 1800398:	3d 20 01 80 	lis     r9,384
 180039c:	c8 09 0a d8 	lfd     f0,2776(r9)
 18003a0:	7c 09 03 78 	mr      r9,r0
 18003a4:	d8 09 00 00 	stfd    f0,0(r9)
 18003a8:	38 00 00 00 	li      r0,0
 18003ac:	90 1f 00 08 	stw     r0,8(r31)
 18003b0:	48 00 00 44 	b       18003f4 <Calc_Sum_Mean+0x78>
 18003b4:	80 1f 00 1c 	lwz     r0,28(r31)
 18003b8:	7c 09 03 78 	mr      r9,r0
 18003bc:	c9 a9 00 00 	lfd     f13,0(r9)
 18003c0:	80 1f 00 08 	lwz     r0,8(r31)
 18003c4:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18003c8:	81 3f 00 18 	lwz     r9,24(r31)
 18003cc:	7c 09 02 14 	add     r0,r9,r0
 18003d0:	7c 09 03 78 	mr      r9,r0
 18003d4:	c8 09 00 00 	lfd     f0,0(r9)
 18003d8:	fc 0d 00 2a 	fadd    f0,f13,f0
 18003dc:	80 1f 00 1c 	lwz     r0,28(r31)
 18003e0:	7c 09 03 78 	mr      r9,r0
 18003e4:	d8 09 00 00 	stfd    f0,0(r9)
 18003e8:	80 1f 00 08 	lwz     r0,8(r31)
 18003ec:	30 00 00 01 	addic   r0,r0,1
 18003f0:	90 1f 00 08 	stw     r0,8(r31)
 18003f4:	80 1f 00 08 	lwz     r0,8(r31)
 18003f8:	2f 80 03 e7 	cmpwi   cr7,r0,999
 18003fc:	40 9d ff b8 	ble+    cr7,18003b4 <Calc_Sum_Mean+0x38>
 1800400:	80 1f 00 1c 	lwz     r0,28(r31)
 1800404:	7c 09 03 78 	mr      r9,r0
 1800408:	c9 a9 00 00 	lfd     f13,0(r9)
 180040c:	3c 00 01 80 	lis     r0,384
 1800410:	7c 09 03 78 	mr      r9,r0
 1800414:	c8 09 0a e0 	lfd     f0,2784(r9)
 1800418:	fc 0d 00 24 	fdiv    f0,f13,f0
 180041c:	80 1f 00 20 	lwz     r0,32(r31)
 1800420:	7c 09 03 78 	mr      r9,r0
 1800424:	d8 09 00 00 	stfd    f0,0(r9)
 1800428:	39 7f 00 30 	addi    r11,r31,48
 180042c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800430:	7d 61 5b 78 	mr      r1,r11
 1800434:	4e 80 00 20 	blr

01800438 <Square>:
 1800438:	94 21 ff e8 	stwu    r1,-24(r1)
 180043c:	93 e1 00 14 	stw     r31,20(r1)
 1800440:	7c 3f 0b 78 	mr      r31,r1
 1800444:	d8 3f 00 08 	stfd    f1,8(r31)
 1800448:	c9 bf 00 08 	lfd     f13,8(r31)
 180044c:	c8 1f 00 08 	lfd     f0,8(r31)
 1800450:	fc 0d 00 32 	fmul    f0,f13,f0
 1800454:	fc 20 00 90 	fmr     f1,f0
 1800458:	39 7f 00 18 	addi    r11,r31,24
 180045c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800460:	7d 61 5b 78 	mr      r1,r11
 1800464:	4e 80 00 20 	blr

01800468 <Calc_Var_Stddev>:
 1800468:	94 21 ff c8 	stwu    r1,-56(r1)
 180046c:	7c 08 02 a6 	mflr    r0
 1800470:	90 01 00 3c 	stw     r0,60(r1)
 1800474:	93 e1 00 34 	stw     r31,52(r1)
 1800478:	7c 3f 0b 78 	mr      r31,r1
 180047c:	90 7f 00 18 	stw     r3,24(r31)
 1800480:	d8 3f 00 20 	stfd    f1,32(r31)
 1800484:	90 9f 00 28 	stw     r4,40(r31)
 1800488:	90 bf 00 2c 	stw     r5,44(r31)
 180048c:	3c 00 01 80 	lis     r0,384
 1800490:	7c 09 03 78 	mr      r9,r0
 1800494:	c8 09 0a d8 	lfd     f0,2776(r9)
 1800498:	d8 1f 00 08 	stfd    f0,8(r31)
 180049c:	38 00 00 00 	li      r0,0
 18004a0:	90 1f 00 10 	stw     r0,16(r31)
 18004a4:	48 00 00 4c 	b       18004f0 <Calc_Var_Stddev+0x88>
 18004a8:	80 1f 00 10 	lwz     r0,16(r31)
 18004ac:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18004b0:	81 3f 00 18 	lwz     r9,24(r31)
 18004b4:	7c 09 02 14 	add     r0,r9,r0
 18004b8:	7c 09 03 78 	mr      r9,r0
 18004bc:	c9 a9 00 00 	lfd     f13,0(r9)
 18004c0:	c8 1f 00 20 	lfd     f0,32(r31)
 18004c4:	fc 0d 00 28 	fsub    f0,f13,f0
 18004c8:	fc 20 00 90 	fmr     f1,f0
 18004cc:	4c c6 32 42 	crset   4*cr1+eq
 18004d0:	4b ff ff 69 	bl      1800438 <Square>
 18004d4:	fc 00 08 90 	fmr     f0,f1
 18004d8:	c9 bf 00 08 	lfd     f13,8(r31)
 18004dc:	fc 0d 00 2a 	fadd    f0,f13,f0
 18004e0:	d8 1f 00 08 	stfd    f0,8(r31)
 18004e4:	80 1f 00 10 	lwz     r0,16(r31)
 18004e8:	30 00 00 01 	addic   r0,r0,1
 18004ec:	90 1f 00 10 	stw     r0,16(r31)
 18004f0:	80 1f 00 10 	lwz     r0,16(r31)
 18004f4:	2f 80 03 e7 	cmpwi   cr7,r0,999
 18004f8:	40 9d ff b0 	ble+    cr7,18004a8 <Calc_Var_Stddev+0x40>
 18004fc:	c9 bf 00 08 	lfd     f13,8(r31)
 1800500:	3c 00 01 80 	lis     r0,384
 1800504:	7c 09 03 78 	mr      r9,r0
 1800508:	c8 09 0a e0 	lfd     f0,2784(r9)
 180050c:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800510:	80 1f 00 28 	lwz     r0,40(r31)
 1800514:	7c 09 03 78 	mr      r9,r0
 1800518:	d8 09 00 00 	stfd    f0,0(r9)
 180051c:	80 1f 00 28 	lwz     r0,40(r31)
 1800520:	7c 09 03 78 	mr      r9,r0
 1800524:	c8 09 00 00 	lfd     f0,0(r9)
 1800528:	fc 20 00 90 	fmr     f1,f0
 180052c:	48 00 02 e9 	bl      1800814 <sqrt>
 1800530:	fc 00 08 90 	fmr     f0,f1
 1800534:	80 1f 00 2c 	lwz     r0,44(r31)
 1800538:	7c 09 03 78 	mr      r9,r0
 180053c:	d8 09 00 00 	stfd    f0,0(r9)
 1800540:	39 7f 00 38 	addi    r11,r31,56
 1800544:	80 0b 00 04 	lwz     r0,4(r11)
 1800548:	7c 08 03 a6 	mtlr    r0
 180054c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800550:	7d 61 5b 78 	mr      r1,r11
 1800554:	4e 80 00 20 	blr

01800558 <Calc_LinCorrCoef>:
 1800558:	94 21 ff b0 	stwu    r1,-80(r1)
 180055c:	7c 08 02 a6 	mflr    r0
 1800560:	90 01 00 54 	stw     r0,84(r1)
 1800564:	db e1 00 48 	stfd    f31,72(r1)
 1800568:	93 e1 00 44 	stw     r31,68(r1)
 180056c:	7c 3f 0b 78 	mr      r31,r1
 1800570:	90 7f 00 28 	stw     r3,40(r31)
 1800574:	90 9f 00 2c 	stw     r4,44(r31)
 1800578:	d8 3f 00 30 	stfd    f1,48(r31)
 180057c:	d8 5f 00 38 	stfd    f2,56(r31)
 1800580:	3c 00 01 80 	lis     r0,384
 1800584:	7c 09 03 78 	mr      r9,r0
 1800588:	c8 09 0a d8 	lfd     f0,2776(r9)
 180058c:	d8 1f 00 18 	stfd    f0,24(r31)
 1800590:	3c 00 01 80 	lis     r0,384
 1800594:	7c 09 03 78 	mr      r9,r0
 1800598:	c8 09 0a d8 	lfd     f0,2776(r9)
 180059c:	d8 1f 00 08 	stfd    f0,8(r31)
 18005a0:	c8 1f 00 08 	lfd     f0,8(r31)
 18005a4:	d8 1f 00 10 	stfd    f0,16(r31)
 18005a8:	38 00 00 00 	li      r0,0
 18005ac:	90 1f 00 20 	stw     r0,32(r31)
 18005b0:	48 00 00 d8 	b       1800688 <Calc_LinCorrCoef+0x130>
 18005b4:	80 1f 00 20 	lwz     r0,32(r31)
 18005b8:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18005bc:	81 3f 00 28 	lwz     r9,40(r31)
 18005c0:	7c 09 02 14 	add     r0,r9,r0
 18005c4:	7c 09 03 78 	mr      r9,r0
 18005c8:	c9 a9 00 00 	lfd     f13,0(r9)
 18005cc:	c8 1f 00 30 	lfd     f0,48(r31)
 18005d0:	fd ad 00 28 	fsub    f13,f13,f0
 18005d4:	80 1f 00 20 	lwz     r0,32(r31)
 18005d8:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18005dc:	81 3f 00 2c 	lwz     r9,44(r31)
 18005e0:	7c 09 02 14 	add     r0,r9,r0
 18005e4:	7c 09 03 78 	mr      r9,r0
 18005e8:	c9 89 00 00 	lfd     f12,0(r9)
 18005ec:	c8 1f 00 38 	lfd     f0,56(r31)
 18005f0:	fc 0c 00 28 	fsub    f0,f12,f0
 18005f4:	fc 0d 00 32 	fmul    f0,f13,f0
 18005f8:	c9 bf 00 18 	lfd     f13,24(r31)
 18005fc:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800600:	d8 1f 00 18 	stfd    f0,24(r31)
 1800604:	80 1f 00 20 	lwz     r0,32(r31)
 1800608:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180060c:	81 3f 00 28 	lwz     r9,40(r31)
 1800610:	7c 09 02 14 	add     r0,r9,r0
 1800614:	7c 09 03 78 	mr      r9,r0
 1800618:	c9 a9 00 00 	lfd     f13,0(r9)
 180061c:	c8 1f 00 30 	lfd     f0,48(r31)
 1800620:	fc 0d 00 28 	fsub    f0,f13,f0
 1800624:	fc 20 00 90 	fmr     f1,f0
 1800628:	4c c6 32 42 	crset   4*cr1+eq
 180062c:	4b ff fe 0d 	bl      1800438 <Square>
 1800630:	fc 00 08 90 	fmr     f0,f1
 1800634:	c9 bf 00 10 	lfd     f13,16(r31)
 1800638:	fc 0d 00 2a 	fadd    f0,f13,f0
 180063c:	d8 1f 00 10 	stfd    f0,16(r31)
 1800640:	80 1f 00 20 	lwz     r0,32(r31)
 1800644:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800648:	81 3f 00 2c 	lwz     r9,44(r31)
 180064c:	7c 09 02 14 	add     r0,r9,r0
 1800650:	7c 09 03 78 	mr      r9,r0
 1800654:	c9 a9 00 00 	lfd     f13,0(r9)
 1800658:	c8 1f 00 38 	lfd     f0,56(r31)
 180065c:	fc 0d 00 28 	fsub    f0,f13,f0
 1800660:	fc 20 00 90 	fmr     f1,f0
 1800664:	4c c6 32 42 	crset   4*cr1+eq
 1800668:	4b ff fd d1 	bl      1800438 <Square>
 180066c:	fc 00 08 90 	fmr     f0,f1
 1800670:	c9 bf 00 08 	lfd     f13,8(r31)
 1800674:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800678:	d8 1f 00 08 	stfd    f0,8(r31)
 180067c:	80 1f 00 20 	lwz     r0,32(r31)
 1800680:	30 00 00 01 	addic   r0,r0,1
 1800684:	90 1f 00 20 	stw     r0,32(r31)
 1800688:	80 1f 00 20 	lwz     r0,32(r31)
 180068c:	2f 80 03 e7 	cmpwi   cr7,r0,999
 1800690:	40 9d ff 24 	ble+    cr7,18005b4 <Calc_LinCorrCoef+0x5c>
 1800694:	c8 3f 00 10 	lfd     f1,16(r31)
 1800698:	48 00 01 7d 	bl      1800814 <sqrt>
 180069c:	ff e0 08 90 	fmr     f31,f1
 18006a0:	c8 3f 00 08 	lfd     f1,8(r31)
 18006a4:	48 00 01 71 	bl      1800814 <sqrt>
 18006a8:	fc 00 08 90 	fmr     f0,f1
 18006ac:	fc 1f 00 32 	fmul    f0,f31,f0
 18006b0:	c9 bf 00 18 	lfd     f13,24(r31)
 18006b4:	fc 0d 00 24 	fdiv    f0,f13,f0
 18006b8:	3c 00 01 81 	lis     r0,385
 18006bc:	7c 09 03 78 	mr      r9,r0
 18006c0:	d8 09 0d 10 	stfd    f0,3344(r9)
 18006c4:	39 7f 00 50 	addi    r11,r31,80
 18006c8:	80 0b 00 04 	lwz     r0,4(r11)
 18006cc:	7c 08 03 a6 	mtlr    r0
 18006d0:	83 eb ff f4 	lwz     r31,-12(r11)
 18006d4:	cb eb ff f8 	lfd     f31,-8(r11)
 18006d8:	7d 61 5b 78 	mr      r1,r11
 18006dc:	4e 80 00 20 	blr

018006e0 <Initialize>:
 18006e0:	94 21 ff c8 	stwu    r1,-56(r1)
 18006e4:	7c 08 02 a6 	mflr    r0
 18006e8:	90 01 00 3c 	stw     r0,60(r1)
 18006ec:	db e1 00 30 	stfd    f31,48(r1)
 18006f0:	93 a1 00 24 	stw     r29,36(r1)
 18006f4:	93 c1 00 28 	stw     r30,40(r1)
 18006f8:	93 e1 00 2c 	stw     r31,44(r1)
 18006fc:	7c 3f 0b 78 	mr      r31,r1
 1800700:	90 7f 00 08 	stw     r3,8(r31)
 1800704:	3b c0 00 00 	li      r30,0
 1800708:	48 00 00 78 	b       1800780 <Initialize+0xa0>
 180070c:	7f c0 f3 78 	mr      r0,r30
 1800710:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800714:	81 3f 00 08 	lwz     r9,8(r31)
 1800718:	7f a9 02 14 	add     r29,r9,r0
 180071c:	3c 00 43 30 	lis     r0,17200
 1800720:	3d 20 01 80 	lis     r9,384
 1800724:	c8 09 0a e8 	lfd     f0,2792(r9)
 1800728:	6f c9 80 00 	xoris   r9,r30,32768
 180072c:	91 3f 00 14 	stw     r9,20(r31)
 1800730:	90 1f 00 10 	stw     r0,16(r31)
 1800734:	c9 bf 00 10 	lfd     f13,16(r31)
 1800738:	ff ed 00 28 	fsub    f31,f13,f0
 180073c:	48 00 00 71 	bl      18007ac <RandomInteger>
 1800740:	7c 69 1b 78 	mr      r9,r3
 1800744:	3c 00 43 30 	lis     r0,17200
 1800748:	3d 60 01 80 	lis     r11,384
 180074c:	c8 0b 0a e8 	lfd     f0,2792(r11)
 1800750:	6d 29 80 00 	xoris   r9,r9,32768
 1800754:	91 3f 00 1c 	stw     r9,28(r31)
 1800758:	90 1f 00 18 	stw     r0,24(r31)
 180075c:	c9 bf 00 18 	lfd     f13,24(r31)
 1800760:	fd ad 00 28 	fsub    f13,f13,f0
 1800764:	3c 00 01 80 	lis     r0,384
 1800768:	7c 09 03 78 	mr      r9,r0
 180076c:	c8 09 0a f0 	lfd     f0,2800(r9)
 1800770:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800774:	fc 1f 00 2a 	fadd    f0,f31,f0
 1800778:	d8 1d 00 00 	stfd    f0,0(r29)
 180077c:	3b de 00 01 	addi    r30,r30,1
 1800780:	2f 9e 03 e7 	cmpwi   cr7,r30,999
 1800784:	40 9d ff 88 	ble+    cr7,180070c <Initialize+0x2c>
 1800788:	39 7f 00 38 	addi    r11,r31,56
 180078c:	80 0b 00 04 	lwz     r0,4(r11)
 1800790:	7c 08 03 a6 	mtlr    r0
 1800794:	83 ab ff ec 	lwz     r29,-20(r11)
 1800798:	83 cb ff f0 	lwz     r30,-16(r11)
 180079c:	83 eb ff f4 	lwz     r31,-12(r11)
 18007a0:	cb eb ff f8 	lfd     f31,-8(r11)
 18007a4:	7d 61 5b 78 	mr      r1,r11
 18007a8:	4e 80 00 20 	blr

018007ac <RandomInteger>:
 18007ac:	94 21 ff f0 	stwu    r1,-16(r1)
 18007b0:	93 e1 00 0c 	stw     r31,12(r1)
 18007b4:	7c 3f 0b 78 	mr      r31,r1
 18007b8:	3c 00 01 81 	lis     r0,385
 18007bc:	7c 09 03 78 	mr      r9,r0
 18007c0:	80 09 0d 08 	lwz     r0,3336(r9)
 18007c4:	1c 00 00 85 	mulli   r0,r0,133
 18007c8:	31 20 00 51 	addic   r9,r0,81
 18007cc:	3c 00 10 31 	lis     r0,4145
 18007d0:	60 00 14 c7 	ori     r0,r0,5319
 18007d4:	7c 09 00 96 	mulhw   r0,r9,r0
 18007d8:	7c 0b 4e 70 	srawi   r11,r0,9
 18007dc:	7d 20 fe 70 	srawi   r0,r9,31
 18007e0:	7c 00 58 50 	subf    r0,r0,r11
 18007e4:	1c 00 1f 9f 	mulli   r0,r0,8095
 18007e8:	7c 00 48 50 	subf    r0,r0,r9
 18007ec:	3d 20 01 81 	lis     r9,385
 18007f0:	90 09 0d 08 	stw     r0,3336(r9)
 18007f4:	3c 00 01 81 	lis     r0,385
 18007f8:	7c 09 03 78 	mr      r9,r0
 18007fc:	80 09 0d 08 	lwz     r0,3336(r9)
 1800800:	7c 03 03 78 	mr      r3,r0
 1800804:	39 7f 00 10 	addi    r11,r31,16
 1800808:	83 eb ff fc 	lwz     r31,-4(r11)
 180080c:	7d 61 5b 78 	mr      r1,r11
 1800810:	4e 80 00 20 	blr

01800814 <sqrt>:
 1800814:	94 21 ff c0 	stwu    r1,-64(r1)
 1800818:	93 e1 00 3c 	stw     r31,60(r1)
 180081c:	7c 3f 0b 78 	mr      r31,r1
 1800820:	fc 00 08 90 	fmr     f0,f1
 1800824:	fc 00 00 18 	frsp    f0,f0
 1800828:	d0 1f 00 28 	stfs    f0,40(r31)
 180082c:	c1 bf 00 28 	lfs     f13,40(r31)
 1800830:	3c 00 01 80 	lis     r0,384
 1800834:	7c 09 03 78 	mr      r9,r0
 1800838:	c0 09 0a f8 	lfs     f0,2808(r9)
 180083c:	ec 0d 00 24 	fdivs   f0,f13,f0
 1800840:	d0 1f 00 24 	stfs    f0,36(r31)
 1800844:	3c 00 01 80 	lis     r0,384
 1800848:	7c 09 03 78 	mr      r9,r0
 180084c:	c8 09 0b 00 	lfd     f0,2816(r9)
 1800850:	d8 1f 00 10 	stfd    f0,16(r31)
 1800854:	38 00 00 00 	li      r0,0
 1800858:	90 1f 00 08 	stw     r0,8(r31)
 180085c:	c0 1f 00 28 	lfs     f0,40(r31)
 1800860:	3d 20 01 80 	lis     r9,384
 1800864:	c1 a9 0b 08 	lfs     f13,2824(r9)
 1800868:	ff 80 68 00 	fcmpu   cr7,f0,f13
 180086c:	40 9e 00 10 	bne-    cr7,180087c <sqrt+0x68>
 1800870:	38 00 00 00 	li      r0,0
 1800874:	90 1f 00 24 	stw     r0,36(r31)
 1800878:	48 00 00 c0 	b       1800938 <sqrt+0x124>
 180087c:	38 00 00 01 	li      r0,1
 1800880:	90 1f 00 0c 	stw     r0,12(r31)
 1800884:	48 00 00 a8 	b       180092c <sqrt+0x118>
 1800888:	80 1f 00 08 	lwz     r0,8(r31)
 180088c:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800890:	40 9e 00 90 	bne-    cr7,1800920 <sqrt+0x10c>
 1800894:	c1 bf 00 24 	lfs     f13,36(r31)
 1800898:	c0 1f 00 24 	lfs     f0,36(r31)
 180089c:	ec 0d 00 32 	fmuls   f0,f13,f0
 18008a0:	c1 bf 00 28 	lfs     f13,40(r31)
 18008a4:	ec 0d 00 28 	fsubs   f0,f13,f0
 18008a8:	fd a0 00 90 	fmr     f13,f0
 18008ac:	c0 1f 00 24 	lfs     f0,36(r31)
 18008b0:	fc 00 00 2a 	fadd    f0,f0,f0
 18008b4:	fc 0d 00 24 	fdiv    f0,f13,f0
 18008b8:	fc 00 00 18 	frsp    f0,f0
 18008bc:	d0 1f 00 20 	stfs    f0,32(r31)
 18008c0:	c1 bf 00 24 	lfs     f13,36(r31)
 18008c4:	c0 1f 00 20 	lfs     f0,32(r31)
 18008c8:	ec 0d 00 2a 	fadds   f0,f13,f0
 18008cc:	d0 1f 00 24 	stfs    f0,36(r31)
 18008d0:	c1 bf 00 24 	lfs     f13,36(r31)
 18008d4:	c0 1f 00 24 	lfs     f0,36(r31)
 18008d8:	ec 0d 00 32 	fmuls   f0,f13,f0
 18008dc:	c1 bf 00 28 	lfs     f13,40(r31)
 18008e0:	ec 0d 00 28 	fsubs   f0,f13,f0
 18008e4:	d8 1f 00 18 	stfd    f0,24(r31)
 18008e8:	c8 1f 00 18 	lfd     f0,24(r31)
 18008ec:	fd a0 02 10 	fabs    f13,f0
 18008f0:	c8 1f 00 10 	lfd     f0,16(r31)
 18008f4:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18008f8:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 18008fc:	7c 00 00 26 	mfcr    r0
 1800900:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800904:	54 00 06 3e 	clrlwi  r0,r0,24
 1800908:	2f 80 00 00 	cmpwi   cr7,r0,0
 180090c:	41 9e 00 10 	beq-    cr7,180091c <sqrt+0x108>
 1800910:	38 00 00 01 	li      r0,1
 1800914:	90 1f 00 08 	stw     r0,8(r31)
 1800918:	48 00 00 08 	b       1800920 <sqrt+0x10c>
 180091c:	60 00 00 00 	nop
 1800920:	80 1f 00 0c 	lwz     r0,12(r31)
 1800924:	30 00 00 01 	addic   r0,r0,1
 1800928:	90 1f 00 0c 	stw     r0,12(r31)
 180092c:	80 1f 00 0c 	lwz     r0,12(r31)
 1800930:	2f 80 00 13 	cmpwi   cr7,r0,19
 1800934:	40 9d ff 54 	ble+    cr7,1800888 <sqrt+0x74>
 1800938:	80 1f 00 24 	lwz     r0,36(r31)
 180093c:	90 1f 00 30 	stw     r0,48(r31)
 1800940:	c0 1f 00 30 	lfs     f0,48(r31)
 1800944:	fc 20 00 90 	fmr     f1,f0
 1800948:	39 7f 00 40 	addi    r11,r31,64
 180094c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800950:	7d 61 5b 78 	mr      r1,r11
 1800954:	4e 80 00 20 	blr

01800958 <_exit>:
 1800958:	94 21 ff e8 	stwu    r1,-24(r1)
 180095c:	93 e1 00 14 	stw     r31,20(r1)
 1800960:	7c 3f 0b 78 	mr      r31,r1
 1800964:	90 7f 00 08 	stw     r3,8(r31)
 1800968:	48 00 00 00 	b       1800968 <_exit+0x10>

0180096c <_start>:
 180096c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800970:	7c 08 02 a6 	mflr    r0
 1800974:	90 01 00 14 	stw     r0,20(r1)
 1800978:	93 e1 00 0c 	stw     r31,12(r1)
 180097c:	7c 3f 0b 78 	mr      r31,r1
 1800980:	38 60 00 00 	li      r3,0
 1800984:	38 80 00 00 	li      r4,0
 1800988:	4b ff f8 99 	bl      1800220 <main>
 180098c:	38 60 00 00 	li      r3,0
 1800990:	4b ff ff c9 	bl      1800958 <_exit>

01800994 <__eabi>:
 1800994:	3d 40 01 81 	lis     r10,385
 1800998:	3d 60 01 81 	lis     r11,385
 180099c:	81 2a 0d 00 	lwz     r9,3328(r10)
 18009a0:	39 6b 0c e0 	addi    r11,r11,3296
 18009a4:	29 09 00 00 	cmplwi  cr2,r9,0
 18009a8:	4c 8a 00 20 	bnelr   cr2
 18009ac:	90 2a 0d 00 	stw     r1,3328(r10)
 18009b0:	80 6b 00 08 	lwz     r3,8(r11)
 18009b4:	80 8b 00 0c 	lwz     r4,12(r11)
 18009b8:	7c 83 20 00 	cmpw    cr1,r3,r4
 18009bc:	41 86 00 08 	beq-    cr1,18009c4 <__eabi+0x30>
 18009c0:	81 ab 00 04 	lwz     r13,4(r11)
 18009c4:	80 6b 00 14 	lwz     r3,20(r11)
 18009c8:	80 8b 00 18 	lwz     r4,24(r11)
 18009cc:	7c 83 20 00 	cmpw    cr1,r3,r4
 18009d0:	41 a6 00 08 	beq+    cr1,18009d8 <__eabi+0x44>
 18009d4:	80 4b 00 10 	lwz     r2,16(r11)
 18009d8:	4b ff f6 bc 	b       1800094 <__init>

018009dc <__eabi_convert>:
 18009dc:	7c 83 20 40 	cmplw   cr1,r3,r4
 18009e0:	7c a3 20 50 	subf    r5,r3,r4
 18009e4:	4c 84 00 20 	bgelr   cr1
 18009e8:	7c a5 16 70 	srawi   r5,r5,2
 18009ec:	38 63 ff fc 	addi    r3,r3,-4
 18009f0:	7c a9 03 a6 	mtctr   r5
 18009f4:	84 c3 00 04 	lwzu    r6,4(r3)
 18009f8:	2c 06 00 00 	cmpwi   r6,0
 18009fc:	41 82 00 0c 	beq-    1800a08 <__eabi_convert+0x2c>
 1800a00:	7c c6 62 14 	add     r6,r6,r12
 1800a04:	90 c3 00 00 	stw     r6,0(r3)
 1800a08:	42 00 ff ec 	bdnz+   18009f4 <__eabi_convert+0x18>
 1800a0c:	4e 80 00 20 	blr

01800a10 <__eabi_uconvert>:
 1800a10:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800a14:	7c a3 20 50 	subf    r5,r3,r4
 1800a18:	4c 84 00 20 	bgelr   cr1
 1800a1c:	7c a5 16 70 	srawi   r5,r5,2
 1800a20:	38 63 ff fc 	addi    r3,r3,-4
 1800a24:	7c a9 03 a6 	mtctr   r5
 1800a28:	84 c3 00 04 	lwzu    r6,4(r3)
 1800a2c:	7c c6 62 14 	add     r6,r6,r12
 1800a30:	80 e6 00 00 	lwz     r7,0(r6)
 1800a34:	90 c3 00 00 	stw     r6,0(r3)
 1800a38:	7c e7 62 14 	add     r7,r7,r12
 1800a3c:	90 e6 00 00 	stw     r7,0(r6)
 1800a40:	42 00 ff e8 	bdnz+   1800a28 <__eabi_uconvert+0x18>
 1800a44:	4e 80 00 20 	blr

01800a48 <__do_global_ctors_aux>:
 1800a48:	7c 08 02 a6 	mflr    r0
 1800a4c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800a50:	93 e1 00 0c 	stw     r31,12(r1)
 1800a54:	3f e0 01 81 	lis     r31,385
 1800a58:	90 01 00 14 	stw     r0,20(r1)
 1800a5c:	3b ff 0c d0 	addi    r31,r31,3280
 1800a60:	80 1f ff fc 	lwz     r0,-4(r31)
 1800a64:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800a68:	41 9e 00 1c 	beq-    cr7,1800a84 <__do_global_ctors_aux+0x3c>
 1800a6c:	3b ff ff fc 	addi    r31,r31,-4
 1800a70:	7c 09 03 a6 	mtctr   r0
 1800a74:	4e 80 04 21 	bctrl
 1800a78:	84 1f ff fc 	lwzu    r0,-4(r31)
 1800a7c:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800a80:	40 9e ff f0 	bne+    cr7,1800a70 <__do_global_ctors_aux+0x28>
 1800a84:	80 01 00 14 	lwz     r0,20(r1)
 1800a88:	83 e1 00 0c 	lwz     r31,12(r1)
 1800a8c:	38 21 00 10 	addi    r1,r1,16
 1800a90:	7c 08 03 a6 	mtlr    r0
 1800a94:	4e 80 00 20 	blr

01800a98 <call___do_global_ctors_aux>:
 1800a98:	7c 08 02 a6 	mflr    r0
 1800a9c:	94 21 ff f8 	stwu    r1,-8(r1)
 1800aa0:	90 01 00 0c 	stw     r0,12(r1)
 1800aa4:	80 01 00 0c 	lwz     r0,12(r1)
 1800aa8:	38 21 00 08 	addi    r1,r1,8
 1800aac:	7c 08 03 a6 	mtlr    r0
 1800ab0:	4e 80 00 20 	blr

Disassembly of section .fini:

01800ab4 <__fini>:
 1800ab4:	94 21 ff f0 	stwu    r1,-16(r1)
 1800ab8:	7c 08 02 a6 	mflr    r0
 1800abc:	90 01 00 14 	stw     r0,20(r1)
 1800ac0:	4b ff f5 f9 	bl      18000b8 <__do_global_dtors_aux>
 1800ac4:	80 01 00 14 	lwz     r0,20(r1)
 1800ac8:	7c 08 03 a6 	mtlr    r0
 1800acc:	38 21 00 10 	addi    r1,r1,16
 1800ad0:	4e 80 00 20 	blr
