

Implementation tool: Xilinx Vivado v.2016.4
Project:             hls_ruckus_project
Solution:            solution1
Device target:       xc7vx690tffg1927-2
Report date:         Tue Sep 11 10:03:39 CEST 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1049
FF:            1106
DSP:              2
BRAM:             0
SRL:             77
#=== Final timing ===
CP required:    4.160
CP achieved post-synthesis:    1.995
Timing met
