Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../work/sw/tests/test_mm_os.c
cp ./build/bin/test_mm_os ../work/sw/tests/test_mm_os.c/verif
objcopy --srec-len 1 --output-target=srec ../work/sw/tests/test_mm_os.c/verif ../work/sw/tests/test_mm_os.c/verif.s19
scripts/parse_s19.pl ../work/sw/tests/test_mm_os.c/verif.s19 > ../work/sw/tests/test_mm_os.c/verif.txt
python3 scripts/s19tomem.py ../work/sw/tests/test_mm_os.c/verif.txt ../work/sw/tests/test_mm_os.c/stim_instr.txt ../work/sw/tests/test_mm_os.c/stim_data.txt
cd ../work/sw/tests/test_mm_os.c													&& \
cp -sf ../../../../modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../../work work         			
riscv32-unknown-elf-objdump -d -S ../work/sw/tests/test_mm_os.c/verif > ../work/sw/tests/test_mm_os.c/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../work/sw/tests/test_mm_os.c/verif > ../work/sw/tests/test_mm_os.c/verif.objdump
python3 scripts/objdump2itb.py ../work/sw/tests/test_mm_os.c/verif.objdump > ../work/sw/tests/test_mm_os.c/verif.itb
cd /scratch/visachi/magia_sdk/profiling/MAGIA 												&& \
make run test=test_mm_os gui=0 mesh_dv=1
make[1]: Entering directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
cd /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb" 
# Start time: 19:00:22 on Sep 17,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_intf(fast__4)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__7)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_intf(fast__2)
# Loading work.hci_core_intf(fast__8)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.hwpe_ctrl_seq_mult(fast)
# Loading work.hwpe_ctrl_seq_mult(fast__1)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__12)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.XBAR_L2(fast)
# Loading work.ResponseBlock_L2(fast)
# Loading work.ResponseTree_L2(fast)
# Loading work.FanInPrimitive_Resp_L2(fast)
# Loading work.AddressDecoder_Req_L2(fast)
# Loading work.ResponseBlock_L2(fast__1)
# Loading work.AddressDecoder_Req_L2(fast__1)
# Loading work.ResponseBlock_L2(fast__2)
# Loading work.AddressDecoder_Req_L2(fast__2)
# Loading work.RequestBlock_L2_2CH(fast)
# Loading work.ArbitrationTree_L2(fast)
# Loading work.FanInPrimitive_Req_L2(fast)
# Loading work.RR_Flag_Req_L2(fast)
# Loading work.MUX2_REQ_L2(fast)
# Loading work.AddressDecoder_Resp_L2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.spill_register_flushable(fast__4)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.spill_register_flushable(fast__5)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__13)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__14)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__6)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.spill_register_flushable(fast__7)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.spill_register_flushable(fast__8)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__9)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.fifo_v3(fast__16)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__17)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__10)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__12)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__14)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__15)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__1)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__18)
# Loading work.fifo_v3(fast__19)
# Loading work.fifo_v3(fast__20)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__2)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fifo_v3(fast__21)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__16)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__17)
# Loading work.rr_arb_tree(fast__8)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_axi_chimney(fast)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__3)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__22)
# Loading work.lzc(fast__6)
# Loading work.floo_axi_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__20)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__21)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__23)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__24)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__10)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.fractal_sync_2x2_core(fast__2)
# Loading work.fractal_sync_pipeline(fast__4)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_rx(fast__4)
# Loading work.fractal_sync_fifo(fast__6)
# Loading work.fractal_sync_arbiter(fast__8)
# Loading work.fractal_sync_arbiter_fa(fast__8)
# Loading work.fractal_sync_tx(fast__2)
# Loading work.fractal_sync_fifo(fast__7)
# Loading work.fractal_sync_arbiter(fast__9)
# Loading work.fractal_sync_arbiter_fa(fast__9)
# Loading work.fractal_sync_cc(fast__6)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_1d_local_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__4)
# Loading work.fractal_sync_mp_rf_br(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.fractal_sync_cc(fast__7)
# Loading work.fractal_sync_pipeline(fast__5)
# Loading work.fractal_sync_2d(fast__2)
# Loading work.fractal_sync_rx(fast__5)
# Loading work.fractal_sync_fifo(fast__8)
# Loading work.fractal_sync_arbiter(fast__10)
# Loading work.fractal_sync_arbiter_fa(fast__10)
# Loading work.fractal_sync_arbiter(fast__11)
# Loading work.fractal_sync_arbiter_fa(fast__11)
# Loading work.fractal_sync_cc(fast__8)
# Loading work.fractal_sync_2d_rf(fast__2)
# Loading work.fractal_sync_2d_local_rf(fast__2)
# Loading work.fractal_sync_2d_remote_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_mp_rf_br(fast__3)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__25)
# Loading work.fifo_v3(fast__26)
# Loading work.fifo_v3(fast__27)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.delta_counter(fast__5)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.rr_arb_tree(fast__16)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__9)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_os.c/verif.itb
# RISC-V Trace: Loaded        1487 instructions.
# [mhartid 0] timeslots: 1
# [mhartid 8] timeslots: 1
# [mhartid 16] timeslots: 1
# [mhartid 24] timeslots: 1
# [mhartid 32] timeslots: 1
# [mhartid 40] timeslots: 1
# [mhartid 48] timeslots: 1
# [mhartid 56] timeslots: 1
# [mhartid 1] timeslots: 1
# [mhartid 9] timeslots: 1
# [mhartid 17] timeslots: 1
# [mhartid 25] timeslots: 1
# [mhartid 33] timeslots: 1
# [mhartid 41] timeslots: 1
# [mhartid 49] timeslots: 1
# [mhartid 57] timeslots: 1
# [mhartid 2] timeslots: 1
# [mhartid 10] timeslots: 1
# [mhartid 18] timeslots: 1
# [mhartid 26] timeslots: 1
# [mhartid 34] timeslots: 1
# [mhartid 42] timeslots: 1
# [mhartid 50] timeslots: 1
# [mhartid 58] timeslots: 1
# [mhartid 3] timeslots: 1
# [mhartid 11] timeslots: 1
# [mhartid 19] timeslots: 1
# [mhartid 27] timeslots: 1
# [mhartid 35] timeslots: 1
# [mhartid 43] timeslots: 1
# [mhartid 51] timeslots: 1
# [mhartid 59] timeslots: 1
# [mhartid 4] timeslots: 1
# [mhartid 12] timeslots: 1
# [mhartid 20] timeslots: 1
# [mhartid 28] timeslots: 1
# [mhartid 36] timeslots: 1
# [mhartid 44] timeslots: 1
# [mhartid 52] timeslots: 1
# [mhartid 60] timeslots: 1
# [mhartid 5] timeslots: 1
# [mhartid 13] timeslots: 1
# [mhartid 21] timeslots: 1
# [mhartid 29] timeslots: 1
# [mhartid 37] timeslots: 1
# [mhartid 45] timeslots: 1
# [mhartid 53] timeslots: 1
# [mhartid 61] timeslots: 1
# [mhartid 6] timeslots: 1
# [mhartid 14] timeslots: 1
# [mhartid 22] timeslots: 1
# [mhartid 30] timeslots: 1
# [mhartid 38] timeslots: 1
# [mhartid 46] timeslots: 1
# [mhartid 54] timeslots: 1
# [mhartid 62] timeslots: 1
# [mhartid 7] timeslots: 1
# [mhartid 15] timeslots: 1
# [mhartid 23] timeslots: 1
# [mhartid 31] timeslots: 1
# [mhartid 39] timeslots: 1
# [mhartid 47] timeslots: 1
# [mhartid 55] timeslots: 1
# [mhartid 63] timeslots: 1
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015000, obi_addr=0x20000, len=16, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 57435ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc015600, obi_addr=0x820000, len=16, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 57960ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc016200, obi_addr=0x1820000, len=16, std=128, reps=12
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc016800, obi_addr=0x2020000, len=16, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc017400, obi_addr=0x3020000, len=16, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c00, obi_addr=0x1020000, len=16, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e00, obi_addr=0x2820000, len=16, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a00, obi_addr=0x3820000, len=16, std=128, reps=12
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 58515ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 58540ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 58540ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 58625ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 58625ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 58625ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 59240ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 59750ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1785ns (357 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 60300ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1780ns (356 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 60320ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1775ns (355 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 60320ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1775ns (355 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 60415ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1785ns (357 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 60415ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1785ns (357 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 60415ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1785ns (357 clock cycles)
# [mhartid 0] LAST TIMESLOT
# [mhartid 8] LAST TIMESLOT
# [mhartid 24] LAST TIMESLOT
# [mhartid 32] LAST TIMESLOT
# [mhartid 48] LAST TIMESLOT
# [mhartid 40] LAST TIMESLOT
# [mhartid 56] LAST TIMESLOT
# [mhartid 16] LAST TIMESLOT
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc015610, obi_addr=0x920000, len=16, std=128, reps=12
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015010, obi_addr=0x120000, len=16, std=128, reps=12
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 64730ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 64810ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc016810, obi_addr=0x2120000, len=16, std=128, reps=12
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc017410, obi_addr=0x3120000, len=16, std=128, reps=12
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc016210, obi_addr=0x1920000, len=16, std=128, reps=12
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e10, obi_addr=0x2920000, len=16, std=128, reps=12
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a10, obi_addr=0x3920000, len=16, std=128, reps=12
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c10, obi_addr=0x1120000, len=16, std=128, reps=12
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 65300ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 65300ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 65305ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 65375ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 65375ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 65400ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 67135ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 2400ns (480 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 67165ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 2350ns (470 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 67655ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 2350ns (470 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 67655ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 2350ns (470 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 67690ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 2380ns (476 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 67735ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 2330ns (466 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 67755ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 2375ns (475 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 67755ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 2375ns (475 clock cycles)
# [mhartid 9] LAST TIMESLOT
# [mhartid 1] LAST TIMESLOT
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015020, obi_addr=0x220000, len=16, std=128, reps=12
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc015620, obi_addr=0xa20000, len=16, std=128, reps=12
# [mhartid 33] LAST TIMESLOT
# [mhartid 49] LAST TIMESLOT
# [mhartid 25] LAST TIMESLOT
# [mhartid 17] LAST TIMESLOT
# [mhartid 41] LAST TIMESLOT
# [mhartid 57] LAST TIMESLOT
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 71785ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 71920ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c20, obi_addr=0x1220000, len=16, std=128, reps=12
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc016820, obi_addr=0x2220000, len=16, std=128, reps=12
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc017420, obi_addr=0x3220000, len=16, std=128, reps=12
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc016220, obi_addr=0x1a20000, len=16, std=128, reps=12
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e20, obi_addr=0x2a20000, len=16, std=128, reps=12
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a20, obi_addr=0x3a20000, len=16, std=128, reps=12
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 72410ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 72440ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 72440ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 72460ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 72535ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 72535ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 74700ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 2910ns (582 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 74830ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 2905ns (581 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 75385ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 2940ns (588 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 75385ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 2940ns (588 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 75390ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 2925ns (585 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 75395ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 2980ns (596 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 75460ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 2920ns (584 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 75460ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 2920ns (584 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc015630, obi_addr=0xb20000, len=16, std=128, reps=12
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015030, obi_addr=0x320000, len=16, std=128, reps=12
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 79090ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 79115ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc016830, obi_addr=0x2320000, len=16, std=128, reps=12
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc017430, obi_addr=0x3320000, len=16, std=128, reps=12
# [mhartid 2] LAST TIMESLOT
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c30, obi_addr=0x1320000, len=16, std=128, reps=12
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e30, obi_addr=0x2b20000, len=16, std=128, reps=12
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a30, obi_addr=0x3b20000, len=16, std=128, reps=12
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc016230, obi_addr=0x1b20000, len=16, std=128, reps=12
# [mhartid 10] LAST TIMESLOT
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 79690ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 79690ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 79730ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 79760ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 79760ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 79765ns
# [mhartid 26] LAST TIMESLOT
# [mhartid 34] LAST TIMESLOT
# [mhartid 50] LAST TIMESLOT
# [mhartid 18] LAST TIMESLOT
# [mhartid 42] LAST TIMESLOT
# [mhartid 58] LAST TIMESLOT
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 82580ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 3485ns (697 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 82625ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 3505ns (701 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 83195ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 3500ns (700 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 83195ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 3500ns (700 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 83215ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 3480ns (696 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 83240ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 3475ns (695 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 83240ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 3475ns (695 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 83250ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 3480ns (696 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc015640, obi_addr=0xc20000, len=16, std=128, reps=12
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015040, obi_addr=0x420000, len=16, std=128, reps=12
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 86005ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 86015ns
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc016840, obi_addr=0x2420000, len=16, std=128, reps=12
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc017440, obi_addr=0x3420000, len=16, std=128, reps=12
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc016240, obi_addr=0x1c20000, len=16, std=128, reps=12
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c40, obi_addr=0x1420000, len=16, std=128, reps=12
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e40, obi_addr=0x2c20000, len=16, std=128, reps=12
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a40, obi_addr=0x3c20000, len=16, std=128, reps=12
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 86550ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 86550ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 86635ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 86645ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 86655ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 86655ns
# [mhartid 11] LAST TIMESLOT
# [mhartid 3] LAST TIMESLOT
# [mhartid 35] LAST TIMESLOT
# [mhartid 51] LAST TIMESLOT
# [mhartid 19] LAST TIMESLOT
# [mhartid 27] LAST TIMESLOT
# [mhartid 43] LAST TIMESLOT
# [mhartid 59] LAST TIMESLOT
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 90050ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 4040ns (808 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 90075ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 4055ns (811 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 90610ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 4055ns (811 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 90610ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 4055ns (811 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 90665ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 4015ns (803 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 90665ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 4025ns (805 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 90670ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 4010ns (802 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 90670ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 4010ns (802 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015050, obi_addr=0x520000, len=16, std=128, reps=12
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc015650, obi_addr=0xd20000, len=16, std=128, reps=12
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 93060ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc016850, obi_addr=0x2520000, len=16, std=128, reps=12
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc017450, obi_addr=0x3520000, len=16, std=128, reps=12
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 93095ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c50, obi_addr=0x1520000, len=16, std=128, reps=12
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e50, obi_addr=0x2d20000, len=16, std=128, reps=12
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a50, obi_addr=0x3d20000, len=16, std=128, reps=12
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc016250, obi_addr=0x1d20000, len=16, std=128, reps=12
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 93655ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 93655ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 93670ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 93680ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 93680ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 93740ns
# [mhartid 12] LAST TIMESLOT
# [mhartid 4] LAST TIMESLOT
# [mhartid 36] LAST TIMESLOT
# [mhartid 52] LAST TIMESLOT
# [mhartid 20] LAST TIMESLOT
# [mhartid 44] LAST TIMESLOT
# [mhartid 60] LAST TIMESLOT
# [mhartid 28] LAST TIMESLOT
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 97635ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 4570ns (914 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 97700ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 4600ns (920 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 98220ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 4560ns (912 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 98220ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 4560ns (912 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 98255ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 4580ns (916 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 98270ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 4585ns (917 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 98270ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 4585ns (917 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 98320ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 4575ns (915 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015060, obi_addr=0x620000, len=16, std=128, reps=12
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc015660, obi_addr=0xe20000, len=16, std=128, reps=12
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc016860, obi_addr=0x2620000, len=16, std=128, reps=12
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc017460, obi_addr=0x3620000, len=16, std=128, reps=12
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 100115ns
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc016260, obi_addr=0x1e20000, len=16, std=128, reps=12
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c60, obi_addr=0x1620000, len=16, std=128, reps=12
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 100240ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e60, obi_addr=0x2e20000, len=16, std=128, reps=12
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a60, obi_addr=0x3e20000, len=16, std=128, reps=12
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 100730ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 100730ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 100790ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 100790ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 100955ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 100955ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x200c0, len=128, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 102570ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x8200c0, len=128, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 103705ns
# [mhartid 5] LAST TIMESLOT
# [mhartid 13] LAST TIMESLOT
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x18200c0, len=128, std=128, reps=12
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x20200c0, len=128, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x30200c0, len=128, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x10200c0, len=128, std=128, reps=12
# [mhartid 21] LAST TIMESLOT
# [mhartid 37] LAST TIMESLOT
# [mhartid 53] LAST TIMESLOT
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x28200c0, len=128, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x38200c0, len=128, std=128, reps=12
# [mhartid 45] LAST TIMESLOT
# [mhartid 61] LAST TIMESLOT
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 104780ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 104785ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 104785ns
# [mhartid 29] LAST TIMESLOT
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 104910ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 105005ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 105005ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 105275ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 5155ns (1031 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 105415ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 5170ns (1034 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 105895ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 5160ns (1032 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 105895ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 5160ns (1032 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 105945ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 5150ns (1030 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 105960ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 5165ns (1033 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 106160ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 5200ns (1040 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 106160ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 5200ns (1040 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015070, obi_addr=0x720000, len=16, std=128, reps=12
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc015670, obi_addr=0xf20000, len=16, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 107285ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 107315ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc016870, obi_addr=0x2720000, len=16, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc017470, obi_addr=0x3720000, len=16, std=128, reps=12
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e70, obi_addr=0x2f20000, len=16, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a70, obi_addr=0x3f20000, len=16, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c70, obi_addr=0x1720000, len=16, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc016270, obi_addr=0x1f20000, len=16, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 108030ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 108030ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 108040ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 108040ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 108045ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 108060ns
# [mhartid 6] LAST TIMESLOT
# [mhartid 14] LAST TIMESLOT
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 113030ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 5740ns (1148 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 113030ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 5710ns (1142 clock cycles)
# [mhartid 38] LAST TIMESLOT
# [mhartid 54] LAST TIMESLOT
# [mhartid 22] LAST TIMESLOT
# [mhartid 30] LAST TIMESLOT
# [mhartid 46] LAST TIMESLOT
# [mhartid 62] LAST TIMESLOT
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 113640ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 11065ns (2213 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 113780ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 5730ns (1146 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 113780ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 5745ns (1149 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 113780ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 5735ns (1147 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 113780ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 5745ns (1149 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 113780ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 5735ns (1147 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 113830ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 5765ns (1153 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 114835ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 11125ns (2225 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x9200c0, len=128, std=128, reps=12
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x1200c0, len=128, std=128, reps=12
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 115540ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 115660ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 115890ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 11105ns (2221 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 115920ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 11130ns (2226 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 115920ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 11130ns (2226 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 116025ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 11110ns (2222 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 116080ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 11070ns (2214 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 116080ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 11070ns (2214 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x21200c0, len=128, std=128, reps=12
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x31200c0, len=128, std=128, reps=12
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x19200c0, len=128, std=128, reps=12
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x11200c0, len=128, std=128, reps=12
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x29200c0, len=128, std=128, reps=12
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x39200c0, len=128, std=128, reps=12
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 116590ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 116590ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 116710ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 116780ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 116820ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 116820ns
# [mhartid 7] LAST TIMESLOT
# [mhartid 15] LAST TIMESLOT
# [mhartid 47] LAST TIMESLOT
# [mhartid 63] LAST TIMESLOT
# [mhartid 23] LAST TIMESLOT
# [mhartid 39] LAST TIMESLOT
# [mhartid 55] LAST TIMESLOT
# [mhartid 31] LAST TIMESLOT
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x2200c0, len=128, std=128, reps=12
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0xa200c0, len=128, std=128, reps=12
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 127640ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 127950ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x12200c0, len=128, std=128, reps=12
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1a200c0, len=128, std=128, reps=12
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x22200c0, len=128, std=128, reps=12
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x32200c0, len=128, std=128, reps=12
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2a200c0, len=128, std=128, reps=12
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3a200c0, len=128, std=128, reps=12
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 128925ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 128950ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 128985ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 128985ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 129080ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 129080ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 130355ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 14810ns (2962 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 130450ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 14785ns (2957 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 131370ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 14775ns (2955 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 131370ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 14775ns (2955 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 131510ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 14795ns (2959 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 131605ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 14820ns (2964 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 131620ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 14795ns (2959 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 131620ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 14795ns (2959 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0xb200c0, len=128, std=128, reps=12
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x3200c0, len=128, std=128, reps=12
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 139985ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 140065ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x23200c0, len=128, std=128, reps=12
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x33200c0, len=128, std=128, reps=12
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1b200c0, len=128, std=128, reps=12
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2b200c0, len=128, std=128, reps=12
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3b200c0, len=128, std=128, reps=12
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x13200c0, len=128, std=128, reps=12
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 141320ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 141320ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 141320ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 141365ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 141365ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 141380ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 146260ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 18615ns (3723 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 146665ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 18710ns (3742 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 147525ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 18570ns (3714 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 147600ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 18670ns (3734 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 147675ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 18685ns (3737 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 147675ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 18685ns (3737 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 147735ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 18650ns (3730 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 147735ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 18650ns (3730 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x4200c0, len=128, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0xc200c0, len=128, std=128, reps=12
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 151920ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 151995ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x206c0, len=16, std=128, reps=64
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 152680ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x14200c0, len=128, std=128, reps=12
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x24200c0, len=128, std=128, reps=12
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x34200c0, len=128, std=128, reps=12
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2c200c0, len=128, std=128, reps=12
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3c200c0, len=128, std=128, reps=12
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1c200c0, len=128, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 153245ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 153260ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 153260ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 153315ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 153315ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 153335ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x8206c0, len=16, std=128, reps=64
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 154585ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x18206c0, len=16, std=128, reps=64
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x20206c0, len=16, std=128, reps=64
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x30206c0, len=16, std=128, reps=64
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x28206c0, len=16, std=128, reps=64
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x38206c0, len=16, std=128, reps=64
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x10206c0, len=16, std=128, reps=64
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 156290ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 156305ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 156305ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 156415ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 156415ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 156425ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 160145ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 7460ns (1492 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 162065ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 7475ns (1495 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 162590ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 22600ns (4520 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 162630ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 22560ns (4512 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x5200c0, len=128, std=128, reps=12
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0xd200c0, len=128, std=128, reps=12
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 163760ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 7450ns (1490 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 163760ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 7450ns (1490 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 163780ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 7485ns (1497 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 163870ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 7450ns (1490 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 163870ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 7450ns (1490 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 163875ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 7445ns (1489 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 163895ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 22570ns (4514 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 163895ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 22570ns (4514 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 163915ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 22590ns (4518 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 163985ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 22600ns (4520 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 164055ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 22685ns (4537 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 164055ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 22685ns (4537 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 164095ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 164150ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2d200c0, len=128, std=128, reps=12
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3d200c0, len=128, std=128, reps=12
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x25200c0, len=128, std=128, reps=12
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x35200c0, len=128, std=128, reps=12
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x15200c0, len=128, std=128, reps=12
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1d200c0, len=128, std=128, reps=12
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 165385ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 165385ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 165390ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 165390ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 165435ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 165465ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x9206c0, len=16, std=128, reps=64
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x1206c0, len=16, std=128, reps=64
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 173980ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 174060ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x21206c0, len=16, std=128, reps=64
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x31206c0, len=16, std=128, reps=64
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x19206c0, len=16, std=128, reps=64
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x29206c0, len=16, std=128, reps=64
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x39206c0, len=16, std=128, reps=64
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 175515ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 175515ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x11206c0, len=16, std=128, reps=64
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x6200c0, len=128, std=128, reps=12
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 175730ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 175760ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 175760ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 175825ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0xe200c0, len=128, std=128, reps=12
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 176190ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 176355ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x26200c0, len=128, std=128, reps=12
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x36200c0, len=128, std=128, reps=12
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x16200c0, len=128, std=128, reps=12
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1e200c0, len=128, std=128, reps=12
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2e200c0, len=128, std=128, reps=12
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3e200c0, len=128, std=128, reps=12
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 177490ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 177490ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 177590ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 177670ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 177885ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 177885ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 178370ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 26445ns (5289 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 178530ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 26530ns (5306 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 179810ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 26560ns (5312 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 179840ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 26500ns (5300 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 179955ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 26635ns (5327 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 179955ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 26635ns (5327 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 179985ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 26720ns (5344 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 179985ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 26720ns (5344 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 184130ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 10065ns (2013 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 184140ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 10155ns (2031 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 185695ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 10175ns (2035 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 185695ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 10175ns (2035 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 185960ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 10225ns (2045 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 185970ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 10205ns (2041 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 185970ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 10205ns (2041 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 186150ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 10320ns (2064 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x7200c0, len=128, std=128, reps=12
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0xf200c0, len=128, std=128, reps=12
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 188565ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 188680ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x27200c0, len=128, std=128, reps=12
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x37200c0, len=128, std=128, reps=12
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x2f200c0, len=128, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x3f200c0, len=128, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x1f200c0, len=128, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x17200c0, len=128, std=128, reps=12
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 189975ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 189975ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 190010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 190010ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 190045ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 190075ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x2206c0, len=16, std=128, reps=64
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 193805ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0xa206c0, len=16, std=128, reps=64
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 194145ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 194440ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 30285ns (6057 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 194475ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 30375ns (6075 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x1a206c0, len=16, std=128, reps=64
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x12206c0, len=16, std=128, reps=64
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x22206c0, len=16, std=128, reps=64
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x32206c0, len=16, std=128, reps=64
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x2a206c0, len=16, std=128, reps=64
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x3a206c0, len=16, std=128, reps=64
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 195570ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 195665ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 30275ns (6055 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 195665ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 30275ns (6055 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 195695ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 195735ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 30265ns (6053 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 195745ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 30350ns (6070 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 195745ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 30350ns (6070 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 195790ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 30350ns (6070 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 195825ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 195825ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 195840ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 195840ns
# [mhartid 0] RedMulE with parameter: x=0x200c0, w=0x206c0, y=0x20000, m=12, n=64, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 199070ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 201600 ns Started: 201600 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 201605 ns Started: 201605 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 201620ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x8200c0, w=0x8206c0, y=0x820000, m=12, n=64, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 202840ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 205370 ns Started: 205370 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 205375 ns Started: 205375 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 205390ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x20200c0, w=0x20206c0, y=0x2020000, m=12, n=64, k=8
# [mhartid 48] RedMulE with parameter: x=0x30200c0, w=0x30206c0, y=0x3020000, m=12, n=64, k=8
# [mhartid 24] RedMulE with parameter: x=0x18200c0, w=0x18206c0, y=0x1820000, m=12, n=64, k=8
# [mhartid 40] RedMulE with parameter: x=0x28200c0, w=0x28206c0, y=0x2820000, m=12, n=64, k=8
# [mhartid 56] RedMulE with parameter: x=0x38200c0, w=0x38206c0, y=0x3820000, m=12, n=64, k=8
# [mhartid 16] RedMulE with parameter: x=0x10200c0, w=0x10206c0, y=0x1020000, m=12, n=64, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 206290ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 206290ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 206305ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 206315ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 206315ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 206385ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 206520ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 12710ns (2542 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 206890ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 12740ns (2548 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 208320ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 12745ns (2549 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 208505ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 12805ns (2561 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 208575ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 12745ns (2549 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 208575ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 12745ns (2549 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 208625ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 12780ns (2556 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 208625ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 12780ns (2556 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208830 ns Started: 208830 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208830 ns Started: 208830 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208830 ns Started: 208830 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208835 ns Started: 208835 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208835 ns Started: 208835 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208835 ns Started: 208835 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208840 ns Started: 208840 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208840 ns Started: 208840 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208845 ns Started: 208845 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208845 ns Started: 208845 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 208850ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 208850ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 2555ns (511 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 208850ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 2555ns (511 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 208860ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 208860ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208915 ns Started: 208915 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 208920 ns Started: 208920 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[0].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 208935ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 210380ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 34185ns (6837 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 210515ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 34155ns (6831 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 211715ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 34220ns (6844 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 211715ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 34220ns (6844 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 211800ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 34125ns (6825 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 211865ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 34270ns (6854 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 211975ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 34085ns (6817 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 211975ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 34085ns (6817 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0xb206c0, len=16, std=128, reps=64
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x3206c0, len=16, std=128, reps=64
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 213890ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 213910ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x23206c0, len=16, std=128, reps=64
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x33206c0, len=16, std=128, reps=64
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x13206c0, len=16, std=128, reps=64
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x1b206c0, len=16, std=128, reps=64
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x2b206c0, len=16, std=128, reps=64
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x3b206c0, len=16, std=128, reps=64
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 215765ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 215765ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 215910ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 215925ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 216020ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 216020ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 226605ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 38035ns (7607 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 226690ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 38005ns (7601 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 227985ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 38005ns (7601 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 227985ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 38005ns (7601 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 228010ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 37995ns (7599 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 228010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 37995ns (7599 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 228075ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 38025ns (7605 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 228080ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 38000ns (7600 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x9200c0, w=0x9206c0, y=0x920000, m=12, n=64, k=8
# [mhartid 1] RedMulE with parameter: x=0x1200c0, w=0x1206c0, y=0x120000, m=12, n=64, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 229040ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 229110ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 15195ns (3039 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 229155ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 229225ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 15330ns (3066 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 230955ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 15185ns (3037 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 230955ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 15185ns (3037 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 231090ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 15175ns (3035 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 231195ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 15265ns (3053 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 231325ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 15300ns (3060 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 231325ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 15300ns (3060 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 231605 ns Started: 231605 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 231610 ns Started: 231610 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 231625ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 2580ns (516 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 231730 ns Started: 231730 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 231735 ns Started: 231735 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 231750ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 2590ns (518 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x21200c0, w=0x21206c0, y=0x2120000, m=12, n=64, k=8
# [mhartid 49] RedMulE with parameter: x=0x31200c0, w=0x31206c0, y=0x3120000, m=12, n=64, k=8
# [mhartid 25] RedMulE with parameter: x=0x19200c0, w=0x19206c0, y=0x1920000, m=12, n=64, k=8
# [mhartid 41] RedMulE with parameter: x=0x29200c0, w=0x29206c0, y=0x2920000, m=12, n=64, k=8
# [mhartid 57] RedMulE with parameter: x=0x39200c0, w=0x39206c0, y=0x3920000, m=12, n=64, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 232430ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 232430ns
# [mhartid 17] RedMulE with parameter: x=0x11200c0, w=0x11206c0, y=0x1120000, m=12, n=64, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 232610ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 232700ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 232700ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 232875ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x4206c0, len=16, std=128, reps=64
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0xc206c0, len=16, std=128, reps=64
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 233540ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 233585ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235010 ns Started: 235010 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235010 ns Started: 235010 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235015 ns Started: 235015 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235015 ns Started: 235015 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 235030ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 2595ns (519 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 235030ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 2595ns (519 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x14206c0, len=16, std=128, reps=64
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235180 ns Started: 235180 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235185 ns Started: 235185 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 235200ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 2585ns (517 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235265 ns Started: 235265 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235265 ns Started: 235265 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235270 ns Started: 235270 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235270 ns Started: 235270 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x1c206c0, len=16, std=128, reps=64
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 235285ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 2580ns (516 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 235285ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 2580ns (516 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x24206c0, len=16, std=128, reps=64
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x34206c0, len=16, std=128, reps=64
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x2c206c0, len=16, std=128, reps=64
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x3c206c0, len=16, std=128, reps=64
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235450 ns Started: 235450 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 235455 ns Started: 235455 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[1].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 235470ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 2590ns (518 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 235580ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 235805ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 235805ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 235865ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 235865ns
# [mhartid 0] iDMA 2D with parameter: dir=1, axi_addr=0xcc015000, obi_addr=0x20000, len=16, std=128, reps=12
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 240750ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 241955ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1200ns (240 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=1, axi_addr=0xcc015600, obi_addr=0x820000, len=16, std=128, reps=12
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 245220ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 246335ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=1, axi_addr=0xcc016800, obi_addr=0x2020000, len=16, std=128, reps=12
# [mhartid 40] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e00, obi_addr=0x2820000, len=16, std=128, reps=12
# [mhartid 48] iDMA 2D with parameter: dir=1, axi_addr=0xcc017400, obi_addr=0x3020000, len=16, std=128, reps=12
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a00, obi_addr=0x3820000, len=16, std=128, reps=12
# [mhartid 24] iDMA 2D with parameter: dir=1, axi_addr=0xcc016200, obi_addr=0x1820000, len=16, std=128, reps=12
# [mhartid 16] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c00, obi_addr=0x1020000, len=16, std=128, reps=12
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 249160ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 249160ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 249165ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 249165ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 249200ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 249355ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 250290ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1120ns (224 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 250290ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1125ns (225 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 250290ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1120ns (224 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 250290ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1125ns (225 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 250325ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1120ns (224 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 250515ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1155ns (231 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 251410ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 17820ns (3564 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 251415ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 17870ns (3574 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x5206c0, len=16, std=128, reps=64
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0xd206c0, len=16, std=128, reps=64
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 253360ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 253400ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 17815ns (3563 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 253415ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 253460ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 17765ns (3553 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 253620ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 17810ns (3562 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 253620ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 17810ns (3562 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 253635ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 17765ns (3553 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 253640ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 17770ns (3554 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x1d206c0, len=16, std=128, reps=64
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x3d206c0, len=16, std=128, reps=64
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x25206c0, len=16, std=128, reps=64
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x35206c0, len=16, std=128, reps=64
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x2d206c0, len=16, std=128, reps=64
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x15206c0, len=16, std=128, reps=64
# [mhartid 2] RedMulE with parameter: x=0x2200c0, w=0x2206c0, y=0x220000, m=12, n=64, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 255370ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 255410ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 255420ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 255425ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 255425ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 255430ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 255750ns
# [mhartid 10] RedMulE with parameter: x=0xa200c0, w=0xa206c0, y=0xa20000, m=12, n=64, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 256180ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 258355 ns Started: 258355 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 258360 ns Started: 258360 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 258375ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 258785 ns Started: 258785 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 258790 ns Started: 258790 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 258805ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x12200c0, w=0x12206c0, y=0x1220000, m=12, n=64, k=8
# [mhartid 26] RedMulE with parameter: x=0x1a200c0, w=0x1a206c0, y=0x1a20000, m=12, n=64, k=8
# [mhartid 34] RedMulE with parameter: x=0x22200c0, w=0x22206c0, y=0x2220000, m=12, n=64, k=8
# [mhartid 50] RedMulE with parameter: x=0x32200c0, w=0x32206c0, y=0x3220000, m=12, n=64, k=8
# [mhartid 58] RedMulE with parameter: x=0x3a200c0, w=0x3a206c0, y=0x3a20000, m=12, n=64, k=8
# [mhartid 42] RedMulE with parameter: x=0x2a200c0, w=0x2a206c0, y=0x2a20000, m=12, n=64, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 259480ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 259515ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 259545ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 259550ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 259670ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 259675ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262085 ns Started: 262085 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262090 ns Started: 262090 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 262105ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262120 ns Started: 262120 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262125 ns Started: 262125 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 262140ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262150 ns Started: 262150 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262155 ns Started: 262155 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262155 ns Started: 262155 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262160 ns Started: 262160 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 262170ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 262175ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262280 ns Started: 262280 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262285 ns Started: 262285 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262285 ns Started: 262285 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 262290 ns Started: 262290 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[2].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 262300ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 2620ns (524 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 262305ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 2630ns (526 clock cycles)
# [mhartid 0] Number of errors: 0
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x6206c0, len=16, std=128, reps=64
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0xe206c0, len=16, std=128, reps=64
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 273105ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 273285ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 273665ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 20245ns (4049 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 273685ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 20320ns (4064 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x36206c0, len=16, std=128, reps=64
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x26206c0, len=16, std=128, reps=64
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x1e206c0, len=16, std=128, reps=64
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x3e206c0, len=16, std=128, reps=64
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x2e206c0, len=16, std=128, reps=64
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x16206c0, len=16, std=128, reps=64
# [mhartid 9] iDMA 2D with parameter: dir=1, axi_addr=0xcc015610, obi_addr=0x920000, len=16, std=128, reps=12
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 275120ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 275125ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 275220ns
# [mhartid 1] iDMA 2D with parameter: dir=1, axi_addr=0xcc015010, obi_addr=0x120000, len=16, std=128, reps=12
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 275245ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 275310ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 275320ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 275375ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 275525ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 275540ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 20110ns (4022 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 275555ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 20180ns (4036 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 275585ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 20155ns (4031 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 275630ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 20205ns (4041 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 275675ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 20260ns (4052 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 275695ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 20260ns (4052 clock cycles)
# [mhartid 8] Number of errors: 0
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 276620ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1395ns (279 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 276950ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1420ns (284 clock cycles)
# [mhartid 0] Tile 0 returned.
# [mhartid 33] iDMA 2D with parameter: dir=1, axi_addr=0xcc016810, obi_addr=0x2120000, len=16, std=128, reps=12
# [mhartid 49] iDMA 2D with parameter: dir=1, axi_addr=0xcc017410, obi_addr=0x3120000, len=16, std=128, reps=12
# [mhartid 25] iDMA 2D with parameter: dir=1, axi_addr=0xcc016210, obi_addr=0x1920000, len=16, std=128, reps=12
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a10, obi_addr=0x3920000, len=16, std=128, reps=12
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 279260ns
# [mhartid 41] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e10, obi_addr=0x2920000, len=16, std=128, reps=12
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 279265ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 279360ns
# [mhartid 17] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c10, obi_addr=0x1120000, len=16, std=128, reps=12
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 279495ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 279565ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 279700ns
# [mhartid 40] Number of errors: 0
# [mhartid 48] Number of errors: 0
# [mhartid 24] Number of errors: 0
# [mhartid 32] Number of errors: 0
# [mhartid 56] Number of errors: 0
# [mhartid 16] Number of errors: 0
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 280645ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1380ns (276 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 280650ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1380ns (276 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 280745ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1380ns (276 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 280885ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1385ns (277 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 280935ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1365ns (273 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 281075ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1370ns (274 clock cycles)
# [mhartid 8] Tile 8 returned.
# [mhartid 3] RedMulE with parameter: x=0x3200c0, w=0x3206c0, y=0x320000, m=12, n=64, k=8
# [mhartid 11] RedMulE with parameter: x=0xb200c0, w=0xb206c0, y=0xb20000, m=12, n=64, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 282535ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 282560ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 285180 ns Started: 285180 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 285185 ns Started: 285185 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 285200ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 2660ns (532 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 285220 ns Started: 285220 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 285225 ns Started: 285225 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 285240ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 2675ns (535 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x23200c0, w=0x23206c0, y=0x2320000, m=12, n=64, k=8
# [mhartid 51] RedMulE with parameter: x=0x33200c0, w=0x33206c0, y=0x3320000, m=12, n=64, k=8
# [mhartid 19] RedMulE with parameter: x=0x13200c0, w=0x13206c0, y=0x1320000, m=12, n=64, k=8
# [mhartid 27] RedMulE with parameter: x=0x1b200c0, w=0x1b206c0, y=0x1b20000, m=12, n=64, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 286135ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 286210ns
# [mhartid 59] RedMulE with parameter: x=0x3b200c0, w=0x3b206c0, y=0x3b20000, m=12, n=64, k=8
# [mhartid 43] RedMulE with parameter: x=0x2b200c0, w=0x2b206c0, y=0x2b20000, m=12, n=64, k=8
# [mhartid 40] Tile 40 returned.
# [mhartid 24] Tile 24 returned.
# [mhartid 48] Tile 48 returned.
# [mhartid 32] Tile 32 returned.
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 286385ns
# [mhartid 56] Tile 56 returned.
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 286540ns
# [mhartid 16] Tile 16 returned.
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 286675ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 286710ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 288780 ns Started: 288780 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 288785 ns Started: 288785 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 288800ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 2660ns (532 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 288860 ns Started: 288860 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 288865 ns Started: 288865 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 288880ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 2665ns (533 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289040 ns Started: 289040 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289045 ns Started: 289045 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 289060ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 2670ns (534 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289200 ns Started: 289200 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289205 ns Started: 289205 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 289220ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 2675ns (535 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289325 ns Started: 289325 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289330 ns Started: 289330 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 289345ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 2665ns (533 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289360 ns Started: 289360 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 289365 ns Started: 289365 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[3].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 289380ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 2665ns (533 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x7206c0, len=16, std=128, reps=64
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0xf206c0, len=16, std=128, reps=64
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 293120ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 293260ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x27206c0, len=16, std=128, reps=64
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x37206c0, len=16, std=128, reps=64
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x1f206c0, len=16, std=128, reps=64
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x2f206c0, len=16, std=128, reps=64
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x3f206c0, len=16, std=128, reps=64
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x17206c0, len=16, std=128, reps=64
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 295300ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 295330ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 295395ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 295395ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 295405ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 295495ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 295920ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 22810ns (4562 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 296150ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 22860ns (4572 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 297950ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 22825ns (4565 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 298015ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 22885ns (4577 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 298050ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 22800ns (4560 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 298080ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 22755ns (4551 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 298135ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 22820ns (4564 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 298175ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 22795ns (4559 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=1, axi_addr=0xcc015020, obi_addr=0x220000, len=16, std=128, reps=12
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 305750ns
# [mhartid 10] iDMA 2D with parameter: dir=1, axi_addr=0xcc015620, obi_addr=0xa20000, len=16, std=128, reps=12
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 306190ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 307395ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 307845ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc200c0, w=0xc206c0, y=0xc20000, m=12, n=64, k=8
# [mhartid 4] RedMulE with parameter: x=0x4200c0, w=0x4206c0, y=0x420000, m=12, n=64, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 308990ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 309040ns
# [mhartid 26] iDMA 2D with parameter: dir=1, axi_addr=0xcc016220, obi_addr=0x1a20000, len=16, std=128, reps=12
# [mhartid 18] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c20, obi_addr=0x1220000, len=16, std=128, reps=12
# [mhartid 50] iDMA 2D with parameter: dir=1, axi_addr=0xcc017420, obi_addr=0x3220000, len=16, std=128, reps=12
# [mhartid 34] iDMA 2D with parameter: dir=1, axi_addr=0xcc016820, obi_addr=0x2220000, len=16, std=128, reps=12
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 310145ns
# [mhartid 42] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e20, obi_addr=0x2a20000, len=16, std=128, reps=12
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a20, obi_addr=0x3a20000, len=16, std=128, reps=12
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 310200ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 310205ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 310220ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 310490ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 310525ns
# [mhartid 9] Number of errors: 0
# [mhartid 1] Number of errors: 0
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 311675 ns Started: 311675 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 311680 ns Started: 311680 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 311695ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 2700ns (540 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 311740 ns Started: 311740 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 311745 ns Started: 311745 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 311760ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 2715ns (543 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 311790ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1640ns (328 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 311860ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1655ns (331 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 311860ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 311890ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1665ns (333 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 312145ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1650ns (330 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 312190ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1660ns (332 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x14200c0, w=0x14206c0, y=0x1420000, m=12, n=64, k=8
# [mhartid 28] RedMulE with parameter: x=0x1c200c0, w=0x1c206c0, y=0x1c20000, m=12, n=64, k=8
# [mhartid 52] RedMulE with parameter: x=0x34200c0, w=0x34206c0, y=0x3420000, m=12, n=64, k=8
# [mhartid 36] RedMulE with parameter: x=0x24200c0, w=0x24206c0, y=0x2420000, m=12, n=64, k=8
# [mhartid 44] RedMulE with parameter: x=0x2c200c0, w=0x2c206c0, y=0x2c20000, m=12, n=64, k=8
# [mhartid 60] RedMulE with parameter: x=0x3c200c0, w=0x3c206c0, y=0x3c20000, m=12, n=64, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 312880ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 313120ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 313120ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 313145ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 313275ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 313335ns
# [mhartid 33] Number of errors: 0
# [mhartid 49] Number of errors: 0
# [mhartid 25] Number of errors: 0
# [mhartid 41] Number of errors: 0
# [mhartid 17] Number of errors: 0
# [mhartid 57] Number of errors: 0
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315585 ns Started: 315585 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315590 ns Started: 315590 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 315605ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 2720ns (544 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315805 ns Started: 315805 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315810 ns Started: 315810 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315810 ns Started: 315810 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315815 ns Started: 315815 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 315825ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 2700ns (540 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 315830ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 2705ns (541 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315830 ns Started: 315830 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315835 ns Started: 315835 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 315850ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 2700ns (540 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315960 ns Started: 315960 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 315965 ns Started: 315965 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 315980ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 2700ns (540 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 316050 ns Started: 316050 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 316055 ns Started: 316055 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[4].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 316070ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 2730ns (546 clock cycles)
# [mhartid 9] Tile 9 returned.
# [mhartid 1] Tile 1 returned.
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 318575ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 25450ns (5090 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 318720ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 25455ns (5091 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 320680ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 25375ns (5075 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 320700ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 25365ns (5073 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 320770ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 25360ns (5072 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 320790ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 25390ns (5078 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 320885ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 25485ns (5097 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 320910ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 25410ns (5082 clock cycles)
# [mhartid 33] Tile 33 returned.
# [mhartid 25] Tile 25 returned.
# [mhartid 49] Tile 49 returned.
# [mhartid 41] Tile 41 returned.
# [mhartid 17] Tile 17 returned.
# [mhartid 57] Tile 57 returned.
# [mhartid 5] RedMulE with parameter: x=0x5200c0, w=0x5206c0, y=0x520000, m=12, n=64, k=8
# [mhartid 13] RedMulE with parameter: x=0xd200c0, w=0xd206c0, y=0xd20000, m=12, n=64, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 335535ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 335595ns
# [mhartid 3] iDMA 2D with parameter: dir=1, axi_addr=0xcc015030, obi_addr=0x320000, len=16, std=128, reps=12
# [mhartid 11] iDMA 2D with parameter: dir=1, axi_addr=0xcc015630, obi_addr=0xb20000, len=16, std=128, reps=12
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 336310ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 336575ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 338245ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1930ns (386 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 338260 ns Started: 338260 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 338265 ns Started: 338265 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 338280ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 338320 ns Started: 338320 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 338325 ns Started: 338325 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 338340ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 338510ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1930ns (386 clock cycles)
# [mhartid 53] RedMulE with parameter: x=0x35200c0, w=0x35206c0, y=0x3520000, m=12, n=64, k=8
# [mhartid 37] RedMulE with parameter: x=0x25200c0, w=0x25206c0, y=0x2520000, m=12, n=64, k=8
# [mhartid 29] RedMulE with parameter: x=0x1d200c0, w=0x1d206c0, y=0x1d20000, m=12, n=64, k=8
# [mhartid 21] RedMulE with parameter: x=0x15200c0, w=0x15206c0, y=0x1520000, m=12, n=64, k=8
# [mhartid 45] RedMulE with parameter: x=0x2d200c0, w=0x2d206c0, y=0x2d20000, m=12, n=64, k=8
# [mhartid 61] RedMulE with parameter: x=0x3d200c0, w=0x3d206c0, y=0x3d20000, m=12, n=64, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 339320ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 339400ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 339525ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 339575ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 339600ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 339600ns
# [mhartid 35] iDMA 2D with parameter: dir=1, axi_addr=0xcc016830, obi_addr=0x2320000, len=16, std=128, reps=12
# [mhartid 51] iDMA 2D with parameter: dir=1, axi_addr=0xcc017430, obi_addr=0x3320000, len=16, std=128, reps=12
# [mhartid 19] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c30, obi_addr=0x1320000, len=16, std=128, reps=12
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 340730ns
# [mhartid 27] iDMA 2D with parameter: dir=1, axi_addr=0xcc016230, obi_addr=0x1b20000, len=16, std=128, reps=12
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 340895ns
# [mhartid 43] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e30, obi_addr=0x2b20000, len=16, std=128, reps=12
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a30, obi_addr=0x3b20000, len=16, std=128, reps=12
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 341040ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 341155ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 341325ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 341355ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342045 ns Started: 342045 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342050 ns Started: 342050 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 342065ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342135 ns Started: 342135 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342140 ns Started: 342140 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 342155ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2750ns (550 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342250 ns Started: 342250 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342255 ns Started: 342255 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 342270ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342310 ns Started: 342310 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342315 ns Started: 342315 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342325 ns Started: 342325 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342325 ns Started: 342325 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 342330ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2750ns (550 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342330 ns Started: 342330 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 342330 ns Started: 342330 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[5].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 342345ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 342345ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2740ns (548 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 342690ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1955ns (391 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 342835ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1935ns (387 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 342980ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1935ns (387 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 343095ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1935ns (387 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 343260ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1930ns (386 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 343285ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1925ns (385 clock cycles)
# [mhartid 2] Number of errors: 0
# [mhartid 10] Number of errors: 0
# [mhartid 26] Number of errors: 0
# [mhartid 18] Number of errors: 0
# [mhartid 34] Number of errors: 0
# [mhartid 50] Number of errors: 0
# [mhartid 42] Number of errors: 0
# [mhartid 58] Number of errors: 0
# [mhartid 2] Tile 2 returned.
# [mhartid 10] Tile 10 returned.
# [mhartid 26] Tile 26 returned.
# [mhartid 18] Tile 18 returned.
# [mhartid 50] Tile 50 returned.
# [mhartid 34] Tile 34 returned.
# [mhartid 42] Tile 42 returned.
# [mhartid 58] Tile 58 returned.
# [mhartid 6] RedMulE with parameter: x=0x6200c0, w=0x6206c0, y=0x620000, m=12, n=64, k=8
# [mhartid 14] RedMulE with parameter: x=0xe200c0, w=0xe206c0, y=0xe20000, m=12, n=64, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 361885ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 362135ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 364655 ns Started: 364655 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 364660 ns Started: 364660 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 364675ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2785ns (557 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 364900 ns Started: 364900 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 364905 ns Started: 364905 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 364920ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# [mhartid 54] RedMulE with parameter: x=0x36200c0, w=0x36206c0, y=0x3620000, m=12, n=64, k=8
# [mhartid 38] RedMulE with parameter: x=0x26200c0, w=0x26206c0, y=0x2620000, m=12, n=64, k=8
# [mhartid 30] RedMulE with parameter: x=0x1e200c0, w=0x1e206c0, y=0x1e20000, m=12, n=64, k=8
# [mhartid 46] RedMulE with parameter: x=0x2e200c0, w=0x2e206c0, y=0x2e20000, m=12, n=64, k=8
# [mhartid 62] RedMulE with parameter: x=0x3e200c0, w=0x3e206c0, y=0x3e20000, m=12, n=64, k=8
# [mhartid 22] RedMulE with parameter: x=0x16200c0, w=0x16206c0, y=0x1620000, m=12, n=64, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 365940ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 365960ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 366075ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 366150ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 366185ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 366205ns
# [mhartid 4] iDMA 2D with parameter: dir=1, axi_addr=0xcc015040, obi_addr=0x420000, len=16, std=128, reps=12
# [mhartid 12] iDMA 2D with parameter: dir=1, axi_addr=0xcc015640, obi_addr=0xc20000, len=16, std=128, reps=12
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 366845ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 366865ns
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368705 ns Started: 368705 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368710 ns Started: 368710 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 368725ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368725 ns Started: 368725 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368730 ns Started: 368730 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 368745ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368840 ns Started: 368840 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368845 ns Started: 368845 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 368860ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368915 ns Started: 368915 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368920 ns Started: 368920 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 368935ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368950 ns Started: 368950 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368955 ns Started: 368955 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 368970ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368970 ns Started: 368970 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 368975 ns Started: 368975 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[6].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 368990ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2780ns (556 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 369060ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 2210ns (442 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 369070ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 2200ns (440 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c40, obi_addr=0x1420000, len=16, std=128, reps=12
# [mhartid 52] iDMA 2D with parameter: dir=1, axi_addr=0xcc017440, obi_addr=0x3420000, len=16, std=128, reps=12
# [mhartid 36] iDMA 2D with parameter: dir=1, axi_addr=0xcc016840, obi_addr=0x2420000, len=16, std=128, reps=12
# [mhartid 28] iDMA 2D with parameter: dir=1, axi_addr=0xcc016240, obi_addr=0x1c20000, len=16, std=128, reps=12
# [mhartid 44] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e40, obi_addr=0x2c20000, len=16, std=128, reps=12
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 371370ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 371460ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a40, obi_addr=0x3c20000, len=16, std=128, reps=12
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 371580ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 371675ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 371705ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 371910ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 373580ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 2205ns (441 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 373665ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 2200ns (440 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 373800ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 2215ns (443 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 373905ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 2225ns (445 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 373910ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 2200ns (440 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 374145ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 2230ns (446 clock cycles)
# [mhartid 3] Number of errors: 0
# [mhartid 11] Number of errors: 0
# [mhartid 35] Number of errors: 0
# [mhartid 51] Number of errors: 0
# [mhartid 19] Number of errors: 0
# [mhartid 27] Number of errors: 0
# [mhartid 59] Number of errors: 0
# [mhartid 43] Number of errors: 0
# [mhartid 7] RedMulE with parameter: x=0x7200c0, w=0x7206c0, y=0x720000, m=12, n=64, k=8
# [mhartid 15] RedMulE with parameter: x=0xf200c0, w=0xf206c0, y=0xf20000, m=12, n=64, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 388685ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 388915ns
# [mhartid 3] Tile 3 returned.
# [mhartid 11] Tile 11 returned.
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 391490 ns Started: 391490 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 391495 ns Started: 391495 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[0].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 391510ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 391720 ns Started: 391720 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 391725 ns Started: 391725 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[1].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 391740ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [mhartid 55] RedMulE with parameter: x=0x37200c0, w=0x37206c0, y=0x3720000, m=12, n=64, k=8
# [mhartid 39] RedMulE with parameter: x=0x27200c0, w=0x27206c0, y=0x2720000, m=12, n=64, k=8
# [mhartid 63] RedMulE with parameter: x=0x3f200c0, w=0x3f206c0, y=0x3f20000, m=12, n=64, k=8
# [mhartid 23] RedMulE with parameter: x=0x17200c0, w=0x17206c0, y=0x1720000, m=12, n=64, k=8
# [mhartid 47] RedMulE with parameter: x=0x2f200c0, w=0x2f206c0, y=0x2f20000, m=12, n=64, k=8
# [mhartid 31] RedMulE with parameter: x=0x1f200c0, w=0x1f206c0, y=0x1f20000, m=12, n=64, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 392855ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 392885ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 393045ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 393165ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 393215ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 393230ns
# [mhartid 35] Tile 35 returned.
# [mhartid 51] Tile 51 returned.
# [mhartid 19] Tile 19 returned.
# [mhartid 27] Tile 27 returned.
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395665 ns Started: 395665 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395670 ns Started: 395670 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[6].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 395685ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2825ns (565 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395690 ns Started: 395690 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395695 ns Started: 395695 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[4].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 395710ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [mhartid 59] Tile 59 returned.
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395850 ns Started: 395850 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395855 ns Started: 395855 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[7].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [mhartid 43] Tile 43 returned.
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 395870ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395980 ns Started: 395980 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 395985 ns Started: 395985 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[2].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 396000ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2830ns (566 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 396020 ns Started: 396020 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 396025 ns Started: 396025 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[5].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 396035 ns Started: 396035 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 396040ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# ** Warning: ASSERTION FAILURE: HWPE_STREAM_VALUE_CHANGE          1
#    Time: 396040 ns Started: 396040 ns  Scope: magia_tb.fixture.i_magia.gen_y_tile[3].gen_x_tile[7].i_magia_tile.i_redmule_top.i_streamer.gen_tcdm2stream[0].i_stream_source.addr.HWPE_STREAM_VALUE_CHANGE File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/hwpe-stream-15944f434ca4f9ed/rtl/hwpe_stream_interfaces.sv Line: 117
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 396055ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2820ns (564 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=1, axi_addr=0xcc015050, obi_addr=0x520000, len=16, std=128, reps=12
# [mhartid 13] iDMA 2D with parameter: dir=1, axi_addr=0xcc015650, obi_addr=0xd20000, len=16, std=128, reps=12
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 397105ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 397295ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 399585ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2475ns (495 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 399780ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2480ns (496 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=1, axi_addr=0xcc016850, obi_addr=0x2520000, len=16, std=128, reps=12
# [mhartid 53] iDMA 2D with parameter: dir=1, axi_addr=0xcc017450, obi_addr=0x3520000, len=16, std=128, reps=12
# [mhartid 29] iDMA 2D with parameter: dir=1, axi_addr=0xcc016250, obi_addr=0x1d20000, len=16, std=128, reps=12
# [mhartid 21] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c50, obi_addr=0x1520000, len=16, std=128, reps=12
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a50, obi_addr=0x3d20000, len=16, std=128, reps=12
# [mhartid 45] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e50, obi_addr=0x2d20000, len=16, std=128, reps=12
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 401660ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 401660ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 401820ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 401940ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 401990ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 401995ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 404145ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2480ns (496 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 404150ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2485ns (497 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 404305ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2480ns (496 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 404440ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2495ns (499 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 404480ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2485ns (497 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 404495ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2495ns (499 clock cycles)
# [mhartid 4] Number of errors: 0
# [mhartid 12] Number of errors: 0
# [mhartid 20] Number of errors: 0
# [mhartid 52] Number of errors: 0
# [mhartid 36] Number of errors: 0
# [mhartid 28] Number of errors: 0
# [mhartid 44] Number of errors: 0
# [mhartid 60] Number of errors: 0
# [mhartid 4] Tile 4 returned.
# [mhartid 6] iDMA 2D with parameter: dir=1, axi_addr=0xcc015060, obi_addr=0x620000, len=16, std=128, reps=12
# [mhartid 14] iDMA 2D with parameter: dir=1, axi_addr=0xcc015660, obi_addr=0xe20000, len=16, std=128, reps=12
# [mhartid 12] Tile 12 returned.
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 427360ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 427625ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 430135ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2770ns (554 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 430385ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2755ns (551 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=1, axi_addr=0xcc017460, obi_addr=0x3620000, len=16, std=128, reps=12
# [mhartid 38] iDMA 2D with parameter: dir=1, axi_addr=0xcc016860, obi_addr=0x2620000, len=16, std=128, reps=12
# [mhartid 20] Tile 20 returned.
# [mhartid 30] iDMA 2D with parameter: dir=1, axi_addr=0xcc016260, obi_addr=0x1e20000, len=16, std=128, reps=12
# [mhartid 52] Tile 52 returned.
# [mhartid 46] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e60, obi_addr=0x2e20000, len=16, std=128, reps=12
# [mhartid 22] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c60, obi_addr=0x1620000, len=16, std=128, reps=12
# [mhartid 36] Tile 36 returned.
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a60, obi_addr=0x3e20000, len=16, std=128, reps=12
# [mhartid 28] Tile 28 returned.
# [mhartid 44] Tile 44 returned.
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 432060ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 432130ns
# [mhartid 60] Tile 60 returned.
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 432270ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 432345ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 432355ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 432425ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 434840ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2775ns (555 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 434935ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2800ns (560 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 435030ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2755ns (551 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 435105ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2755ns (551 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 435115ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2755ns (551 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 435180ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2750ns (550 clock cycles)
# [mhartid 5] Number of errors: 0
# [mhartid 13] Number of errors: 0
# [mhartid 7] iDMA 2D with parameter: dir=1, axi_addr=0xcc015070, obi_addr=0x720000, len=16, std=128, reps=12
# [mhartid 37] Number of errors: 0
# [mhartid 53] Number of errors: 0
# [mhartid 29] Number of errors: 0
# [mhartid 15] iDMA 2D with parameter: dir=1, axi_addr=0xcc015670, obi_addr=0xf20000, len=16, std=128, reps=12
# [mhartid 21] Number of errors: 0
# [mhartid 61] Number of errors: 0
# [mhartid 45] Number of errors: 0
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 458055ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 458325ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 461090ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 3030ns (606 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 461360ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 3030ns (606 clock cycles)
# [mhartid 5] Tile 5 returned.
# [mhartid 55] iDMA 2D with parameter: dir=1, axi_addr=0xcc017470, obi_addr=0x3720000, len=16, std=128, reps=12
# [mhartid 39] iDMA 2D with parameter: dir=1, axi_addr=0xcc016870, obi_addr=0x2720000, len=16, std=128, reps=12
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a70, obi_addr=0x3f20000, len=16, std=128, reps=12
# [mhartid 31] iDMA 2D with parameter: dir=1, axi_addr=0xcc016270, obi_addr=0x1f20000, len=16, std=128, reps=12
# [mhartid 23] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c70, obi_addr=0x1720000, len=16, std=128, reps=12
# [mhartid 47] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e70, obi_addr=0x2f20000, len=16, std=128, reps=12
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 462955ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 462990ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 463135ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 463295ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 463305ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 463325ns
# [mhartid 13] Tile 13 returned.
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 466000ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 3040ns (608 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 466030ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 3035ns (607 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 466175ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 3035ns (607 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 466335ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 3035ns (607 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 466350ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 3040ns (608 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 466365ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 3035ns (607 clock cycles)
# [mhartid 53] Tile 53 returned.
# [mhartid 37] Tile 37 returned.
# [mhartid 29] Tile 29 returned.
# [mhartid 21] Tile 21 returned.
# [mhartid 61] Tile 61 returned.
# [mhartid 45] Tile 45 returned.
# [mhartid 6] Number of errors: 0
# [mhartid 14] Number of errors: 0
# [mhartid 54] Number of errors: 0
# [mhartid 38] Number of errors: 0
# [mhartid 30] Number of errors: 0
# [mhartid 22] Number of errors: 0
# [mhartid 46] Number of errors: 0
# [mhartid 62] Number of errors: 0
# [mhartid 6] Tile 6 returned.
# [mhartid 14] Tile 14 returned.
# [mhartid 54] Tile 54 returned.
# [mhartid 38] Tile 38 returned.
# [mhartid 30] Tile 30 returned.
# [mhartid 22] Tile 22 returned.
# [mhartid 46] Tile 46 returned.
# [mhartid 62] Tile 62 returned.
# [mhartid 7] Number of errors: 0
# [mhartid 15] Number of errors: 0
# [mhartid 55] Number of errors: 0
# [mhartid 39] Number of errors: 0
# [mhartid 63] Number of errors: 0
# [mhartid 31] Number of errors: 0
# [mhartid 23] Number of errors: 0
# [mhartid 47] Number of errors: 0
# [mhartid 7] Tile 7 returned.
# [mhartid 15] Tile 15 returned.
# [mhartid 55] Tile 55 returned.
# [mhartid 39] Tile 39 returned.
# [mhartid 63] Tile 63 returned.
# [mhartid 31] Tile 31 returned.
# [mhartid 23] Tile 23 returned.
# [mhartid 47] Tile 47 returned.
# SIMULATION FINISHED WITH EXIT CODE: 800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800
# 
# ** Note: $finish    : /scratch/visachi/magia_sdk/profiling/MAGIA/target/sim/src/mesh/magia_tb.sv(51)
#    Time: 562030 ns  Iteration: 0  Instance: /magia_tb
# End time: 19:55:57 on Sep 17,2025, Elapsed time: 0:55:35
# Errors: 0, Warnings: 192
make[1]: Leaving directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
