
---------- Begin Simulation Statistics ----------
final_tick                               2774070847500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56774                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703140                       # Number of bytes of host memory used
host_op_rate                                    56940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45785.00                       # Real time elapsed on the host
host_tick_rate                               60589080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599405331                       # Number of instructions simulated
sim_ops                                    2607014266                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.774071                       # Number of seconds simulated
sim_ticks                                2774070847500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.717073                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              318282216                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           371317179                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24876966                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        496925390                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          48137647                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       48492434                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          354787                       # Number of indirect misses.
system.cpu0.branchPred.lookups              632811040                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032338                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801871                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16044961                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581787400                       # Number of branches committed
system.cpu0.commit.bw_lim_events             96693072                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419518                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      216688556                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379457194                       # Number of instructions committed
system.cpu0.commit.committedOps            2383264359                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4196774193                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567880                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.446335                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3158415650     75.26%     75.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    593727859     14.15%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    146202406      3.48%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    125207155      2.98%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     49500834      1.18%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16221022      0.39%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6786164      0.16%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4020031      0.10%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     96693072      2.30%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4196774193                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48959701                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306394359                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725979913                       # Number of loads committed
system.cpu0.commit.membars                    7608901                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608907      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330093771     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369808      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729781776     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290511475     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383264359                       # Class of committed instruction
system.cpu0.commit.refs                    1020293279                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379457194                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383264359                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.328589                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.328589                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            899938131                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8842118                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           314104456                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2630105264                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1491040659                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1806877272                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16071897                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24610527                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             21419518                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  632811040                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                472463481                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2694746966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11536086                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2673615103                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1188                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49808136                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114210                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1515694787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         366419863                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.482534                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4235347477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632161                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874671                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2303726256     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1444046385     34.10%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               306754653      7.24%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               136370113      3.22%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20971344      0.50%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17821294      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1842297      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809664      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4235347477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      119                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      48                       # number of floating regfile writes
system.cpu0.idleCycles                     1305431064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16260821                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               606409564                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.463908                       # Inst execution rate
system.cpu0.iew.exec_refs                  1141021769                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 327984655                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              651948185                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            812085610                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811005                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6612394                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           332511940                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2599916478                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            813037114                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         14315764                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2570413356                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2958778                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             34581167                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16071897                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             42582163                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1169873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        70774400                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19215                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28884                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15273851                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     86105697                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     38198568                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28884                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1539588                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14721233                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1138996381                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2545129724                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.832219                       # average fanout of values written-back
system.cpu0.iew.wb_producers                947893978                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.459345                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2545290734                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3168724600                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1631207837                       # number of integer regfile writes
system.cpu0.ipc                              0.429445                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.429445                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611984      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1408394102     54.49%     54.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19389801      0.75%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900434      0.23%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             26      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           818607955     31.67%     87.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          324824769     12.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2584729122                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     81                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                158                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           76                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               104                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   12541942                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004852                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2610932     20.82%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6323      0.05%     20.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1721305     13.72%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               7417976     59.15%     93.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               785402      6.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2589658999                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9417993980                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2545129648                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2816596287                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2588495987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2584729122                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420491                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      216652079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           646477                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           973                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     53272696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4235347477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610276                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867096                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2417438582     57.08%     57.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1248534335     29.48%     86.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          449013225     10.60%     97.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74502416      1.76%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27280681      0.64%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8713498      0.21%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7594590      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1757865      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             512285      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4235347477                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.466492                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         53924080                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18952253                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           812085610                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          332511940                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2921                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5540778541                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8587304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              722834610                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525832337                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28436543                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1511753119                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              85168839                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               107015                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3234206102                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2621831713                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1689974874                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1805684669                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              64048266                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16071897                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            178759904                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               164142505                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              122                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3234205980                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        243278                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8921                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 83372376                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8911                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6699996843                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5238534565                       # The number of ROB writes
system.cpu0.timesIdled                       48230884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.468179                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27032823                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34017167                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2537266                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40798290                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3037200                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3051239                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14039                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49611065                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112305                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801586                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1705331                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41143375                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9954411                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405454                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22997384                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219948137                       # Number of instructions committed
system.cpu1.commit.committedOps             223749907                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    868273283                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.257695                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.076927                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    786214791     90.55%     90.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38534681      4.44%     94.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14489362      1.67%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8190530      0.94%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5249617      0.60%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3422313      0.39%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1603455      0.18%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       614123      0.07%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9954411      1.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    868273283                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481830                       # Number of function calls committed.
system.cpu1.commit.int_insts                213858230                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55662910                       # Number of loads committed
system.cpu1.commit.membars                    7603302                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603302      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132568261     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59464496     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21554324      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223749907                       # Class of committed instruction
system.cpu1.commit.refs                      81018832                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219948137                       # Number of Instructions Simulated
system.cpu1.committedOps                    223749907                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.998210                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.998210                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            710449313                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               843520                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25442404                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             255252820                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39346469                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                111087909                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1706692                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2156921                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9761881                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49611065                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36579137                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    824665929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               599538                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     261558695                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5077254                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056415                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45147693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30070023                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.297429                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         872352264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304190                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               703414876     80.63%     80.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110141822     12.63%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37453999      4.29%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12265080      1.41%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3500116      0.40%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3942983      0.45%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1633137      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     234      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           872352264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        7046611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1836780                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44137028                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.272135                       # Inst execution rate
system.cpu1.iew.exec_refs                    85729959                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26095296                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              581005944                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60243483                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802255                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1333619                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27021464                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          246733791                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59634663                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1578210                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239315637                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2415527                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10644901                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1706692                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17715334                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83541                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         3020806                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27402                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1732                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1364                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4580573                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1665542                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1732                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       391163                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1445617                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138533812                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237774325                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813428                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112687343                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270383                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237862824                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               304271368                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166568514                       # number of integer regfile writes
system.cpu1.ipc                              0.250112                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250112                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603404      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144402325     59.94%     63.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855397      0.36%     63.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704696      0.71%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63940814     26.54%     90.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22387199      9.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240893847                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7228345                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030006                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 982213     13.59%     13.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 19015      0.26%     13.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1539139     21.29%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4108281     56.84%     91.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               579693      8.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             240518772                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1361778646                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237774313                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        269719236                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 235328122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240893847                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405669                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22983883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           410371                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           215                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11346851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    872352264                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.276143                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.759610                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          723250779     82.91%     82.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97681660     11.20%     94.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31064965      3.56%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7789853      0.89%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8596404      0.99%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1624590      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1434945      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             678082      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             230986      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      872352264                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.273930                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26037527                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4639538                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60243483                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27021464                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       879398875                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4668726319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              627034281                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156119963                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27209840                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43895410                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9024382                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                89929                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            322889242                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             252243336                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          176788538                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114440335                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              48097088                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1706692                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             85257764                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20668575                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       322889230                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17782                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               639                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52944500                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           639                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1105065942                       # The number of ROB reads
system.cpu1.rob.rob_writes                  497596272                       # The number of ROB writes
system.cpu1.timesIdled                         389513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10933010                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                48666                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12054799                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              28860185                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29614778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      59078816                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4172476                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       231282                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    131670414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24586651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    263328513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24817933                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22641105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8240255                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21223695                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6972532                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6972531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22641107                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           578                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     88692452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               88692452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2422649024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2422649024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29614866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29614866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29614866                       # Request fanout histogram
system.membus.respLayer1.occupancy       157654266091                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        100180678955                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       858730900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   882220120.676056                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       143500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1875061500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2769777193000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4293654500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    414181251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       414181251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    414181251                       # number of overall hits
system.cpu0.icache.overall_hits::total      414181251                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58282229                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58282229                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58282229                       # number of overall misses
system.cpu0.icache.overall_misses::total     58282229                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1414739052997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1414739052997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1414739052997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1414739052997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    472463480                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    472463480                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    472463480                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    472463480                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.123358                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.123358                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.123358                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.123358                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24273.935250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24273.935250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24273.935250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24273.935250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2650                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.074074                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52346427                       # number of writebacks
system.cpu0.icache.writebacks::total         52346427                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5935768                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5935768                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5935768                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5935768                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52346461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52346461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52346461                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52346461                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1221483350497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1221483350497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1221483350497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1221483350497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110795                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110795                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110795                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110795                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23334.592772                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23334.592772                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23334.592772                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23334.592772                       # average overall mshr miss latency
system.cpu0.icache.replacements              52346427                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    414181251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      414181251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58282229                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58282229                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1414739052997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1414739052997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    472463480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    472463480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.123358                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.123358                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24273.935250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24273.935250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5935768                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5935768                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52346461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52346461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1221483350497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1221483350497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110795                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23334.592772                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23334.592772                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          466527577                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52346427                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.912310                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        997273419                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       997273419                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875736740                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875736740                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875736740                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875736740                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    138543050                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     138543050                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    138543050                       # number of overall misses
system.cpu0.dcache.overall_misses::total    138543050                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4056857542215                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4056857542215                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4056857542215                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4056857542215                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1014279790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1014279790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1014279790                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1014279790                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136593                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136593                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136593                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136593                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29282.288373                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29282.288373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29282.288373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29282.288373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     44115635                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       146856                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1991844                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2662                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.148138                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.167543                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     73877325                       # number of writebacks
system.cpu0.dcache.writebacks::total         73877325                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     66130673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     66130673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     66130673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     66130673                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     72412377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     72412377                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     72412377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     72412377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1665096624163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1665096624163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1665096624163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1665096624163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071393                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071393                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071393                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071393                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22994.641153                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22994.641153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22994.641153                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22994.641153                       # average overall mshr miss latency
system.cpu0.dcache.replacements              73877325                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    643176949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      643176949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     80597223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     80597223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2287750643500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2287750643500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    723774172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    723774172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111357                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111357                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28384.981000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28384.981000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     27875603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     27875603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     52721620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     52721620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1182585471000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1182585471000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072843                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072843                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22430.749871                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22430.749871                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    232559791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     232559791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     57945827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     57945827                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1769106898715                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1769106898715                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290505618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290505618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.199465                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.199465                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30530.358963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30530.358963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     38255070                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     38255070                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19690757                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19690757                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 482511153163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 482511153163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24504.449126                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24504.449126                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16491500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16491500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.466992                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.466992                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5947.169131                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5947.169131                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       562000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001852                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001852                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51090.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51090.909091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       726000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       726000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027243                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027243                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4537.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4537.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027243                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027243                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3537.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3537.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330080                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330080                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471791                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471791                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130458886000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130458886000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387123                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387123                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88639.545968                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88639.545968                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128987095000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128987095000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387123                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387123                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87639.545968                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87639.545968                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996879                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          951960183                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         73883865                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.884548                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996879                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999902                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999902                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2110070841                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2110070841                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            44483632                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            63164899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              419022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              947570                       # number of demand (read+write) hits
system.l2.demand_hits::total                109015123                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           44483632                       # number of overall hits
system.l2.overall_hits::.cpu0.data           63164899                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             419022                       # number of overall hits
system.l2.overall_hits::.cpu1.data             947570                       # number of overall hits
system.l2.overall_hits::total               109015123                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           7862829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10711514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4034392                       # number of demand (read+write) misses
system.l2.demand_misses::total               22641256                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          7862829                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10711514                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32521                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4034392                       # number of overall misses
system.l2.overall_misses::total              22641256                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 667063314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 983225126961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2839496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 423395414491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2076523351452                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 667063314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 983225126961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2839496000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 423395414491                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2076523351452                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52346461                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        73876413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          451543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4981962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            131656379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52346461                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       73876413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         451543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4981962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           131656379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.150207                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.144992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.072022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.150207                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.144992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.072022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84837.571057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91791.424346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87312.690262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104946.523414                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91714.141276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84837.571057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91791.424346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87312.690262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104946.523414                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91714.141276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              17397                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       358                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.594972                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6069910                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8240256                       # number of writebacks
system.l2.writebacks::total                   8240256                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         280316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          46276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              326655                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        280316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         46276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             326655                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      7862798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10431198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3988116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22314601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      7862798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10431198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3988116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7969339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30283940                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 588433691500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 860529853976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2512794001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 379725420000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1831201759477                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 588433691500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 860529853976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2512794001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 379725420000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 579663780482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2410865539959                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.150207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.141198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.071951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.800511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.150207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.141198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.071951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.800511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230023                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74837.696644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82495.783703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77342.916095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95214.236497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82062.939843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74837.696644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82495.783703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77342.916095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95214.236497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72736.745228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79608.714717                       # average overall mshr miss latency
system.l2.replacements                       53474130                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     25091910                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         25091910                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     25091910                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     25091910                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    105981352                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        105981352                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    105981352                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    105981352                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7969339                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7969339                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 579663780482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 579663780482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72736.745228                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72736.745228                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       754000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.978261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8662.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8377.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1613500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       203000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1816500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.978261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20168.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20183.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16587000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           380820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16967820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4571934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2559743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7131677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 396459974980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 268187196999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  664647171979                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     21158934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2940563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          24099497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.216076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.870494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.295926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86716.031986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104771.141868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93196.477067                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       136919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26568                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           163487                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4435015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2533175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6968190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 341779776488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 240026908999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 581806685487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.209605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.861459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.289143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77063.950514                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94753.386165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83494.664394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      44483632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        419022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           44902654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      7862829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7895350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 667063314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2839496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 669902810000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52346461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       451543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52798004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.150207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.072022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84837.571057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87312.690262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84847.766090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      7862798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32489                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      7895287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 588433691500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2512794001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 590946485501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.150207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.071951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74837.696644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77342.916095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74848.005589                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     46577899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       566750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47144649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6139580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1474649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7614229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 586765151981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 155208217492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 741973369473                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     52717479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2041399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      54758878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.116462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.722372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95570.894423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105250.956324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97445.633625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       143397                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19708                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       163105                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5996183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1454941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7451124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 518750077488                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 139698511001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 658448588489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.113742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.712718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86513.383179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96016.615795                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88369.028416                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                60                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          755                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           71                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             826                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17729499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2367500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20096999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          808                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           886                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.934406                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.910256                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.932280                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23482.780132                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33345.070423                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24330.507264                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          235                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          258                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          520                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          568                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10434488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       932000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11366488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.643564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.641084                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20066.323077                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20011.422535                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999960                       # Cycle average of tags in use
system.l2.tags.total_refs                   269702162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  53474438                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.043572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.229598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.582087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.573435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.527674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.059336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.503587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.329052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2155319534                       # Number of tag accesses
system.l2.tags.data_accesses               2155319534                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     503218944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     667868608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2079296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     255273984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    466831872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1895272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    503218944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2079296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     505298240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    527376320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       527376320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        7862796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10435447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3988656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7294248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29613636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8240255                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8240255                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        181400898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        240753984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           749547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92021436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    168284048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683209914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    181400898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       749547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        182150445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190109175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190109175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190109175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       181400898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       240753984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          749547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92021436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    168284048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            873319089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7052738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   7862797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9180602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3882259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7172428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016560599750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       429773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       429773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            59112669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6641211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29613639                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8240255                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29613639                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8240255                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1483064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1187517                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            869828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            864810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            898325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            963445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3710586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6919494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1211353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            983807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            963460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            913700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           905584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1413486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1528922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1562663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           899160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3521952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            402310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            422993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            415797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            408495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            438795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            463111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            457744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            455340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            431285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           421136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           530317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           549724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           429659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           409394                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 745069830370                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               140652875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1272518111620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26486.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45236.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16752034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4301386                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29613639                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8240255                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16131120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4055605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2323355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1950874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1520630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  767207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  401253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  303298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  220652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  150478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 100255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  77291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  33215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  20179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  12293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  55839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  63668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 192116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 346821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 407553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 432550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 440450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 443618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 445030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 447192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 455186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 479705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 456080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 454935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 444880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 434391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 431212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 432961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14129863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.359530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.768280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.547517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9642007     68.24%     68.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2045218     14.47%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       933633      6.61%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       440308      3.12%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       230934      1.63%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       115883      0.82%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       208908      1.48%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        88361      0.63%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       424611      3.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14129863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       429773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.454465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.693797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    670.564129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       429772    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        429773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       429773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.382349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           357415     83.16%     83.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             8120      1.89%     85.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            38974      9.07%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15766      3.67%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6190      1.44%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2167      0.50%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              786      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              235      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               79      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        429773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1800356800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                94916096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               451373568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1895272896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            527376320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       648.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2774070832500                       # Total gap between requests
system.mem_ctrls.avgGap                      73283.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    503219008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    587558528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2079296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    248464576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    459035392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    451373568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 181400921.484576463699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 211803721.065563023090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 749546.826417164877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89566773.762795910239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 165473564.748241335154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162711622.310143619776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      7862797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10435448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3988656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7294249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8240255                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 264307472694                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 441766771286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1149229804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 215309195235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 349985442601                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 66888786496061                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33614.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42333.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35372.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53980.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47981.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8117319.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          32534895120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17292695475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         83601738780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19026853020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     218982709920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1174181091390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      76459128480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1622079112185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.728798                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 186914392949                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  92632280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2494524174551                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          68352355260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          36330134610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        117250559580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17788303620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     218982709920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1225216636470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33481827360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1717402526820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.091084                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72059771803                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  92632280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2609378795697                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27458777841.176472                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   130290778679.954117                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     92.94%     92.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.35%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1006232349500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   440074731000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2333996116500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36119375                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36119375                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36119375                       # number of overall hits
system.cpu1.icache.overall_hits::total       36119375                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       459762                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        459762                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       459762                       # number of overall misses
system.cpu1.icache.overall_misses::total       459762                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8819635999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8819635999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8819635999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8819635999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36579137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36579137                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36579137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36579137                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012569                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012569                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012569                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012569                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19183.046879                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19183.046879                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19183.046879                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19183.046879                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   142.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       451511                       # number of writebacks
system.cpu1.icache.writebacks::total           451511                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8219                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8219                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       451543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       451543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       451543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       451543                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8196575999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8196575999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8196575999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8196575999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012344                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012344                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012344                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012344                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18152.370868                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18152.370868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18152.370868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18152.370868                       # average overall mshr miss latency
system.cpu1.icache.replacements                451511                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36119375                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36119375                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       459762                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       459762                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8819635999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8819635999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36579137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36579137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012569                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012569                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19183.046879                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19183.046879                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       451543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       451543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8196575999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8196575999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18152.370868                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18152.370868                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982755                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36410721                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           451511                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.641936                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375350000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982755                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999461                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999461                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73609817                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73609817                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62230789                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62230789                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62230789                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62230789                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     15627101                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      15627101                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     15627101                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15627101                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1519350938146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1519350938146                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1519350938146                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1519350938146                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77857890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77857890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77857890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77857890                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200713                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200713                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200713                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200713                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97225.386727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97225.386727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97225.386727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97225.386727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6496141                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       424167                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            92462                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4759                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.257414                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.129439                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4981936                       # number of writebacks
system.cpu1.dcache.writebacks::total          4981936                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     12001674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12001674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     12001674                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12001674                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3625427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3625427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3625427                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3625427                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 324091274798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 324091274798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 324091274798                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 324091274798                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046565                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046565                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046565                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046565                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89393.959608                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89393.959608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89393.959608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89393.959608                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4981936                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47582644                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47582644                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8721374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8721374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 688285853000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 688285853000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56304018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56304018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78919.428636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78919.428636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6679660                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6679660                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2041714                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2041714                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 165723895000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 165723895000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81169.005551                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81169.005551                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14648145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14648145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6905727                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6905727                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 831065085146                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 831065085146                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21553872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21553872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.320394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.320394                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120344.329445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120344.329445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5322014                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5322014                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1583713                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1583713                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 158367379798                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 158367379798                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073477                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073477                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99997.524677                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99997.524677                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7395000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7395000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331250                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331250                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46509.433962                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46509.433962                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       657500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       657500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.245690                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.245690                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5767.543860                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5767.543860                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.245690                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.245690                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4776.315789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4776.315789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438230                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438230                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363356                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363356                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121482114000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121482114000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801586                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801586                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358628                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358628                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89105.203630                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89105.203630                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 120118758000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 120118758000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358628                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358628                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88105.203630                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88105.203630                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.622520                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69655784                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4988661                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.962822                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375361500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.622520                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925704                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925704                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168309530                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168309530                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2774070847500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         107557653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33332166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    106565276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45233874                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13119887                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             375                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            648                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24112050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24112049                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52798004                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     54759651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          886                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          886                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157039347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    221639090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1354597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14952983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             394986017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6700344704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9456246912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57795456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    637695424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            16852082496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        66608117                       # Total snoops (count)
system.tol2bus.snoopTraffic                 528243840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        198265310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.147453                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.357832                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              169261798     85.37%     85.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28772230     14.51%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 231282      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          198265310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       263321484935                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      110833309847                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79112210082                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7487299498                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         677616894                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           340745                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4737391554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110551                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760008                       # Number of bytes of host memory used
host_op_rate                                   111167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31095.44                       # Real time elapsed on the host
host_tick_rate                               63138543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437643257                       # Number of instructions simulated
sim_ops                                    3456798331                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.963321                       # Number of seconds simulated
sim_ticks                                1963320706500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.157255                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54508825                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58512700                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8967322                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120559572                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1580950                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1913456                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          332506                       # Number of indirect misses.
system.cpu0.branchPred.lookups              130948794                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       201883                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        292639                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7893700                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  70272715                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25603924                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12427902                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      203898701                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           412601749                       # Number of instructions committed
system.cpu0.commit.committedOps             418556176                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2787579280                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.150150                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.899574                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2660604909     95.44%     95.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     53782393      1.93%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12511164      0.45%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21637363      0.78%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5206025      0.19%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2276465      0.08%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3897710      0.14%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2059327      0.07%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25603924      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2787579280                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     37747                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2728419                       # Number of function calls committed.
system.cpu0.commit.int_insts                405207715                       # Number of committed integer instructions.
system.cpu0.commit.loads                    143064404                       # Number of loads committed
system.cpu0.commit.membars                    9035564                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9044243      2.16%      2.16% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       235675823     56.31%     58.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5733179      1.37%     59.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2855910      0.68%     60.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          5786      0.00%     60.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         17359      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2893      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2927      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      143351203     34.25%     94.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21858071      5.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         5840      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2926      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        418556176                       # Class of committed instruction
system.cpu0.commit.refs                     165218040                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  412601749                       # Number of Instructions Simulated
system.cpu0.committedOps                    418556176                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.080258                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.080258                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2440079152                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1084752                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43399397                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             671167606                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               156137895                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                191266785                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7947012                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2679486                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             23953737                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  130948794                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36892952                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2638058463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1471454                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        12634                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     814760138                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3755                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        14533                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18045848                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039278                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         172272272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56089775                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244384                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2819384581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.292360                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.848509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2373092082     84.17%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               272233669      9.66%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59051526      2.09%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51075857      1.81%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52973582      1.88%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5938809      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  453501      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  122803      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4442752      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2819384581                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    32102                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   23298                       # number of floating regfile writes
system.cpu0.idleCycles                      514544144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8350808                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83080493                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174699                       # Inst execution rate
system.cpu0.iew.exec_refs                   268365027                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  23097589                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               59005201                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            225817562                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4693419                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1555972                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24908711                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616724074                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            245267438                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5190751                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            582432878                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                587296                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            754398532                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7947012                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            753877571                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10880881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          504339                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5856                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4708                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          635                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82753158                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2755081                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4708                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3838756                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4512052                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                461067174                       # num instructions consuming a value
system.cpu0.iew.wb_count                    523686488                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765631                       # average fanout of values written-back
system.cpu0.iew.wb_producers                353007315                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157078                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     525536361                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               759306986                       # number of integer regfile reads
system.cpu0.int_regfile_writes              415497615                       # number of integer regfile writes
system.cpu0.ipc                              0.123758                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123758                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9097020      1.55%      1.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            295657491     50.31%     51.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8154666      1.39%     53.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2856421      0.49%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 20      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               5786      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              17359      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             24      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2893      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2927      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           248895202     42.36%     96.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22924875      3.90%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5941      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          3002      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             587623627                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  37954                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              75912                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        37859                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             38197                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7888658                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013425                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2193965     27.81%     27.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6808      0.09%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    406      0.01%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5325937     67.51%     95.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               361540      4.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             586377311                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4004206201                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    523648629                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        814857719                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 600533207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                587623627                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16190867                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198167937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1761618                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3762965                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    119690922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2819384581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.208423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.722007                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2509018491     88.99%     88.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          163755378      5.81%     94.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76156462      2.70%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32913932      1.17%     98.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23468866      0.83%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7754279      0.28%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4750000      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             870714      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             696459      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2819384581                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.176256                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14532098                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1819857                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           225817562                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24908711                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  93528                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 28981                       # number of misc regfile writes
system.cpu0.numCycles                      3333928725                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   592713416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              833067629                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            321916041                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12403264                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               172004123                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             612680431                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               948054                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            846333803                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             633402178                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          502259879                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                197099180                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17354248                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7947012                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            638443003                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               180343870                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            32133                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       846301670                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     970823634                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4415188                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                130038021                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4503247                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3383990118                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1276728748                       # The number of ROB writes
system.cpu0.timesIdled                        5453226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                50049                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.154013                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55384608                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60100050                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9063136                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        121124731                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2120945                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2559777                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          438832                       # Number of indirect misses.
system.cpu1.branchPred.lookups              132276286                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       332435                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        271026                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8031666                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72787416                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25760324                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11710883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      202369309                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           425636177                       # Number of instructions committed
system.cpu1.commit.committedOps             431227889                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2729085589                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.158012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.915054                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2595200732     95.09%     95.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57482955      2.11%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14451433      0.53%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22227701      0.81%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5633323      0.21%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2449493      0.09%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3861780      0.14%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2017848      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25760324      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2729085589                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    126577                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3739061                       # Number of function calls committed.
system.cpu1.commit.int_insts                418558965                       # Number of committed integer instructions.
system.cpu1.commit.loads                    144571626                       # Number of loads committed
system.cpu1.commit.membars                    8473247                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8502446      1.97%      1.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       245439153     56.92%     58.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5677798      1.32%     60.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2747440      0.64%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         19466      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         58398      0.01%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          9733      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         9733      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      144823154     33.58%     94.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23911321      5.54%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        19498      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         9749      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        431227889                       # Class of committed instruction
system.cpu1.commit.refs                     168763722                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  425636177                       # Number of Instructions Simulated
system.cpu1.committedOps                    431227889                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.067794                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.067794                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2339304161                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1041854                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44529900                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             681858120                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               188175306                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                201566991                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8112607                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2441424                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23689839                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  132276286                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39234109                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2544564163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1702112                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        26391                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     822830509                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3881                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        15895                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18293188                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038520                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         207091980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57505553                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.239617                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2760848904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.857928                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2308225468     83.61%     83.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               277566716     10.05%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60198737      2.18%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50892867      1.84%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53002603      1.92%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5751035      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  578790      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  191299      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4441389      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2760848904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   107170                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   77918                       # number of floating regfile writes
system.cpu1.idleCycles                      673095935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8479941                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                85475783                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.173018                       # Inst execution rate
system.cpu1.iew.exec_refs                   271527049                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25149014                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               58524503                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            226778522                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4471195                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1705575                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26927474                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          627911981                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            246378035                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5385188                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            594133687                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                595737                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            747547880                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8112607                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            747037360                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10817752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          932118                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7340                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6072                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          639                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82206896                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2735378                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6072                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3977988                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4501953                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                460869091                       # num instructions consuming a value
system.cpu1.iew.wb_count                    535393830                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768129                       # average fanout of values written-back
system.cpu1.iew.wb_producers                354006886                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.155912                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     537280154                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               774639011                       # number of integer regfile reads
system.cpu1.int_regfile_writes              423593812                       # number of integer regfile writes
system.cpu1.ipc                              0.123950                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123950                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8583085      1.43%      1.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            304919647     50.86%     52.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8079333      1.35%     53.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2750986      0.46%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  5      0.00%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              19466      0.00%     54.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              58398      0.01%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             17      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               9733      0.00%     54.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              9733      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           250048778     41.71%     95.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25010353      4.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          19547      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          9794      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             599518875                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 126693                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             253388                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       126630                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            126823                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8175483                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013637                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2267137     27.73%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9502      0.12%     27.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1976      0.02%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5464545     66.84%     94.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               432323      5.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             598984580                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3969568496                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    535267200                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        824473201                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 612645134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                599518875                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15266847                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      196684092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1759747                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3555964                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119105897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2760848904                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.217150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.736277                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2443421642     88.50%     88.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          169148872      6.13%     94.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76504793      2.77%     97.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33289212      1.21%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           23896953      0.87%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8065925      0.29%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4828068      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             940576      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             752863      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2760848904                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.174586                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13716652                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1714432                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           226778522                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26927474                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 223718                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 97330                       # number of misc regfile writes
system.cpu1.numCycles                      3433944839                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   492603555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              825465698                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            330873966                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12174500                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               203860806                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             602900852                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               972937                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            861220368                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             644845117                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          510291703                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207356607                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16165228                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8112607                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            627222364                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               179417737                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           107200                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       861113168                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     888830822                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4189631                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                127367046                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4272084                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3336183257                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1298967702                       # The number of ROB writes
system.cpu1.timesIdled                        6822113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30570640                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               623153                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            35213083                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 34                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             163502649                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     91313459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     179815279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5842007                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2824218                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77674906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     64846667                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155428501                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       67670885                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           84171266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17333812                       # Transaction distribution
system.membus.trans_dist::WritebackClean          177                       # Transaction distribution
system.membus.trans_dist::CleanEvict         71195304                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           182263                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         103796                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6805023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6800653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      84171264                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    270787198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              270787198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6931578112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6931578112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           223291                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          91285986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                91285986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            91285986                       # Request fanout histogram
system.membus.respLayer1.occupancy       480961218838                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        270187436214                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              32734                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        16367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18107465.723712                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   88221496.535124                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        16367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5622290000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          16367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1666955815000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 296364891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31655466                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31655466                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31655466                       # number of overall hits
system.cpu0.icache.overall_hits::total       31655466                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5237465                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5237465                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5237465                       # number of overall misses
system.cpu0.icache.overall_misses::total      5237465                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 384453865083                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 384453865083                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 384453865083                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 384453865083                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36892931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36892931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36892931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36892931                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141964                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141964                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141964                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141964                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73404.569784                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73404.569784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73404.569784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73404.569784                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       275341                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             4752                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.942130                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4847057                       # number of writebacks
system.cpu0.icache.writebacks::total          4847057                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       389122                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       389122                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       389122                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       389122                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4848343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4848343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4848343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4848343                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 354508997103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 354508997103                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 354508997103                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 354508997103                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.131417                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.131417                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.131417                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.131417                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73119.619858                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73119.619858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73119.619858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73119.619858                       # average overall mshr miss latency
system.cpu0.icache.replacements               4847057                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31655466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31655466                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5237465                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5237465                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 384453865083                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 384453865083                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36892931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36892931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73404.569784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73404.569784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       389122                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       389122                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4848343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4848343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 354508997103                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 354508997103                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.131417                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.131417                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73119.619858                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73119.619858                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995323                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36503943                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4848376                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.529107                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995323                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999854                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         78634206                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        78634206                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144704276                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144704276                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144704276                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144704276                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     71521062                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      71521062                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     71521062                       # number of overall misses
system.cpu0.dcache.overall_misses::total     71521062                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6448220568622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6448220568622                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6448220568622                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6448220568622                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    216225338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    216225338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    216225338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    216225338                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.330771                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.330771                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.330771                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.330771                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 90158.344805                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90158.344805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 90158.344805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90158.344805                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    792748009                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       263702                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12088339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3625                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.579565                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.745379                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33226868                       # number of writebacks
system.cpu0.dcache.writebacks::total         33226868                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38143548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38143548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38143548                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38143548                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33377514                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33377514                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33377514                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33377514                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3325209600956                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3325209600956                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3325209600956                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3325209600956                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154364                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154364                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154364                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99624.244063                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99624.244063                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99624.244063                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99624.244063                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33226798                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    134041216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      134041216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63364096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63364096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5752775025500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5752775025500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    197405312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    197405312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320985                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320985                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90789.191177                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90789.191177                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     33911616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     33911616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29452480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29452480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2948136159500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2948136159500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100098.061674                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100098.061674                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10663060                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10663060                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8156966                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8156966                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 695445543122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 695445543122                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18820026                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18820026                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.433419                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.433419                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85257.869546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85257.869546                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4231932                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4231932                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3925034                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3925034                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 377073441456                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 377073441456                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.208556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.208556                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96068.834424                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96068.834424                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2986527                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2986527                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       108116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       108116                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5095836000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5095836000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3094643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3094643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034937                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47133.042288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47133.042288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        65608                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        65608                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        42508                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        42508                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1368886500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1368886500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013736                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013736                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32203.032370                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32203.032370                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2985459                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2985459                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        54779                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        54779                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    605657500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    605657500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3040238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3040238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018018                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018018                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11056.381095                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11056.381095                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        54348                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        54348                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    551365500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    551365500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017876                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017876                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10145.092736                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10145.092736                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1388500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1388500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1332500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1332500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       177083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         177083                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       115556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       115556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4011150451                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4011150451                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       292639                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       292639                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.394876                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.394876                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34711.745396                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34711.745396                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       115550                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       115550                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3895560951                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3895560951                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.394855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.394855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33713.205980                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33713.205980                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.886724                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          184479968                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33424512                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.519302                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.886724                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996460                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996460                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        478730196                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       478730196                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1158540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3695577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1328880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3893546                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10076543                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1158540                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3695577                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1328880                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3893546                       # number of overall hits
system.l2.overall_hits::total                10076543                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3689546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29466307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4956048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28990029                       # number of demand (read+write) misses
system.l2.demand_misses::total               67101930                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3689546                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29466307                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4956048                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28990029                       # number of overall misses
system.l2.overall_misses::total              67101930                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 333884983921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3226129037527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 434356394421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3175974674081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7170345089950                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 333884983921                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3226129037527                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 434356394421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3175974674081                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7170345089950                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4848086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33161884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6284928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32883575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77178473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4848086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33161884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6284928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32883575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77178473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.761031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.888559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.788561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.761031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.888559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.788561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90494.869537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109485.353476                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87641.684346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109554.035771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106857.509016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90494.869537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109485.353476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87641.684346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109554.035771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106857.509016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             542839                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14140                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.390311                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  23965921                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17333766                       # number of writebacks
system.l2.writebacks::total                  17333766                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          12076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         505002                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          12120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         477255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1006453                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         12076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        505002                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         12120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        477255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1006453                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3677470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     28961305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4943928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28512774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          66095477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3677470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     28961305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4943928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28512774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     25168174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         91263651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 296290808494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2903190463811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 384102903520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2859431073342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6443015249167                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 296290808494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2903190463811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 384102903520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2859431073342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2224357141348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8667372390515                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.758541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.873331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.786632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.867083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856398                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.758541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.873331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.786632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.867083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.182501                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80569.197980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100243.772296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77691.848166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100285.965629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97480.425917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80569.197980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100243.772296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77691.848166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100285.965629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88379.758553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94970.695294                       # average overall mshr miss latency
system.l2.replacements                      155284657                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19384675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19384675                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           45                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             45                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19384720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19384720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           45                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           45                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53307665                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53307665                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          177                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            177                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53307842                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53307842                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          177                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          177                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     25168174                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       25168174                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2224357141348                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2224357141348                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88379.758553                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88379.758553                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           13704                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5447                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                19151                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         26492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         17399                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              43891                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     97392000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     79336000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    176728000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        40196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        22846                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            63042                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.659071                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.761578                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.696218                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3676.279632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4559.802287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4026.520243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          163                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           85                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             248                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        26329                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        17314                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         43643                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    540659997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    353684000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    894343997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.655015                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.757857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.692285                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20534.771431                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20427.630819                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20492.266732                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5613                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1609                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               7222                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        11351                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        10913                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            22264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     32178000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     25077500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     57255500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        16964                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12522                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          29486                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.669123                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.871506                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.755070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2834.816316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2297.947402                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2571.662774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          145                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data          126                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           271                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        11206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        10787                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        21993                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    232158448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    222305451                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    454463899                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.660575                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.861444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.745879                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20717.334285                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20608.644758                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20664.024872                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           280904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           315494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                596398                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3601981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3481370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7083351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 369714401890                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 355061781920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  724776183810                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3882885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3796864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7679749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.927656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102641.963378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101989.096798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102321.088396                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       151711                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       140331                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           292042                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3450270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3341039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6791309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 324036938937                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 311305645449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 635342584386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.888584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.884314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93916.400437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93176.297987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93552.301093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1158540                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1328880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2487420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3689546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4956048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8645594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 333884983921                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 434356394421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 768241378342                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4848086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6284928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11133014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.761031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.788561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.776573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90494.869537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87641.684346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88859.293918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        12076                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        12120                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         24196                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3677470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4943928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8621398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 296290808494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 384102903520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 680393712014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.758541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.786632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.774399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80569.197980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77691.848166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78919.185962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3414673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3578052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6992725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25864326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25508659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51372985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2856414635637                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2820912892161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5677327527798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29278999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29086711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58365710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.883375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.876987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.880191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110438.394398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110586.483286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110511.926216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       353291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       336924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       690215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25511035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25171735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50682770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2579153524874                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2548125427893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5127278952767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.871308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.865403                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.868366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101099.525161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101229.630293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101164.142228                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4081                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1778                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5859                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        12723                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        12015                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24738                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     47692497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     28509499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     76201996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        16804                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        13793                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         30597                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.757141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.871094                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.808511                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3748.526055                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2372.825551                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3080.362034                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          698                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          441                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1139                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12025                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        11574                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        23599                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    233481971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    226198483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    459680454                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.715603                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.839121                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.771285                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19416.380125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19543.674011                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19478.810712                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999178                       # Cycle average of tags in use
system.l2.tags.total_refs                   173780906                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 155291680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.119061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.435151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.829561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.903196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.611668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.815572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.404030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.616174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.045362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.025182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.240688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1355246984                       # Number of tag accesses
system.l2.tags.data_accesses               1355246984                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     235358208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1854955840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     316411392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1826206656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1589270720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5822202816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    235358208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    316411392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     551769600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1109363968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1109363968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3677472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       28983685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4943928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28534479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24832355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            90971919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17333812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17333812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        119877617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        944805316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        161161338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        930162174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    809480955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2965487399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    119877617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    161161338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        281038955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      565044704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            565044704                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      565044704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       119877617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       944805316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       161161338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       930162174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    809480955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3530532104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16940401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3677420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28429606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4943899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  28010030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24729915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000392428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1051084                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1051084                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           150771224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15948205                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    90971916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17333989                       # Number of write requests accepted
system.mem_ctrls.readBursts                  90971916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17333989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1181046                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                393588                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3453172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3941608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4975725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4199971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4013229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8559405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7001851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7181931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6215500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6518771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6162817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7386024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4959189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4856049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6199598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4166030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            891220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1228990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1155352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            986200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            869793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1009230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            880222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            718450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            929809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1175884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1201289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1143492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1166395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1265058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1343472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           975543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3455021483283                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               448954350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5138600295783                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38478.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57228.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 48073706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9168379                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              90971916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17333989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14933402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14693559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13457167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11660540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9309950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6996201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5206095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3892658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2857744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2103701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1559909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1228534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 767766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 483687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 305704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 181942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  96937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 452168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 787700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 977159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1067904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1104332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1118192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1122076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1129023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1140890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1171825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1128279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1119331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1108334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1097166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1088199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1088105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  77216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49489178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    138.026172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.520289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.396280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     33837124     68.37%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8799545     17.78%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2772104      5.60%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1543854      3.12%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       773565      1.56%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       506882      1.02%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       295780      0.60%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       206565      0.42%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       753759      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49489178                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1051084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.426841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.030120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.548940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         451514     42.96%     42.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       422093     40.16%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191       120788     11.49%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        37635      3.58%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12844      1.22%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         4039      0.38%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1439      0.14%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          450      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          158      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           78      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           27      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1051084                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1051084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.108860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.543483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           994656     94.63%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            14520      1.38%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24397      2.32%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12100      1.15%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4051      0.39%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1017      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              266      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               66      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1051084                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5746615680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                75586944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1084185536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5822202624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1109375296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2926.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       552.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2965.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    565.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1963320653500                       # Total gap between requests
system.mem_ctrls.avgGap                      18127.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    235354880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1819494784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    316409536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1792641920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1582714560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1084185536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 119875922.064493343234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 926743541.172956109047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 161160392.671690076590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 913066272.904405951500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 806141632.775572180748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 552220293.103703379631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3677471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     28983684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4943928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28534479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24832354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17333989                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 143674448750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1701346044476                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 179221338026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1676139240698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1438219223833                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49108599215517                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39068.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58700.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36250.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58740.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57917.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2833081.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         187617844260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          99721252950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        331752802920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        48028917240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154982705280.001678                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     885742875900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8026414080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1715872812630.013428                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        873.964609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13577149728                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65559520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1884184036772                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         165734929500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          88090177560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        309354016020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        40399965540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154982705280.001678                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     887502933870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6544260000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1652608987770.013428                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        841.741740                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9675866847                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65559520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1888085319653                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              41846                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        20924                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11773981.862933                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   108111316.411361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        20924    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6839386000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          20924                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1716961910000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 246358796500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32490219                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32490219                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32490219                       # number of overall hits
system.cpu1.icache.overall_hits::total       32490219                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6743881                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6743881                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6743881                       # number of overall misses
system.cpu1.icache.overall_misses::total      6743881                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 496205633423                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 496205633423                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 496205633423                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 496205633423                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39234100                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39234100                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39234100                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39234100                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.171888                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.171888                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.171888                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.171888                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73578.646098                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73578.646098                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73578.646098                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73578.646098                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       623109                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6629                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.997436                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6284158                       # number of writebacks
system.cpu1.icache.writebacks::total          6284158                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       458817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       458817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       458817                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       458817                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6285064                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6285064                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6285064                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6285064                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 459353835936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 459353835936                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 459353835936                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 459353835936                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.160194                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.160194                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.160194                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.160194                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73086.580492                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73086.580492                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73086.580492                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73086.580492                       # average overall mshr miss latency
system.cpu1.icache.replacements               6284158                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32490219                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32490219                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6743881                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6743881                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 496205633423                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 496205633423                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39234100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39234100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.171888                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.171888                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73578.646098                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73578.646098                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       458817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       458817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6285064                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6285064                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 459353835936                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 459353835936                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.160194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.160194                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73086.580492                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73086.580492                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994244                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38935481                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6285097                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.194889                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994244                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999820                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         84753265                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        84753265                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147889534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147889534                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147889534                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147889534                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     71394983                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      71394983                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     71394983                       # number of overall misses
system.cpu1.dcache.overall_misses::total     71394983                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6365932784157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6365932784157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6365932784157                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6365932784157                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    219284517                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    219284517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    219284517                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    219284517                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.325582                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.325582                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.325582                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.325582                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89164.987744                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89164.987744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89164.987744                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89164.987744                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    785642560                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       244872                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11999646                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3522                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.472145                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.526405                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33002539                       # number of writebacks
system.cpu1.dcache.writebacks::total         33002539                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     38294212                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     38294212                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     38294212                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     38294212                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33100771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33100771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33100771                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33100771                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3273777338691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3273777338691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3273777338691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3273777338691                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150949                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150949                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150949                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150949                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98903.356018                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98903.356018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98903.356018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98903.356018                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33002538                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    135090338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      135090338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63132807                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63132807                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5686452495000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5686452495000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    198223145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198223145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.318494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.318494                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90071.276175                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90071.276175                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33883811                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33883811                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29248996                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29248996                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2910297860500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2910297860500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99500.778095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99500.778095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12799196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12799196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8262176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8262176                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 679480289157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 679480289157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21061372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21061372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.392290                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.392290                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82239.871089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82239.871089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4410401                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4410401                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3851775                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3851775                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 363479478191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 363479478191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.182883                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.182883                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94366.747328                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94366.747328                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2786106                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2786106                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       138386                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       138386                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7568165000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7568165000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2924492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2924492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047320                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54688.805226                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54688.805226                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        53810                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        53810                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        84576                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        84576                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5183664000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5183664000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028920                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028920                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61290.011351                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61290.011351                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2800299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2800299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        57101                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        57101                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    562178500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    562178500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2857400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2857400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9845.335458                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9845.335458                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        57033                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        57033                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    505379500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    505379500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019960                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019960                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8861.176863                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8861.176863                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2453000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2453000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       171983                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         171983                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        99043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        99043                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3437801980                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3437801980                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       271026                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       271026                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.365437                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.365437                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34710.196379                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34710.196379                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          477                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          477                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        98566                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        98566                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3323143481                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3323143481                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.363677                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.363677                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33714.906570                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33714.906570                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.887299                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          187023557                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33195052                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.634079                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.887299                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996478                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996478                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        483869893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       483869893                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1963320706500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69961766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36718486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57975835                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       137950911                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43466353                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          200357                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        111091                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311448                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7760331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7760332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11133407                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58828357                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        30597                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        30597                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14543487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100052703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     18854150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99276296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232726636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    620489280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4248880512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    804421440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4216709952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9890501184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       199513912                       # Total snoops (count)
system.tol2bus.snoopTraffic                1144174592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        276817275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.276854                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.469732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              203007730     73.34%     73.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               70981797     25.64%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2826968      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    780      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          276817275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155077054009                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50227565319                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7281520442                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49876182838                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9437089458                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75544                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
