

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sun Sep  3 07:02:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9580958|  9580958|  95.810 ms|  95.810 ms|  9580958|  9580958|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i     |    27732|    27732|      2311|          -|          -|    12|        no|
        |- l_max_W_i1      |  1774848|  1774848|      2311|          -|          -|   768|        no|
        |- l_gemm_i4_l_j4  |  7170048|  7170048|       778|          -|          -|  9216|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_inp = alloca i64 1" [kernel.cpp:22]   --->   Operation 19 'alloca' 'max_inp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_W = alloca i64 1" [kernel.cpp:26]   --->   Operation 20 'alloca' 'max_W' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%q_inp_V = alloca i64 1" [kernel.cpp:30]   --->   Operation 21 'alloca' 'q_inp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_W_V = alloca i64 1" [kernel.cpp:31]   --->   Operation 22 'alloca' 'q_W_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%q_outp = alloca i64 1" [kernel.cpp:32]   --->   Operation 23 'alloca' 'q_outp' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1, i32 %max_inp"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2, i32 %max_W"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4, i32 %q_outp"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln38 = store i4 0, i4 %i" [kernel.cpp:38]   --->   Operation 27 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v554, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v553, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v552, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1, i32 %max_inp"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2, i32 %max_W"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4, i32 %q_outp"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln38 = br void %l_j" [kernel.cpp:38]   --->   Operation 34 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [kernel.cpp:38]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp_eq  i4 %i_1, i4 12" [kernel.cpp:38]   --->   Operation 36 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln38 = add i4 %i_1, i4 1" [kernel.cpp:38]   --->   Operation 38 'add' 'add_ln38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %l_j.split, void %l_j1.preheader" [kernel.cpp:38]   --->   Operation 39 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %i_1" [kernel.cpp:38]   --->   Operation 40 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%max_inp_addr = getelementptr i32 %max_inp, i64 0, i64 %zext_ln38" [kernel.cpp:38]   --->   Operation 41 'getelementptr' 'max_inp_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:58]   --->   Operation 42 'load' 'max_inp_load' <Predicate = (!icmp_ln38)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln38 = store i4 %add_ln38, i4 %i" [kernel.cpp:38]   --->   Operation 43 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 44 'alloca' 'i1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln63 = store i10 0, i10 %i1" [kernel.cpp:63]   --->   Operation 45 'store' 'store_ln63' <Predicate = (icmp_ln38)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln63 = br void %l_j1" [kernel.cpp:63]   --->   Operation 46 'br' 'br_ln63' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 47 [1/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:58]   --->   Operation 47 'load' 'max_inp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i_1, i10 0" [kernel.cpp:40]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i_1, i8 0" [kernel.cpp:40]   --->   Operation 49 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %tmp_23" [kernel.cpp:40]   --->   Operation 50 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.81ns)   --->   "%sub_ln40 = sub i14 %tmp_s, i14 %zext_ln40" [kernel.cpp:40]   --->   Operation 51 'sub' 'sub_ln40' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.06ns)   --->   "%call_ln58 = call void @Linear_layer_qkv_Pipeline_l_j, i32 %max_inp_load, i32 %max_inp, i4 %i_1, i14 %sub_ln40, i32 %v552" [kernel.cpp:58]   --->   Operation 52 'call' 'call_ln58' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_82" [kernel.cpp:38]   --->   Operation 53 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln58 = call void @Linear_layer_qkv_Pipeline_l_j, i32 %max_inp_load, i32 %max_inp, i4 %i_1, i14 %sub_ln40, i32 %v552" [kernel.cpp:58]   --->   Operation 54 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln38 = br void %l_j" [kernel.cpp:38]   --->   Operation 55 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.35>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%i1_1 = load i10 %i1" [kernel.cpp:63]   --->   Operation 56 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln63 = icmp_eq  i10 %i1_1, i10 768" [kernel.cpp:63]   --->   Operation 57 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_413 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 58 'speclooptripcount' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln63 = add i10 %i1_1, i10 1" [kernel.cpp:63]   --->   Operation 59 'add' 'add_ln63' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %l_j1.split, void %for.inc182.preheader" [kernel.cpp:63]   --->   Operation 60 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %i1_1" [kernel.cpp:63]   --->   Operation 61 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%max_W_addr = getelementptr i32 %max_W, i64 0, i64 %zext_ln63" [kernel.cpp:63]   --->   Operation 62 'getelementptr' 'max_W_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (3.25ns)   --->   "%max_W_load = load i10 %max_W_addr" [kernel.cpp:83]   --->   Operation 63 'load' 'max_W_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln63 = store i10 %add_ln63, i10 %i1" [kernel.cpp:63]   --->   Operation 64 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%j4 = alloca i32 1"   --->   Operation 65 'alloca' 'j4' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 66 'alloca' 'i4' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten30' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2, i32 %max_inp, i32 %v552, i12 %q_inp_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3, i32 %max_W, i32 %v553, i12 %q_W_V"   --->   Operation 69 'call' 'call_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln108 = store i14 0, i14 %indvar_flatten30" [kernel.cpp:108]   --->   Operation 70 'store' 'store_ln108' <Predicate = (icmp_ln63)> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln108 = store i4 0, i4 %i4" [kernel.cpp:108]   --->   Operation 71 'store' 'store_ln108' <Predicate = (icmp_ln63)> <Delay = 1.58>
ST_7 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln108 = store i10 0, i10 %j4" [kernel.cpp:108]   --->   Operation 72 'store' 'store_ln108' <Predicate = (icmp_ln63)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i1_1, i10 0" [kernel.cpp:65]   --->   Operation 73 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %i1_1, i8 0" [kernel.cpp:65]   --->   Operation 74 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i18 %tmp_25" [kernel.cpp:65]   --->   Operation 75 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (2.19ns)   --->   "%sub_ln65 = sub i20 %tmp_24, i20 %zext_ln65" [kernel.cpp:65]   --->   Operation 76 'sub' 'sub_ln65' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/2] (3.25ns)   --->   "%max_W_load = load i10 %max_W_addr" [kernel.cpp:83]   --->   Operation 77 'load' 'max_W_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 5> <Delay = 5.44>
ST_9 : Operation 78 [2/2] (5.44ns)   --->   "%call_ln83 = call void @Linear_layer_qkv_Pipeline_l_j1, i32 %max_W_load, i32 %max_W, i10 %i1_1, i20 %sub_ln65, i32 %v553" [kernel.cpp:83]   --->   Operation 78 'call' 'call_ln83' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [kernel.cpp:63]   --->   Operation 79 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln83 = call void @Linear_layer_qkv_Pipeline_l_j1, i32 %max_W_load, i32 %max_W, i10 %i1_1, i20 %sub_ln65, i32 %v553" [kernel.cpp:83]   --->   Operation 80 'call' 'call_ln83' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln63 = br void %l_j1" [kernel.cpp:63]   --->   Operation 81 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2, i32 %max_inp, i32 %v552, i12 %q_inp_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3, i32 %max_W, i32 %v553, i12 %q_W_V"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln108 = br void %l_S_k_4_k" [kernel.cpp:108]   --->   Operation 84 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.77>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i14 %indvar_flatten30" [kernel.cpp:108]   --->   Operation 85 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.20ns)   --->   "%icmp_ln108 = icmp_eq  i14 %indvar_flatten30_load, i14 9216" [kernel.cpp:108]   --->   Operation 86 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln108_1 = add i14 %indvar_flatten30_load, i14 1" [kernel.cpp:108]   --->   Operation 87 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc251, void %for.inc283.preheader" [kernel.cpp:108]   --->   Operation 88 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%j4_load = load i10 %j4" [kernel.cpp:109]   --->   Operation 89 'load' 'j4_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [kernel.cpp:108]   --->   Operation 90 'load' 'i4_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln108 = add i4 %i4_load, i4 1" [kernel.cpp:108]   --->   Operation 91 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp_eq  i10 %j4_load, i10 768" [kernel.cpp:109]   --->   Operation 92 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.68ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i10 0, i10 %j4_load" [kernel.cpp:108]   --->   Operation 93 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.02ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i4 %add_ln108, i4 %i4_load" [kernel.cpp:108]   --->   Operation 94 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln109 = add i10 %select_ln108, i10 1" [kernel.cpp:109]   --->   Operation 95 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln109 = store i14 %add_ln108_1, i14 %indvar_flatten30" [kernel.cpp:109]   --->   Operation 96 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 %select_ln108_1, i4 %i4" [kernel.cpp:109]   --->   Operation 97 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_12 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %j4" [kernel.cpp:109]   --->   Operation 98 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_12 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5, i32 %max_inp, i32 %v3, i32 %q_outp, i32 %max_W, i32 %v554"   --->   Operation 99 'call' 'call_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 6.87>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln108_1, i10 0" [kernel.cpp:111]   --->   Operation 100 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln108_1, i8 0" [kernel.cpp:111]   --->   Operation 101 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i12 %tmp_27" [kernel.cpp:111]   --->   Operation 102 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.81ns)   --->   "%sub_ln111 = sub i14 %tmp_26, i14 %zext_ln111" [kernel.cpp:111]   --->   Operation 103 'sub' 'sub_ln111' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %select_ln108" [kernel.cpp:112]   --->   Operation 104 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (1.81ns)   --->   "%empty_415 = add i14 %sub_ln111, i14 %zext_ln112" [kernel.cpp:111]   --->   Operation 105 'add' 'empty_415' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_415" [kernel.cpp:111]   --->   Operation 106 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%q_outp_addr = getelementptr i32 %q_outp, i64 0, i64 %p_cast" [kernel.cpp:111]   --->   Operation 107 'getelementptr' 'q_outp_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (3.25ns)   --->   "%q_outp_load = load i14 %q_outp_addr" [kernel.cpp:116]   --->   Operation 108 'load' 'q_outp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln108, i10 0" [kernel.cpp:112]   --->   Operation 109 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln108, i8 0" [kernel.cpp:112]   --->   Operation 110 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i18 %tmp_29" [kernel.cpp:112]   --->   Operation 111 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (2.19ns)   --->   "%sub_ln112 = sub i20 %tmp_28, i20 %zext_ln112_1" [kernel.cpp:112]   --->   Operation 112 'sub' 'sub_ln112' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/2] (3.25ns)   --->   "%q_outp_load = load i14 %q_outp_addr" [kernel.cpp:116]   --->   Operation 113 'load' 'q_outp_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 8> <Delay = 5.44>
ST_15 : Operation 114 [2/2] (5.44ns)   --->   "%call_ln116 = call void @Linear_layer_qkv_Pipeline_l_S_k_4_k, i32 %q_outp_load, i32 %q_outp, i14 %empty_415, i14 %sub_ln111, i12 %q_inp_V, i20 %sub_ln112, i12 %q_W_V" [kernel.cpp:116]   --->   Operation 114 'call' 'call_ln116' <Predicate = true> <Delay = 5.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i4_l_j4_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%empty_414 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 116 'speclooptripcount' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [kernel.cpp:109]   --->   Operation 117 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln116 = call void @Linear_layer_qkv_Pipeline_l_S_k_4_k, i32 %q_outp_load, i32 %q_outp, i14 %empty_415, i14 %sub_ln111, i12 %q_inp_V, i20 %sub_ln112, i12 %q_W_V" [kernel.cpp:116]   --->   Operation 118 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln109 = br void %l_S_k_4_k" [kernel.cpp:109]   --->   Operation 119 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5, i32 %max_inp, i32 %v3, i32 %q_outp, i32 %max_W, i32 %v554"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln137 = ret" [kernel.cpp:137]   --->   Operation 121 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln38', kernel.cpp:38) of constant 0 on local variable 'i' [17]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.32ns
The critical path consists of the following:
	'load' operation ('i', kernel.cpp:38) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln38', kernel.cpp:38) [23]  (1.74 ns)
	'store' operation ('store_ln38', kernel.cpp:38) of variable 'add_ln38', kernel.cpp:38 on local variable 'i' [35]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_inp_load', kernel.cpp:58) on array 'max_inp', kernel.cpp:22 [33]  (2.32 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln40', kernel.cpp:40) [30]  (1.81 ns)
	'call' operation ('call_ln58', kernel.cpp:58) to 'Linear_layer_qkv_Pipeline_l_j' [34]  (5.07 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.36ns
The critical path consists of the following:
	'load' operation ('i1', kernel.cpp:63) on local variable 'i1' [42]  (0 ns)
	'add' operation ('add_ln63', kernel.cpp:63) [45]  (1.73 ns)
	'store' operation ('store_ln63', kernel.cpp:63) of variable 'add_ln63', kernel.cpp:63 on local variable 'i1' [57]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('max_W_load', kernel.cpp:83) on array 'max_W', kernel.cpp:26 [55]  (3.25 ns)

 <State 9>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln83', kernel.cpp:83) to 'Linear_layer_qkv_Pipeline_l_j1' [56]  (5.45 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 5.78ns
The critical path consists of the following:
	'load' operation ('j4_load', kernel.cpp:109) on local variable 'j4' [75]  (0 ns)
	'icmp' operation ('icmp_ln109', kernel.cpp:109) [80]  (1.77 ns)
	'select' operation ('select_ln108', kernel.cpp:108) [81]  (0.687 ns)
	'add' operation ('add_ln109', kernel.cpp:109) [98]  (1.73 ns)
	'store' operation ('store_ln109', kernel.cpp:109) of variable 'add_ln109', kernel.cpp:109 on local variable 'j4' [101]  (1.59 ns)

 <State 13>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln111', kernel.cpp:111) [86]  (1.81 ns)
	'add' operation ('empty_415', kernel.cpp:111) [92]  (1.81 ns)
	'getelementptr' operation ('q_outp_addr', kernel.cpp:111) [94]  (0 ns)
	'load' operation ('q_outp_load', kernel.cpp:116) on array 'q_outp', kernel.cpp:32 [96]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('q_outp_load', kernel.cpp:116) on array 'q_outp', kernel.cpp:32 [96]  (3.25 ns)

 <State 15>: 5.45ns
The critical path consists of the following:
	'call' operation ('call_ln116', kernel.cpp:116) to 'Linear_layer_qkv_Pipeline_l_S_k_4_k' [97]  (5.45 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
