#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov  6 19:39:34 2018
# Process ID: 16152
# Current directory: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14172 C:\Users\luisg\Desktop\Fall 2018\CPE 133\Verilog-Projects\lab7 FSM_Counter\exp13\exp13.xpr
# Log file: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/vivado.log
# Journal file: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab6/exp13' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 19:51:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 19:51:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 875.121 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 19:57:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 19:57:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:03:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:03:23 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:09:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:09:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:13:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:13:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:22:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:22:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:27:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:27:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:29:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:29:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:35:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:35:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:37:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:37:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:44:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:44:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:46:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:46:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:50:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:50:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:57:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:57:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 20:59:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 20:59:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
export_ip_user_files -of_objects  [get_files {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/bc_dec.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/bc_dec.v}}
add_files -norecurse {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/sseg_dec.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/seq_driver.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/seq_driver.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 21:16:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 21:16:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 21:24:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 21:24:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712241A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 21:56:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 21:56:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712241A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183712241A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712241A
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 21:59:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 21:59:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 22:07:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 22:07:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 22:11:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 22:11:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 22:17:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 22:17:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov  6 22:28:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/synth_1/runme.log
[Tue Nov  6 22:28:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab7 FSM_Counter/exp13/exp13.runs/impl_1/fsm_counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  6 22:31:23 2018...
