// Seed: 1759072001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  reg id_4, id_5, id_6, id_7, id_8;
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
  localparam id_9 = 1;
  wire id_10;
  initial begin : LABEL_0
    id_4 <= #1 id_7;
  end
  bit id_11;
  bit id_12;
  assign id_1 = id_11;
  assign id_7 = -1;
  wire id_13;
  assign id_6 = 1;
  assign id_5 = id_9;
  wire id_14, id_15;
  assign id_12 = id_9;
endmodule
