/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_CONTROL_CORE_WKUP_H
#define CSLR_CONTROL_CORE_WKUP_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 SEC_CTRL;
    volatile Uint32 SEC_EMU;
    volatile Uint32 SEC_TAP;
    volatile Uint32 OCPREG_SPARE;
    volatile Uint32 SECURE_EMIF1_SDRAM_CONFIG;
    volatile Uint32 SECURE_EMIF1_LPDDR2_NVM_CONFIG;
    volatile Uint32 SECURE_EMIF2_SDRAM_CONFIG;
    volatile Uint32 SECURE_EMIF2_LPDDR2_NVM_CONFIG2;
    volatile Uint8  RSVD0[24];
    volatile Uint32 STD_FUSE_USB_CONF;
    volatile Uint32 STD_FUSE_CONF;
    volatile Uint32 DPLL_CLK_TRIMMING;
    volatile Uint32 EMIF1_SDRAM_CONFIG_EXT;
    volatile Uint32 EMIF2_SDRAM_CONFIG_EXT;
    volatile Uint32 EMIF1_SDRAM_CONFIG_EXT_1;
    volatile Uint32 EMIF2_SDRAM_CONFIG_EXT_2;
    volatile Uint32 LDOVBB_GPU_VOLTAGE_CTRL;
    volatile Uint32 LDOVBB_MPU_VOLTAGE_CTRL;
    volatile Uint32 LDOSRAM_GPU_VOLTAGE_CTRL;
    volatile Uint32 LDOSRAM_MPU_VOLTAGE_CTRL;
    volatile Uint32 LDOSRAM_CORE_VOLTAGE_CTRL;
    volatile Uint32 LDOSRAM_MPU_2_VOLTAGE_CTRL;
    volatile Uint8  RSVD1[148];
    volatile Uint32 STD_FUSE_DIE_ID_0;
    volatile Uint32 ID_CODE;
    volatile Uint32 STD_FUSE_DIE_ID_1;
    volatile Uint32 STD_FUSE_DIE_ID_2;
    volatile Uint32 STD_FUSE_DIE_ID_3;
    volatile Uint32 STD_FUSE_PROD_ID_0;
    volatile Uint8  RSVD2[1256];
    volatile Uint32 CONF_DEBUG_SEL_TST_0;
    volatile Uint32 CONF_DEBUG_SEL_TST_1;
    volatile Uint32 CONF_DEBUG_SEL_TST_2;
    volatile Uint32 CONF_DEBUG_SEL_TST_3;
    volatile Uint32 CONF_DEBUG_SEL_TST_4;
    volatile Uint32 CONF_DEBUG_SEL_TST_5;
    volatile Uint32 CONF_DEBUG_SEL_TST_6;
    volatile Uint32 CONF_DEBUG_SEL_TST_7;
    volatile Uint32 CONF_DEBUG_SEL_TST_8;
    volatile Uint32 CONF_DEBUG_SEL_TST_9;
    volatile Uint32 CONF_DEBUG_SEL_TST_10;
    volatile Uint32 CONF_DEBUG_SEL_TST_11;
    volatile Uint32 CONF_DEBUG_SEL_TST_12;
    volatile Uint32 CONF_DEBUG_SEL_TST_13;
    volatile Uint32 CONF_DEBUG_SEL_TST_14;
    volatile Uint32 CONF_DEBUG_SEL_TST_15;
    volatile Uint32 CONF_DEBUG_SEL_TST_16;
    volatile Uint32 CONF_DEBUG_SEL_TST_17;
    volatile Uint32 CONF_DEBUG_SEL_TST_18;
    volatile Uint32 CONF_DEBUG_SEL_TST_19;
    volatile Uint32 CONF_DEBUG_SEL_TST_20;
    volatile Uint32 CONF_DEBUG_SEL_TST_21;
    volatile Uint32 CONF_DEBUG_SEL_TST_22;
    volatile Uint32 CONF_DEBUG_SEL_TST_23;
    volatile Uint32 CONF_DEBUG_SEL_TST_24;
    volatile Uint32 CONF_DEBUG_SEL_TST_25;
    volatile Uint32 CONF_DEBUG_SEL_TST_26;
    volatile Uint32 CONF_DEBUG_SEL_TST_27;
    volatile Uint32 CONF_DEBUG_SEL_TST_28;
    volatile Uint32 CONF_DEBUG_SEL_TST_29;
    volatile Uint32 CONF_DEBUG_SEL_TST_30;
    volatile Uint32 CONF_DEBUG_SEL_TST_31;
} CSL_control_core_wkupRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* Security Control Register. GP device: Read-Write All. HS/T/E/B devices:
 * Read-Write Secure Privilege. */
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL                          (0x0U)

/* Security Emulation Register.#br#The GenDbgEnable controls all the rights
 * properties for the Debug, tracing and Emulation of the ATTILA
 * System.#br#There is no Write access for GP devices.#br#Read All / Write
 * Secure Privilege. */
#define CSL_CONTROL_CORE_WKUP_SEC_EMU                           (0x4U)

/* Security TAP Controllers Register. GP device: Read-Write All. HS/T/E/B
 * devices: Read All / Write Secure Privilege. */
#define CSL_CONTROL_CORE_WKUP_SEC_TAP                           (0x8U)

/* OCP Spare Register */
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE                      (0xCU)

/* EMIF1 SDRAM configuration */
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG         (0x10U)

/* EMIF1 LPDDR2-NVM configuration */
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG    (0x14U)

/* EMIF2 SDRAM configuration */
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG         (0x18U)

/* EMIF2 LPDDR2-NVM configuration */
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2   (0x1CU)

/* STD_FUSE_USB_CONF */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF                 (0x38U)

/* STD_FUSE_CONF */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF                     (0x3CU)

/* DPLL_CLK_TRIMMING */
#define CSL_CONTROL_CORE_WKUP_DPLL_CLK_TRIMMING                 (0x40U)

/* EMIF1_SDRAM_CONFIG_EXT */
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT            (0x44U)

/* EMIF2_SDRAM_CONFIG_EXT */
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT            (0x48U)

/* EMIF1_SDRAM_CONFIG_EXT_1 */
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1          (0x4CU)

/* EMIF2_SDRAM_CONFIG_EXT_2 */
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2          (0x50U)

/* LDOVBB_GPU_VOLTAGE_CTRL */
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL           (0x54U)

/* LDOVBB_MPU_VOLTAGE_CTRL */
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL           (0x58U)

/* LDOSRAM_GPU_VOLTAGE_CTRL */
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL          (0x5CU)

/* LDOSRAM_MPU_VOLTAGE_CTRL */
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL          (0x60U)

/* LDOSRAM_CORE_VOLTAGE_CTRL */
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL         (0x64U)

/* LDOSRAM_MPU_2_VOLTAGE_CTRL */
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL        (0x68U)

/* Die ID Register - Part 0. Register shows part of the chip eFuse
 * configuration on the OCP interface. Reading at the address of one of these
 * registers provides a direct view into a part of the eFuse chain. */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_0                 (0x100U)

/* ID_CODE Key Register */
#define CSL_CONTROL_CORE_WKUP_ID_CODE                           (0x104U)

/* Die ID Register - Part 2. Register shows part of the chip eFuse
 * configuration on the OCP interface. Reading at the address of one of these
 * registers provides a direct view into a part of the eFuse chain. */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_1                 (0x108U)

/* Die ID Register - Part 3. Register shows part of the chip eFuse
 * configuration on the OCP interface. Reading at the address of one of these
 * registers provides a direct view into a part of the eFuse chain. */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_2                 (0x10CU)

/* STD_FUSE_DIE_ID_3 */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_3                 (0x110U)

/* STD_FUSE_PROD_ID_0 */
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_PROD_ID_0                (0x114U)

/* CONF_DEBUG_SEL_TST_0 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_0              (0x600U)

/* CONF_DEBUG_SEL_TST_1 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_1              (0x604U)

/* CONF_DEBUG_SEL_TST_2 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_2              (0x608U)

/* CONF_DEBUG_SEL_TST_3 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_3              (0x60CU)

/* CONF_DEBUG_SEL_TST_4 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_4              (0x610U)

/* CONF_DEBUG_SEL_TST_5 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_5              (0x614U)

/* CONF_DEBUG_SEL_TST_6 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_6              (0x618U)

/* CONF_DEBUG_SEL_TST_7 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_7              (0x61CU)

/* CONF_DEBUG_SEL_TST_8 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_8              (0x620U)

/* CONF_DEBUG_SEL_TST_9 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_9              (0x624U)

/* CONF_DEBUG_SEL_TST_10 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_10             (0x628U)

/* CONF_DEBUG_SEL_TST_11 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_11             (0x62CU)

/* CONF_DEBUG_SEL_TST_12 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_12             (0x630U)

/* CONF_DEBUG_SEL_TST_13 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_13             (0x634U)

/* CONF_DEBUG_SEL_TST_14 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_14             (0x638U)

/* CONF_DEBUG_SEL_TST_15 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_15             (0x63CU)

/* CONF_DEBUG_SEL_TST_16 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_16             (0x640U)

/* CONF_DEBUG_SEL_TST_17 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_17             (0x644U)

/* CONF_DEBUG_SEL_TST_18 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_18             (0x648U)

/* CONF_DEBUG_SEL_TST_19 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_19             (0x64CU)

/* CONF_DEBUG_SEL_TST_20 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_20             (0x650U)

/* CONF_DEBUG_SEL_TST_21 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_21             (0x654U)

/* CONF_DEBUG_SEL_TST_22 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_22             (0x658U)

/* CONF_DEBUG_SEL_TST_23 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_23             (0x65CU)

/* CONF_DEBUG_SEL_TST_24 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_24             (0x660U)

/* CONF_DEBUG_SEL_TST_25 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_25             (0x664U)

/* CONF_DEBUG_SEL_TST_26 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_26             (0x668U)

/* CONF_DEBUG_SEL_TST_27 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_27             (0x66CU)

/* CONF_DEBUG_SEL_TST_28 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_28             (0x670U)

/* CONF_DEBUG_SEL_TST_29 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_29             (0x674U)

/* CONF_DEBUG_SEL_TST_30 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_30             (0x678U)

/* CONF_DEBUG_SEL_TST_31 */
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_31             (0x67CU)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* SEC_CTRL */

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECCTRLWRDISABLE_MASK    (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECCTRLWRDISABLE_SHIFT   (31U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECCTRLWRDISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECCTRLWRDISABLE_WR_FORBIDDEN  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECCTRLWRDISABLE_WR_ALLOWED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SAVEANDRESTOREINITDONE_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SAVEANDRESTOREINITDONE_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SAVEANDRESTOREINITDONE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SAVEANDRESTOREINITDONE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_1_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_1_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_0_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_0_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_FASTOCMRAMSECURESAVE_0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_1_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_1_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_0_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_0_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_L3OCMRAMSECURESAVE_0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_LPRMSECUREREGISTERACCESSENABLE_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_LPRMSECUREREGISTERACCESSENABLE_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_LPRMSECUREREGISTERACCESSENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_LPRMSECUREREGISTERACCESSENABLE_DISABLE  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_LPRMSECUREREGISTERACCESSENABLE_ENABLE  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDMODEMENABLE_MASK    (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDMODEMENABLE_SHIFT   (16U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDMODEMENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDMODEMENABLE_ENA     (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDMODEMENABLE_DIS     (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_MODEMDISABLE_RESERVED_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_MODEMDISABLE_RESERVED_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_MODEMDISABLE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_MODEMDISABLE_RESERVED_DIS  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_MODEMDISABLE_RESERVED_ENA  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_HDCP_DUCATI_DISABLE_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_HDCP_DUCATI_DISABLE_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_HDCP_DUCATI_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_HDCP_DUCATI_DISABLE_MSHIELD  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_HDCP_DUCATI_DISABLE_DES  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_DECODE_N_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_DECODE_N_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_DECODE_N_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_DECODE_N_NOT_DECODED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_DECODE_N_DECODED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_WR_DISABLE_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_WR_DISABLE_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_WR_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_WR_DISABLE_FORBIDDEN  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_CUST_EFUSE_WR_DISABLE_ALLOWED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_BSCENABLE_MASK           (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_BSCENABLE_SHIFT          (9U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_BSCENABLE_RESETVAL       (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_BSCENABLE_ENA            (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_BSCENABLE_DIS            (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDDUCATIENABLE_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDDUCATIENABLE_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDDUCATIENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDDUCATIENABLE_ENA    (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDDUCATIENABLE_DIS    (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDCOREENABLE_MASK     (0x00000080U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDCOREENABLE_SHIFT    (7U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDCOREENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDCOREENABLE_ENA      (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_DMLEDCOREENABLE_DIS      (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_VIRTUALISATION_EN_MASK   (0x00000040U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_VIRTUALISATION_EN_SHIFT  (6U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_VIRTUALISATION_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_VIRTUALISATION_EN_ENA    (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_VIRTUALISATION_EN_DIS    (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_OBSERVABILITYDISABLE_RESERVED_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_OBSERVABILITYDISABLE_RESERVED_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_OBSERVABILITYDISABLE_RESERVED_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_OBSERVABILITYDISABLE_RESERVED_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_OBSERVABILITYDISABLE_RESERVED_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECURE_EMIF_CONFIG_RO_EN_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECURE_EMIF_CONFIG_RO_EN_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECURE_EMIF_CONFIG_RO_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECURE_EMIF_CONFIG_RO_EN_RO  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_SECURE_EMIF_CONFIG_RO_EN_RW  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_PADCONFACCDISABLE_RESERVED_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_PADCONFACCDISABLE_RESERVED_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_PADCONFACCDISABLE_RESERVED_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_PADCONFACCDISABLE_RESERVED_SECURE_ONLY  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_PADCONFACCDISABLE_RESERVED_UNRESTRICTED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_KEK_SW_EN_MASK           (0x00000004U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_KEK_SW_EN_SHIFT          (2U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_KEK_SW_EN_RESETVAL       (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_KEK_SW_EN_KEK_SW         (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_KEK_SW_EN_KEK_HW         (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDREGENABLE_MASK         (0x00000002U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDREGENABLE_SHIFT        (1U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDREGENABLE_RESETVAL     (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDREGENABLE_SECURE_ONLY  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDREGENABLE_NEVER_ALLOWED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDOPDISABLE_MASK         (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDOPDISABLE_SHIFT        (0U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDOPDISABLE_RESETVAL     (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDOPDISABLE_WD_FROZEN    (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_WDOPDISABLE_WD_RUNNING   (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_CTRL_RESETVAL                 (0x00001022U)

/* SEC_EMU */

#define CSL_CONTROL_CORE_WKUP_SEC_EMU_SECEMUWRDISABLE_MASK      (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_SECEMUWRDISABLE_SHIFT     (31U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_SECEMUWRDISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_SECEMUWRDISABLE_WR_FORBIDDEN  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_SECEMUWRDISABLE_WR_ALLOWED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ICE_SEC_PRIV_DBG_EN_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ICE_SEC_PRIV_DBG_EN_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ICE_SEC_PRIV_DBG_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ICE_SEC_PRIV_DBG_EN_ALLOWED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ICE_SEC_PRIV_DBG_EN_FORBIDDEN  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ETM_SEC_PRIV_DBG_EN_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ETM_SEC_PRIV_DBG_EN_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ETM_SEC_PRIV_DBG_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ETM_SEC_PRIV_DBG_EN_ENA   (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_ETM_SEC_PRIV_DBG_EN_DIS   (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_EMU_GENDBGENABLE_MASK         (0x00000FFFU)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_GENDBGENABLE_SHIFT        (0U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_GENDBGENABLE_RESETVAL     (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_EMU_GENDBGENABLE_MAX          (0x00000fffU)

#define CSL_CONTROL_CORE_WKUP_SEC_EMU_RESETVAL                  (0x00000000U)

/* SEC_TAP */

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_SECTAPWR_DISABLE_MASK     (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_SECTAPWR_DISABLE_SHIFT    (31U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_SECTAPWR_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_SECTAPWR_DISABLE_FORBIDDEN  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_SECTAPWR_DISABLE_ALLOWED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_TEST_TAPENABLE_MASK       (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_TEST_TAPENABLE_SHIFT      (26U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_TEST_TAPENABLE_RESETVAL   (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_TEST_TAPENABLE_ENABLED    (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_TEST_TAPENABLE_DISABLED   (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IPU2_TAPENABLE_MASK       (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IPU2_TAPENABLE_SHIFT      (13U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IPU2_TAPENABLE_RESETVAL   (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IPU2_TAPENABLE_ENABLED    (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IPU2_TAPENABLE_DISABLED   (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DSP2_TAPENABLE_MASK       (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DSP2_TAPENABLE_SHIFT      (12U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DSP2_TAPENABLE_RESETVAL   (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DSP2_TAPENABLE_ENABLED    (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DSP2_TAPENABLE_DISABLED   (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_JTAGEXT_TAPENABLE_MASK    (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_JTAGEXT_TAPENABLE_SHIFT   (11U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_JTAGEXT_TAPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_JTAGEXT_TAPENABLE_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_JTAGEXT_TAPENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVAHD_TAPENABLE_MASK      (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVAHD_TAPENABLE_SHIFT     (10U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVAHD_TAPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVAHD_TAPENABLE_ENABLED   (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVAHD_TAPENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_ZONDA_MPUGLOBALDEBUG_ENABLE_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_ZONDA_MPUGLOBALDEBUG_ENABLE_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_ZONDA_MPUGLOBALDEBUG_ENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_ZONDA_MPUGLOBALDEBUG_ENABLE_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_ZONDA_MPUGLOBALDEBUG_ENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_PARTIAL_IEEE1500_DISABLE_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_PARTIAL_IEEE1500_DISABLE_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_PARTIAL_IEEE1500_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_PARTIAL_IEEE1500_DISABLE_RESTRICTED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_PARTIAL_IEEE1500_DISABLE_UNRESTRICTED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IEEE1500_ENABLE_MASK      (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IEEE1500_ENABLE_SHIFT     (3U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IEEE1500_ENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IEEE1500_ENABLE_ENABLED   (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IEEE1500_ENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DUCATI_TAPENABLE_MASK     (0x00000004U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DUCATI_TAPENABLE_SHIFT    (2U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DUCATI_TAPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DUCATI_TAPENABLE_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DUCATI_TAPENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVA3C64_TAPENABLE_MASK    (0x00000002U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVA3C64_TAPENABLE_SHIFT   (1U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVA3C64_TAPENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVA3C64_TAPENABLE_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_IVA3C64_TAPENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DAP_TAPENABLE_MASK        (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DAP_TAPENABLE_SHIFT       (0U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DAP_TAPENABLE_RESETVAL    (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DAP_TAPENABLE_ENABLED     (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SEC_TAP_DAP_TAPENABLE_DISABLED    (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_SEC_TAP_RESETVAL                  (0x00000008U)

/* OCPREG_SPARE */

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE31_MASK  (0x80000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE31_SHIFT  (31U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE31_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE31_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE30_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE30_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE30_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE30_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE29_MASK  (0x20000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE29_SHIFT  (29U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE29_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE29_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE28_MASK  (0x10000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE28_SHIFT  (28U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE28_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE28_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE27_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE27_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE27_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE27_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE26_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE26_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE26_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE26_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE25_MASK  (0x02000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE25_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE25_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE25_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE24_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE24_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE24_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE24_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE23_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE23_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE23_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE23_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE22_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE22_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE22_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE22_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE21_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE21_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE21_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE21_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE20_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE20_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE20_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE20_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE19_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE19_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE19_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE19_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE18_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE18_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE18_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE18_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE17_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE17_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE17_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE17_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE16_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE16_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE16_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE16_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE15_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE15_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE15_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE15_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE14_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE14_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE14_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE14_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE13_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE13_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE13_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE13_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE12_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE12_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE12_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE12_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE11_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE11_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE11_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE11_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE10_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE10_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE10_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE10_MAX   (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE9_MASK   (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE9_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE9_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE9_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE8_MASK   (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE8_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE8_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE8_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE7_MASK   (0x00000080U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE7_SHIFT  (7U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE7_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE7_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE6_MASK   (0x00000040U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE6_SHIFT  (6U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE6_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE6_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE5_MASK   (0x00000020U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE5_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE5_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE4_MASK   (0x00000010U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE4_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE4_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE3_MASK   (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE3_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE3_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE2_MASK   (0x00000004U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE2_SHIFT  (2U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE2_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE1_MASK   (0x00000002U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE1_SHIFT  (1U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_OCPREG_SPARE1_MAX    (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_USIM_LOW_IMPEDANCE_SEL_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_USIM_LOW_IMPEDANCE_SEL_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_USIM_LOW_IMPEDANCE_SEL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_USIM_LOW_IMPEDANCE_SEL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_OCPREG_SPARE_RESETVAL             (0x00000000U)

/* SECURE_EMIF1_SDRAM_CONFIG */

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_POS_MASK  (0x18000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_POS_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_POS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_POS_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_TERM_MASK  (0x07000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_TERM_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_TERM_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_TERM_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR2_DDQS_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR2_DDQS_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR2_DDQS_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR2_DDQS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DYN_ODT_MASK  (0x00600000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DYN_ODT_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DYN_ODT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DYN_ODT_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_DISABLE_DLL_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_DISABLE_DLL_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_DISABLE_DLL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DDR_DISABLE_DLL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DRIVE_MASK  (0x000C0000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DRIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DRIVE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_DRIVE_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CWL_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CWL_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CWL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CWL_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CL_MASK  (0x00003C00U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_CL_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_ROWSIZE_MASK  (0x00000380U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_ROWSIZE_SHIFT  (7U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_ROWSIZE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_ROWSIZE_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_MASK  (0x00000070U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_IBANK_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_EBANK_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_EBANK_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_EBANK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_EBANK_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_PAGESIZE_MASK  (0x00000007U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_PAGESIZE_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_PAGESIZE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_EMIF1_SDRAM_PAGESIZE_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_SDRAM_CONFIG_RESETVAL  (0x00800000U)

/* SECURE_EMIF1_LPDDR2_NVM_CONFIG */

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_CS1NVMEN_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_CS1NVMEN_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_CS1NVMEN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_CS1NVMEN_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_EBANK_POS_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_EBANK_POS_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_EBANK_POS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_EBANK_POS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBNUM_MASK  (0x00000030U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBNUM_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBNUM_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBNUM_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBSIZE_MASK  (0x00000007U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBSIZE_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBSIZE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_EMIF1_SDRAM_RDBSIZE_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF1_LPDDR2_NVM_CONFIG_RESETVAL  (0x00000000U)

/* SECURE_EMIF2_SDRAM_CONFIG */

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_POS_MASK  (0x18000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_POS_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_POS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_POS_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_TERM_MASK  (0x07000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_TERM_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_TERM_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_TERM_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR2_DDQS_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR2_DDQS_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR2_DDQS_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR2_DDQS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DYN_ODT_MASK  (0x00600000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DYN_ODT_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DYN_ODT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DYN_ODT_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_DISABLE_DLL_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_DISABLE_DLL_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_DISABLE_DLL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DDR_DISABLE_DLL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DRIVE_MASK  (0x000C0000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DRIVE_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DRIVE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_DRIVE_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CWL_MASK  (0x00030000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CWL_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CWL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CWL_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CL_MASK  (0x00003C00U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_CL_MAX  (0x0000000fU)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_ROWSIZE_MASK  (0x00000380U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_ROWSIZE_SHIFT  (7U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_ROWSIZE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_ROWSIZE_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_MASK  (0x00000070U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_IBANK_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_EBANK_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_EBANK_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_EBANK_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_EBANK_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_PAGESIZE_MASK  (0x00000007U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_PAGESIZE_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_PAGESIZE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_EMIF2_SDRAM_PAGESIZE_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_SDRAM_CONFIG_RESETVAL  (0x00800000U)

/* SECURE_EMIF2_LPDDR2_NVM_CONFIG2 */

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_CS1NVMEN_MASK  (0x40000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_CS1NVMEN_SHIFT  (30U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_CS1NVMEN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_CS1NVMEN_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_EBANK_POS_MASK  (0x08000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_EBANK_POS_SHIFT  (27U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_EBANK_POS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_EBANK_POS_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBNUM_MASK  (0x00000030U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBNUM_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBNUM_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBNUM_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBSIZE_MASK  (0x00000007U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBSIZE_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBSIZE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_EMIF2_SDRAM_RDBSIZE_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_SECURE_EMIF2_LPDDR2_NVM_CONFIG2_RESETVAL  (0x00000000U)

/* STD_FUSE_USB_CONF */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_PROD_ID_MASK  (0xFFFF0000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_PROD_ID_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_PROD_ID_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_PROD_ID_MAX  (0x0000ffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_VENDOR_ID_MASK  (0x0000FFFFU)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_VENDOR_ID_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_VENDOR_ID_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_USB_VENDOR_ID_MAX  (0x0000ffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_USB_CONF_RESETVAL        (0x00000000U)

/* STD_FUSE_CONF */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CONF_SPARE_MASK  (0x3E000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CONF_SPARE_SHIFT  (25U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CONF_SPARE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CONF_SPARE_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE1_MASK  (0x01000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE1_SHIFT  (24U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE0_MASK  (0x00800000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE0_SHIFT  (23U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE0_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_HIGHLY_SECURE0_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FORCE_JTAG_ENABLE_MASK  (0x00400000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FORCE_JTAG_ENABLE_SHIFT  (22U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FORCE_JTAG_ENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FORCE_JTAG_ENABLE_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FORCE_JTAG_ENABLE_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_INITREF_DEF_DIS_MASK  (0x00200000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_INITREF_DEF_DIS_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_INITREF_DEF_DIS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_INITREF_DEF_DIS_DDR3  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_INITREF_DEF_DIS_LPDDR2  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_DDR3_LPDDR2N_MASK  (0x00100000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_DDR3_LPDDR2N_SHIFT  (20U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_DDR3_LPDDR2N_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_DDR3_LPDDR2N_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF2_DDR3_LPDDR2N_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_INITREF_DEF_DIS_MASK  (0x00080000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_INITREF_DEF_DIS_SHIFT  (19U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_INITREF_DEF_DIS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_INITREF_DEF_DIS_DDR3  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_INITREF_DEF_DIS_LPDDR2  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_DDR3_LPDDR2N_MASK  (0x00040000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_DDR3_LPDDR2N_SHIFT  (18U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_DDR3_LPDDR2N_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_DDR3_LPDDR2N_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_EMIF1_DDR3_LPDDR2N_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BGAP_REGISTER_ACCESS_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BGAP_REGISTER_ACCESS_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BGAP_REGISTER_ACCESS_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BGAP_REGISTER_ACCESS_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BGAP_REGISTER_ACCESS_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_HDCP_ENABLE_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_HDCP_ENABLE_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_HDCP_ENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_HDCP_ENABLE_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_HDCP_ENABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_TEXTURE_COMPRESSION_ENABLE_MASK  (0x00008000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_TEXTURE_COMPRESSION_ENABLE_SHIFT  (15U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_TEXTURE_COMPRESSION_ENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_TEXTURE_COMPRESSION_ENABLE_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_TEXTURE_COMPRESSION_ENABLE_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FACE_DETECT_DISABLE_MASK  (0x00004000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FACE_DETECT_DISABLE_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FACE_DETECT_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FACE_DETECT_DISABLE_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_FACE_DETECT_DISABLE_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CRYPTO_DISABLE_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CRYPTO_DISABLE_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CRYPTO_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CRYPTO_DISABLE_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CRYPTO_DISABLE_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CH_SPEEDUP_DISABLE_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CH_SPEEDUP_DISABLE_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CH_SPEEDUP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CH_SPEEDUP_DISABLE_RESERVED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_CH_SPEEDUP_DISABLE_UNRESERVED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ROM_HIDE_MASK  (0x00000800U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ROM_HIDE_SHIFT  (11U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ROM_HIDE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ROM_HIDE_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ROM_HIDE_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DSS_VENC_MVENAB_MASK  (0x00000200U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DSS_VENC_MVENAB_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DSS_VENC_MVENAB_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DSS_VENC_MVENAB_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_DSS_VENC_MVENAB_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE1_EN_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE1_EN_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE1_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE1_EN_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE1_EN_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE2_EN_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE2_EN_SHIFT  (7U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE2_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE2_EN_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE2_EN_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE3_EN_MASK  (0x00000040U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE3_EN_SHIFT  (6U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE3_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE3_EN_ENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE3_EN_DISABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE4_EN_MASK  (0x00000020U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE4_EN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE4_EN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_ISS_EFUSE4_EN_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_CLOCK_SOURCE_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_CLOCK_SOURCE_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_CLOCK_SOURCE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_CLOCK_SOURCE_DISABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_CLOCK_SOURCE_ENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_DISABLE_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_DISABLE_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_SGX540_3D_DISABLE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BSC_ACCESS_PROTECT_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BSC_ACCESS_PROTECT_SHIFT  (1U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BSC_ACCESS_PROTECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_STD_FUSE_BSC_ACCESS_PROTECT_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_CUST_IEEE1500_DISABLE_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_CUST_IEEE1500_DISABLE_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_CUST_IEEE1500_DISABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_CUST_IEEE1500_DISABLE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_CONF_RESETVAL            (0x00000000U)

/* DPLL_CLK_TRIMMING */

#define CSL_CONTROL_CORE_WKUP_DPLL_CLK_TRIMMING_DPLL_CLK_TRIMMING_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_DPLL_CLK_TRIMMING_DPLL_CLK_TRIMMING_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_DPLL_CLK_TRIMMING_DPLL_CLK_TRIMMING_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_DPLL_CLK_TRIMMING_DPLL_CLK_TRIMMING_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_DPLL_CLK_TRIMMING_RESETVAL        (0x00000000U)

/* EMIF1_SDRAM_CONFIG_EXT */

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_NARROW_ONLY_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_NARROW_ONLY_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_NARROW_ONLY_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_NARROW_ONLY_ECCCANBEENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_NARROW_ONLY_ECCCANNOTBEENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_ECC_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_ECC_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_ECC_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_ECC_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_NUM_OF_SAMPLES_MASK  (0x0000C000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_NUM_OF_SAMPLES_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_NUM_OF_SAMPLES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_NUM_OF_SAMPLES_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_SEL_LOGIC_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_SEL_LOGIC_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_SEL_LOGIC_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_SEL_LOGIC_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_MASK  (0x00000E00U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_REG_PHY_OUTPUT_STATUS_SELECT_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DYNAMIC_PWRDN_ENABLE_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DYNAMIC_PWRDN_ENABLE_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DYNAMIC_PWRDN_ENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DYNAMIC_PWRDN_ENABLE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_SDRAM_DISABLE_RESET_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_SDRAM_DISABLE_RESET_SHIFT  (7U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_SDRAM_DISABLE_RESET_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_SDRAM_DISABLE_RESET_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_PHY_RD_LOCAL_ODT_MASK  (0x00000060U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_PHY_RD_LOCAL_ODT_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_PHY_RD_LOCAL_ODT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_PHY_RD_LOCAL_ODT_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_STATIC_CMOSEN_ENABLE_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_STATIC_CMOSEN_ENABLE_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_STATIC_CMOSEN_ENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_STATIC_CMOSEN_ENABLE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DFI_CLOCK_PHASE_CTRL_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DFI_CLOCK_PHASE_CTRL_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DFI_CLOCK_PHASE_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_DFI_CLOCK_PHASE_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_2_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_2_SHIFT  (2U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_2_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_1_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_1_SHIFT  (1U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_0_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_0_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_EMIF1_EN_SLICE_0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_RESETVAL   (0x00000107U)

/* EMIF2_SDRAM_CONFIG_EXT */

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_NARROW_ONLY_MASK  (0x00020000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_NARROW_ONLY_SHIFT  (17U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_NARROW_ONLY_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_NARROW_ONLY_ECCCANBEENABLED  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_NARROW_ONLY_ECCCANNOTBEENABLED  (0x00000000U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_ECC_MASK  (0x00010000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_ECC_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_ECC_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_ECC_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_NUM_OF_SAMPLES_MASK  (0x0000C000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_NUM_OF_SAMPLES_SHIFT  (14U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_NUM_OF_SAMPLES_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_NUM_OF_SAMPLES_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_SEL_LOGIC_MASK  (0x00002000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_SEL_LOGIC_SHIFT  (13U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_SEL_LOGIC_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_SEL_LOGIC_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_MASK  (0x00001000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_SHIFT  (12U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_MASK  (0x00000E00U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_SHIFT  (9U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_REG_PHY_OUTPUT_STATUS_SELECT_MAX  (0x00000007U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DYNAMIC_PWRDN_ENABLE_MASK  (0x00000100U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DYNAMIC_PWRDN_ENABLE_SHIFT  (8U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DYNAMIC_PWRDN_ENABLE_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DYNAMIC_PWRDN_ENABLE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_SDRAM_DISABLE_RESET_MASK  (0x00000080U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_SDRAM_DISABLE_RESET_SHIFT  (7U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_SDRAM_DISABLE_RESET_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_SDRAM_DISABLE_RESET_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_PHY_RD_LOCAL_ODT_MASK  (0x00000060U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_PHY_RD_LOCAL_ODT_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_PHY_RD_LOCAL_ODT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_PHY_RD_LOCAL_ODT_MAX  (0x00000003U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_STATIC_CMOSEN_ENABLE_MASK  (0x00000010U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_STATIC_CMOSEN_ENABLE_SHIFT  (4U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_STATIC_CMOSEN_ENABLE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_STATIC_CMOSEN_ENABLE_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DFI_CLOCK_PHASE_CTRL_MASK  (0x00000008U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DFI_CLOCK_PHASE_CTRL_SHIFT  (3U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DFI_CLOCK_PHASE_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_DFI_CLOCK_PHASE_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_2_MASK  (0x00000004U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_2_SHIFT  (2U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_2_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_1_MASK  (0x00000002U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_1_SHIFT  (1U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_1_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_0_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_0_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_0_RESETVAL  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_EMIF2_EN_SLICE_0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_RESETVAL   (0x00000107U)

/* EMIF1_SDRAM_CONFIG_EXT_1 */

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1_EMIF1_PHY_REG_READ_DATA_EYE_LVL_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1_EMIF1_PHY_REG_READ_DATA_EYE_LVL_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1_EMIF1_PHY_REG_READ_DATA_EYE_LVL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1_EMIF1_PHY_REG_READ_DATA_EYE_LVL_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_EMIF1_SDRAM_CONFIG_EXT_1_RESETVAL  (0x00000000U)

/* EMIF2_SDRAM_CONFIG_EXT_2 */

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2_EMIF2_PHY_REG_READ_DATA_EYE_LVL_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2_EMIF2_PHY_REG_READ_DATA_EYE_LVL_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2_EMIF2_PHY_REG_READ_DATA_EYE_LVL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2_EMIF2_PHY_REG_READ_DATA_EYE_LVL_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_EMIF2_SDRAM_CONFIG_EXT_2_RESETVAL  (0x00000000U)

/* LDOVBB_GPU_VOLTAGE_CTRL */

#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_MUX_CTRL_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_MUX_CTRL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_MASK  (0x000003E0U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_MASK  (0x0000001FU)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_LDOVBBGPU_FBB_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOVBB_GPU_VOLTAGE_CTRL_RESETVAL  (0x00000000U)

/* LDOVBB_MPU_VOLTAGE_CTRL */

#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_MUX_CTRL_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_MUX_CTRL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_MASK  (0x000003E0U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_MASK  (0x0000001FU)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_LDOVBBMPU_FBB_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOVBB_MPU_VOLTAGE_CTRL_RESETVAL  (0x00000000U)

/* LDOSRAM_GPU_VOLTAGE_CTRL */

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_MUX_CTRL_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_MUX_CTRL_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_IN_MASK  (0x03E00000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_IN_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_OUT_MASK  (0x001F0000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_OUT_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_RETMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_MUX_CTRL_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_MUX_CTRL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_IN_MASK  (0x000003E0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_IN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_OUT_MASK  (0x0000001FU)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_OUT_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_LDOSRAMGPU_ACTMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL_RESETVAL  (0x00000000U)

/* LDOSRAM_MPU_VOLTAGE_CTRL */

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_MUX_CTRL_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_MUX_CTRL_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_IN_MASK  (0x03E00000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_IN_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_OUT_MASK  (0x001F0000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_OUT_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_RETMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_MUX_CTRL_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_MUX_CTRL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_IN_MASK  (0x000003E0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_IN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_OUT_MASK  (0x0000001FU)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_OUT_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_LDOSRAMMPU_ACTMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL_RESETVAL  (0x00000000U)

/* LDOSRAM_CORE_VOLTAGE_CTRL */

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_MUX_CTRL_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_MUX_CTRL_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_IN_MASK  (0x03E00000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_IN_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_OUT_MASK  (0x001F0000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_OUT_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_RETMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_MUX_CTRL_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_MUX_CTRL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_IN_MASK  (0x000003E0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_IN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_OUT_MASK  (0x0000001FU)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_OUT_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_LDOSRAMCORE_ACTMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL_RESETVAL  (0x00000000U)

/* LDOSRAM_MPU_2_VOLTAGE_CTRL */

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_MUX_CTRL_MASK  (0x04000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_MUX_CTRL_SHIFT  (26U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_IN_MASK  (0x03E00000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_IN_SHIFT  (21U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_OUT_MASK  (0x001F0000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_OUT_SHIFT  (16U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_RETMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_MUX_CTRL_MASK  (0x00000400U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_MUX_CTRL_SHIFT  (10U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_MUX_CTRL_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_MUX_CTRL_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_IN_MASK  (0x000003E0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_IN_SHIFT  (5U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_IN_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_IN_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_OUT_MASK  (0x0000001FU)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_OUT_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_OUT_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_LDOSRAMMPU_2_ACTMODE_VSET_OUT_MAX  (0x0000001fU)

#define CSL_CONTROL_CORE_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL_RESETVAL  (0x00000000U)

/* STD_FUSE_DIE_ID_0 */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_0_STD_FUSE_DIE_ID_0_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_0_STD_FUSE_DIE_ID_0_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_0_STD_FUSE_DIE_ID_0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_0_STD_FUSE_DIE_ID_0_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_0_RESETVAL        (0x00000000U)

/* ID_CODE */

#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_MASK      (0xFFFFFFC0U)
#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_SHIFT     (6U)
#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_MAX       (0x03ffffffU)

#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_FIXED_MASK  (0x0000003FU)
#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_FIXED_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_FIXED_RESETVAL  (0x0000002fU)
#define CSL_CONTROL_CORE_WKUP_ID_CODE_STD_FUSE_IDCODE_FIXED_MAX  (0x0000003fU)

#define CSL_CONTROL_CORE_WKUP_ID_CODE_RESETVAL                  (0x0000002fU)

/* STD_FUSE_DIE_ID_1 */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_1_STD_FUSE_DIE_ID_1_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_1_STD_FUSE_DIE_ID_1_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_1_STD_FUSE_DIE_ID_1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_1_STD_FUSE_DIE_ID_1_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_1_RESETVAL        (0x00000000U)

/* STD_FUSE_DIE_ID_2 */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_2_STD_FUSE_DIE_ID_2_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_2_STD_FUSE_DIE_ID_2_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_2_STD_FUSE_DIE_ID_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_2_STD_FUSE_DIE_ID_2_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_2_RESETVAL        (0x00000000U)

/* STD_FUSE_DIE_ID_3 */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_3_STD_FUSE_DIE_ID_3_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_3_STD_FUSE_DIE_ID_3_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_3_STD_FUSE_DIE_ID_3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_3_STD_FUSE_DIE_ID_3_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_DIE_ID_3_RESETVAL        (0x00000000U)

/* STD_FUSE_PROD_ID_0 */

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_PROD_ID_0_STD_FUSE_PROD_ID_MASK  (0xFFFFFFFFU)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_PROD_ID_0_STD_FUSE_PROD_ID_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_PROD_ID_0_STD_FUSE_PROD_ID_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_STD_FUSE_PROD_ID_0_STD_FUSE_PROD_ID_MAX  (0xffffffffU)

#define CSL_CONTROL_CORE_WKUP_STD_FUSE_PROD_ID_0_RESETVAL       (0x00000000U)

/* CONF_DEBUG_SEL_TST_0 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_0_CONF_DEBUG_SEL_TST_0_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_0_CONF_DEBUG_SEL_TST_0_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_0_CONF_DEBUG_SEL_TST_0_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_0_CONF_DEBUG_SEL_TST_0_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_0_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_1 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_1_CONF_DEBUG_SEL_TST_1_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_1_CONF_DEBUG_SEL_TST_1_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_1_CONF_DEBUG_SEL_TST_1_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_1_CONF_DEBUG_SEL_TST_1_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_1_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_2 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_2_CONF_DEBUG_SEL_TST_2_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_2_CONF_DEBUG_SEL_TST_2_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_2_CONF_DEBUG_SEL_TST_2_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_2_CONF_DEBUG_SEL_TST_2_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_2_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_3 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_3_CONF_DEBUG_SEL_TST_3_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_3_CONF_DEBUG_SEL_TST_3_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_3_CONF_DEBUG_SEL_TST_3_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_3_CONF_DEBUG_SEL_TST_3_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_3_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_4 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_4_CONF_DEBUG_SEL_TST_4_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_4_CONF_DEBUG_SEL_TST_4_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_4_CONF_DEBUG_SEL_TST_4_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_4_CONF_DEBUG_SEL_TST_4_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_4_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_5 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_5_CONF_DEBUG_SEL_TST_5_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_5_CONF_DEBUG_SEL_TST_5_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_5_CONF_DEBUG_SEL_TST_5_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_5_CONF_DEBUG_SEL_TST_5_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_5_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_6 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_6_CONF_DEBUG_SEL_TST_6_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_6_CONF_DEBUG_SEL_TST_6_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_6_CONF_DEBUG_SEL_TST_6_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_6_CONF_DEBUG_SEL_TST_6_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_6_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_7 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_7_CONF_DEBUG_SEL_TST_7_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_7_CONF_DEBUG_SEL_TST_7_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_7_CONF_DEBUG_SEL_TST_7_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_7_CONF_DEBUG_SEL_TST_7_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_7_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_8 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_8_CONF_DEBUG_SEL_TST_8_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_8_CONF_DEBUG_SEL_TST_8_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_8_CONF_DEBUG_SEL_TST_8_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_8_CONF_DEBUG_SEL_TST_8_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_8_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_9 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_9_CONF_DEBUG_SEL_TST_9_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_9_CONF_DEBUG_SEL_TST_9_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_9_CONF_DEBUG_SEL_TST_9_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_9_CONF_DEBUG_SEL_TST_9_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_9_RESETVAL     (0x00000000U)

/* CONF_DEBUG_SEL_TST_10 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_10_CONF_DEBUG_SEL_TST_10_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_10_CONF_DEBUG_SEL_TST_10_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_10_CONF_DEBUG_SEL_TST_10_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_10_CONF_DEBUG_SEL_TST_10_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_10_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_11 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_11_CONF_DEBUG_SEL_TST_11_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_11_CONF_DEBUG_SEL_TST_11_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_11_CONF_DEBUG_SEL_TST_11_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_11_CONF_DEBUG_SEL_TST_11_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_11_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_12 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_12_CONF_DEBUG_SEL_TST_12_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_12_CONF_DEBUG_SEL_TST_12_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_12_CONF_DEBUG_SEL_TST_12_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_12_CONF_DEBUG_SEL_TST_12_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_12_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_13 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_13_CONF_DEBUG_SEL_TST_13_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_13_CONF_DEBUG_SEL_TST_13_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_13_CONF_DEBUG_SEL_TST_13_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_13_CONF_DEBUG_SEL_TST_13_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_13_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_14 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_14_CONF_DEBUG_SEL_TST_14_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_14_CONF_DEBUG_SEL_TST_14_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_14_CONF_DEBUG_SEL_TST_14_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_14_CONF_DEBUG_SEL_TST_14_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_14_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_15 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_15_CONF_DEBUG_SEL_TST_15_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_15_CONF_DEBUG_SEL_TST_15_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_15_CONF_DEBUG_SEL_TST_15_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_15_CONF_DEBUG_SEL_TST_15_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_15_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_16 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_16_CONF_DEBUG_SEL_TST_16_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_16_CONF_DEBUG_SEL_TST_16_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_16_CONF_DEBUG_SEL_TST_16_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_16_CONF_DEBUG_SEL_TST_16_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_16_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_17 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_17_CONF_DEBUG_SEL_TST_17_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_17_CONF_DEBUG_SEL_TST_17_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_17_CONF_DEBUG_SEL_TST_17_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_17_CONF_DEBUG_SEL_TST_17_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_17_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_18 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_18_CONF_DEBUG_SEL_TST_18_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_18_CONF_DEBUG_SEL_TST_18_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_18_CONF_DEBUG_SEL_TST_18_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_18_CONF_DEBUG_SEL_TST_18_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_18_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_19 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_19_CONF_DEBUG_SEL_TST_19_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_19_CONF_DEBUG_SEL_TST_19_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_19_CONF_DEBUG_SEL_TST_19_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_19_CONF_DEBUG_SEL_TST_19_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_19_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_20 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_20_CONF_DEBUG_SEL_TST_20_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_20_CONF_DEBUG_SEL_TST_20_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_20_CONF_DEBUG_SEL_TST_20_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_20_CONF_DEBUG_SEL_TST_20_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_20_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_21 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_21_CONF_DEBUG_SEL_TST_21_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_21_CONF_DEBUG_SEL_TST_21_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_21_CONF_DEBUG_SEL_TST_21_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_21_CONF_DEBUG_SEL_TST_21_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_21_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_22 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_22_CONF_DEBUG_SEL_TST_22_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_22_CONF_DEBUG_SEL_TST_22_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_22_CONF_DEBUG_SEL_TST_22_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_22_CONF_DEBUG_SEL_TST_22_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_22_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_23 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_23_CONF_DEBUG_SEL_TST_23_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_23_CONF_DEBUG_SEL_TST_23_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_23_CONF_DEBUG_SEL_TST_23_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_23_CONF_DEBUG_SEL_TST_23_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_23_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_24 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_24_CONF_DEBUG_SEL_TST_24_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_24_CONF_DEBUG_SEL_TST_24_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_24_CONF_DEBUG_SEL_TST_24_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_24_CONF_DEBUG_SEL_TST_24_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_24_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_25 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_25_CONF_DEBUG_SEL_TST_25_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_25_CONF_DEBUG_SEL_TST_25_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_25_CONF_DEBUG_SEL_TST_25_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_25_CONF_DEBUG_SEL_TST_25_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_25_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_26 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_26_CONF_DEBUG_SEL_TST_26_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_26_CONF_DEBUG_SEL_TST_26_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_26_CONF_DEBUG_SEL_TST_26_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_26_CONF_DEBUG_SEL_TST_26_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_26_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_27 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_27_CONF_DEBUG_SEL_TST_27_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_27_CONF_DEBUG_SEL_TST_27_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_27_CONF_DEBUG_SEL_TST_27_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_27_CONF_DEBUG_SEL_TST_27_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_27_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_28 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_28_CONF_DEBUG_SEL_TST_28_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_28_CONF_DEBUG_SEL_TST_28_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_28_CONF_DEBUG_SEL_TST_28_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_28_CONF_DEBUG_SEL_TST_28_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_28_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_29 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_29_CONF_DEBUG_SEL_TST_29_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_29_CONF_DEBUG_SEL_TST_29_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_29_CONF_DEBUG_SEL_TST_29_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_29_CONF_DEBUG_SEL_TST_29_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_29_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_30 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_30_CONF_DEBUG_SEL_TST_30_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_30_CONF_DEBUG_SEL_TST_30_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_30_CONF_DEBUG_SEL_TST_30_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_30_CONF_DEBUG_SEL_TST_30_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_30_RESETVAL    (0x00000000U)

/* CONF_DEBUG_SEL_TST_31 */

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_31_CONF_DEBUG_SEL_TST_31_MASK  (0x00000001U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_31_CONF_DEBUG_SEL_TST_31_SHIFT  (0U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_31_CONF_DEBUG_SEL_TST_31_RESETVAL  (0x00000000U)
#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_31_CONF_DEBUG_SEL_TST_31_MAX  (0x00000001U)

#define CSL_CONTROL_CORE_WKUP_CONF_DEBUG_SEL_TST_31_RESETVAL    (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
