Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 20:34:34 2025
| Host         : C27-5CG31326SV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_clock_divider/f_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.930        0.000                      0                   32        0.275        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.930        0.000                      0                   32        0.275        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.502%)  route 3.211ns (79.498%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  U_clock_divider/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.406    U_clock_divider/f_count[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  U_clock_divider/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.171    U_clock_divider/f_count[30]_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  U_clock_divider/f_count[30]_i_2/O
                         net (fo=31, routed)          1.711     9.006    U_clock_divider/f_count[30]_i_2_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.130 r  U_clock_divider/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.130    U_clock_divider/f_count_0[2]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449    14.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[2]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.031    15.060    U_clock_divider/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.512%)  route 3.209ns (79.488%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  U_clock_divider/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.406    U_clock_divider/f_count[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  U_clock_divider/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.171    U_clock_divider/f_count[30]_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  U_clock_divider/f_count[30]_i_2/O
                         net (fo=31, routed)          1.709     9.004    U_clock_divider/f_count[30]_i_2_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.124     9.128 r  U_clock_divider/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.128    U_clock_divider/f_count_0[1]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449    14.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.029    15.058    U_clock_divider/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.856ns (21.049%)  route 3.211ns (78.951%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  U_clock_divider/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.406    U_clock_divider/f_count[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  U_clock_divider/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.171    U_clock_divider/f_count[30]_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  U_clock_divider/f_count[30]_i_2/O
                         net (fo=31, routed)          1.711     9.006    U_clock_divider/f_count[30]_i_2_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.158 r  U_clock_divider/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.158    U_clock_divider/f_count_0[4]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449    14.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[4]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.075    15.104    U_clock_divider/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.856ns (21.059%)  route 3.209ns (78.941%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  U_clock_divider/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.406    U_clock_divider/f_count[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  U_clock_divider/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.171    U_clock_divider/f_count[30]_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  U_clock_divider/f_count[30]_i_2/O
                         net (fo=31, routed)          1.709     9.004    U_clock_divider/f_count[30]_i_2_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I0_O)        0.152     9.156 r  U_clock_divider/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.156    U_clock_divider/f_count_0[3]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449    14.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[3]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.075    15.104    U_clock_divider/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.828ns (20.823%)  route 3.148ns (79.177%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569     5.090    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_clock_divider/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.403    U_clock_divider/f_count[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  U_clock_divider/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.987    U_clock_divider/f_count[30]_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          1.832     8.943    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     9.067 r  U_clock_divider/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.067    U_clock_divider/f_count_0[29]
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451    14.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[29]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.031    15.062    U_clock_divider/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.857ns (21.396%)  route 3.148ns (78.604%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569     5.090    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_clock_divider/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.403    U_clock_divider/f_count[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  U_clock_divider/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.987    U_clock_divider/f_count[30]_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          1.832     8.943    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.153     9.096 r  U_clock_divider/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.096    U_clock_divider/f_count_0[30]
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451    14.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[30]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.075    15.106    U_clock_divider/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.150ns (55.405%)  route 1.730ns (44.594%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569     5.090    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_clock_divider/f_count_reg[0]/Q
                         net (fo=3, routed)           0.873     6.419    U_clock_divider/f_count[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.014 r  U_clock_divider/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_clock_divider/f_count0_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  U_clock_divider/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.131    U_clock_divider/f_count0_carry__0_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.248 r  U_clock_divider/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.248    U_clock_divider/f_count0_carry__1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  U_clock_divider/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.365    U_clock_divider/f_count0_carry__2_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.482 r  U_clock_divider/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.482    U_clock_divider/f_count0_carry__3_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  U_clock_divider/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.599    U_clock_divider/f_count0_carry__4_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.818 r  U_clock_divider/f_count0_carry__5/O[0]
                         net (fo=1, routed)           0.857     8.676    U_clock_divider/data0[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I3_O)        0.295     8.971 r  U_clock_divider/f_count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.971    U_clock_divider/f_count_0[25]
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451    14.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.029    15.060    U_clock_divider/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.342%)  route 3.052ns (78.658%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  U_clock_divider/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.406    U_clock_divider/f_count[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  U_clock_divider/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.171    U_clock_divider/f_count[30]_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  U_clock_divider/f_count[30]_i_2/O
                         net (fo=31, routed)          1.552     8.847    U_clock_divider/f_count[30]_i_2_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.971 r  U_clock_divider/f_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.971    U_clock_divider/f_count_0[6]
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.450    14.791    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[6]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.031    15.061    U_clock_divider/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.342%)  route 3.052ns (78.658%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569     5.090    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_clock_divider/f_count_reg[5]/Q
                         net (fo=2, routed)           0.857     6.403    U_clock_divider/f_count[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.527 r  U_clock_divider/f_count[30]_i_8/O
                         net (fo=1, routed)           0.460     6.987    U_clock_divider/f_count[30]_i_8_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          1.735     8.846    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.124     8.970 r  U_clock_divider/f_count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.970    U_clock_divider/f_count_0[18]
    SLICE_X9Y46          FDCE                                         r  U_clock_divider/f_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.450    14.791    U_clock_divider/f_clk_reg_0
    SLICE_X9Y46          FDCE                                         r  U_clock_divider/f_count_reg[18]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.031    15.061    U_clock_divider/f_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 U_clock_divider/f_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570     5.091    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  U_clock_divider/f_count_reg[25]/Q
                         net (fo=2, routed)           0.859     6.406    U_clock_divider/f_count[25]
    SLICE_X9Y48          LUT4 (Prop_lut4_I1_O)        0.124     6.530 r  U_clock_divider/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.171    U_clock_divider/f_count[30]_i_7_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  U_clock_divider/f_count[30]_i_2/O
                         net (fo=31, routed)          1.542     8.837    U_clock_divider/f_count[30]_i_2_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.961 r  U_clock_divider/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.961    U_clock_divider/f_count_0[5]
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.450    14.791    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.029    15.059    U_clock_divider/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_clock_divider/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.449    U_clock_divider/f_clk_reg_0
    SLICE_X9Y46          FDCE                                         r  U_clock_divider/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_clock_divider/f_clk_reg/Q
                         net (fo=9, routed)           0.180     1.771    U_clock_divider/CLK
    SLICE_X9Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  U_clock_divider/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_clock_divider/f_clk_i_1_n_0
    SLICE_X9Y46          FDCE                                         r  U_clock_divider/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y46          FDCE                                         r  U_clock_divider/f_clk_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y46          FDCE (Hold_fdce_C_D)         0.091     1.540    U_clock_divider/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.989%)  route 0.247ns (57.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.449    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U_clock_divider/f_count_reg[0]/Q
                         net (fo=3, routed)           0.247     1.837    U_clock_divider/f_count[0]
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  U_clock_divider/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_clock_divider/f_count_0[0]
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[0]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.092     1.541    U_clock_divider/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.232ns (40.101%)  route 0.347ns (59.899%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_clock_divider/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.736    U_clock_divider/f_count[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          0.199     1.981    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I1_O)        0.046     2.027 r  U_clock_divider/f_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.027    U_clock_divider/f_count_0[7]
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[7]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y43          FDCE (Hold_fdce_C_D)         0.107     1.572    U_clock_divider/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.997%)  route 0.347ns (60.003%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_clock_divider/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.736    U_clock_divider/f_count[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          0.199     1.981    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y43          LUT4 (Prop_lut4_I1_O)        0.045     2.026 r  U_clock_divider/f_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_clock_divider/f_count_0[5]
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y43          FDCE                                         r  U_clock_divider/f_count_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y43          FDCE (Hold_fdce_C_D)         0.091     1.556    U_clock_divider/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.234ns (40.515%)  route 0.344ns (59.485%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_clock_divider/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.736    U_clock_divider/f_count[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          0.196     1.978    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.048     2.026 r  U_clock_divider/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_clock_divider/f_count_0[3]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     1.962    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.107     1.555    U_clock_divider/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.235ns (40.548%)  route 0.345ns (59.452%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_clock_divider/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.736    U_clock_divider/f_count[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          0.197     1.979    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.049     2.028 r  U_clock_divider/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.028    U_clock_divider/f_count_0[4]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     1.962    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.107     1.555    U_clock_divider/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.235ns (38.857%)  route 0.370ns (61.143%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.449    U_clock_divider/f_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  U_clock_divider/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U_clock_divider/f_count_reg[10]/Q
                         net (fo=2, routed)           0.201     1.791    U_clock_divider/f_count[10]
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  U_clock_divider/f_count[30]_i_4/O
                         net (fo=31, routed)          0.169     2.005    U_clock_divider/f_count[30]_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I2_O)        0.049     2.054 r  U_clock_divider/f_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.054    U_clock_divider/f_count_0[16]
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[16]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.107     1.572    U_clock_divider/f_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.205%)  route 0.344ns (59.795%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_clock_divider/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.736    U_clock_divider/f_count[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          0.196     1.978    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.045     2.023 r  U_clock_divider/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.023    U_clock_divider/f_count_0[1]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     1.962    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.091     1.539    U_clock_divider/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.135%)  route 0.345ns (59.865%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.448    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  U_clock_divider/f_count_reg[1]/Q
                         net (fo=2, routed)           0.147     1.736    U_clock_divider/f_count[1]
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  U_clock_divider/f_count[30]_i_3/O
                         net (fo=31, routed)          0.197     1.979    U_clock_divider/f_count[30]_i_3_n_0
    SLICE_X9Y42          LUT4 (Prop_lut4_I1_O)        0.045     2.024 r  U_clock_divider/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.024    U_clock_divider/f_count_0[2]
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     1.962    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.092     1.540    U_clock_divider/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 U_clock_divider/f_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_divider/f_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.449%)  route 0.370ns (61.551%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.449    U_clock_divider/f_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  U_clock_divider/f_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U_clock_divider/f_count_reg[10]/Q
                         net (fo=2, routed)           0.201     1.791    U_clock_divider/f_count[10]
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  U_clock_divider/f_count[30]_i_4/O
                         net (fo=31, routed)          0.169     2.005    U_clock_divider/f_count[30]_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I2_O)        0.045     2.050 r  U_clock_divider/f_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.050    U_clock_divider/f_count_0[14]
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[14]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.092     1.557    U_clock_divider/f_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y46    U_clock_divider/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y45    U_clock_divider/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y44    U_clock_divider/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y44    U_clock_divider/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y44    U_clock_divider/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y45    U_clock_divider/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y45    U_clock_divider/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y45    U_clock_divider/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y45    U_clock_divider/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    U_clock_divider/f_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    U_clock_divider/f_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y45    U_clock_divider/f_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y45    U_clock_divider/f_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    U_clock_divider/f_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y46    U_clock_divider/f_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y45    U_clock_divider/f_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y45    U_clock_divider/f_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y44    U_clock_divider/f_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 4.101ns (42.560%)  route 5.535ns (57.440%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[6]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_thunderbird_fsm/f_Q_reg[6]/Q
                         net (fo=4, routed)           1.092     1.548    U_thunderbird_fsm/f_Q_reg_n_0_[6]
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.124     1.672 r  U_thunderbird_fsm/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.443     6.115    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.637 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.637    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 4.413ns (47.337%)  route 4.910ns (52.663%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[0]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_thunderbird_fsm/f_Q_reg[0]/Q
                         net (fo=7, routed)           0.831     1.349    U_thunderbird_fsm/f_Q_reg_n_0_[0]
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.157     1.506 r  U_thunderbird_fsm/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.079     5.585    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.738     9.323 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.323    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 4.157ns (50.580%)  route 4.062ns (49.420%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[0]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_thunderbird_fsm/f_Q_reg[0]/Q
                         net (fo=7, routed)           0.831     1.349    U_thunderbird_fsm/f_Q_reg_n_0_[0]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.124     1.473 r  U_thunderbird_fsm/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.231     4.704    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.219 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.219    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.375ns (53.373%)  route 3.822ns (46.627%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[0]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_thunderbird_fsm/f_Q_reg[0]/Q
                         net (fo=7, routed)           0.648     1.166    U_thunderbird_fsm/f_Q_reg_n_0_[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.150     1.316 r  U_thunderbird_fsm/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.174     4.490    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.197 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.197    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 4.081ns (54.289%)  route 3.436ns (45.711%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[2]/C
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_thunderbird_fsm/f_Q_reg[2]/Q
                         net (fo=3, routed)           0.979     1.435    U_thunderbird_fsm/p_4_in
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.124     1.559 r  U_thunderbird_fsm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.457     4.016    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.517 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.517    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.338ns (60.364%)  route 2.848ns (39.636%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[2]/C
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_thunderbird_fsm/f_Q_reg[2]/Q
                         net (fo=3, routed)           0.979     1.435    U_thunderbird_fsm/p_4_in
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.150     1.585 r  U_thunderbird_fsm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.870     3.454    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     7.186 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.186    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            U_thunderbird_fsm/f_Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 1.606ns (33.584%)  route 3.176ns (66.416%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.176     4.633    U_thunderbird_fsm/sw_IBUF[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.150     4.783 r  U_thunderbird_fsm/f_Q[4]_i_1/O
                         net (fo=1, routed)           0.000     4.783    U_thunderbird_fsm/f_Q_next[4]
    SLICE_X6Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            U_thunderbird_fsm/f_Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.757ns  (logic 1.580ns (33.221%)  route 3.176ns (66.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.176     4.633    U_thunderbird_fsm/sw_IBUF[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.124     4.757 r  U_thunderbird_fsm/f_Q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.757    U_thunderbird_fsm/f_Q_next[0]
    SLICE_X6Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            U_thunderbird_fsm/f_Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 1.580ns (33.291%)  route 3.166ns (66.709%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.166     4.623    U_thunderbird_fsm/sw_IBUF[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.124     4.747 r  U_thunderbird_fsm/f_Q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.747    U_thunderbird_fsm/f_Q_next[1]
    SLICE_X6Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            U_thunderbird_fsm/f_Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.359ns  (logic 1.580ns (36.255%)  route 2.778ns (63.745%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           2.778     4.235    U_thunderbird_fsm/sw_IBUF[1]
    SLICE_X6Y47          LUT6 (Prop_lut6_I3_O)        0.124     4.359 r  U_thunderbird_fsm/f_Q[7]_i_1/O
                         net (fo=1, routed)           0.000     4.359    U_thunderbird_fsm/f_Q_next[7]
    SLICE_X6Y47          FDSE                                         r  U_thunderbird_fsm/f_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_thunderbird_fsm/f_Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[6]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_thunderbird_fsm/f_Q_reg[6]/Q
                         net (fo=4, routed)           0.066     0.207    U_thunderbird_fsm/f_Q_reg_n_0_[6]
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.252 r  U_thunderbird_fsm/f_Q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.252    U_thunderbird_fsm/f_Q_next[7]
    SLICE_X6Y47          FDSE                                         r  U_thunderbird_fsm/f_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_thunderbird_fsm/f_Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.802%)  route 0.115ns (41.198%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[1]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U_thunderbird_fsm/f_Q_reg[1]/Q
                         net (fo=2, routed)           0.115     0.279    U_thunderbird_fsm/p_3_in
    SLICE_X4Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_thunderbird_fsm/f_Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[4]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U_thunderbird_fsm/f_Q_reg[4]/Q
                         net (fo=2, routed)           0.134     0.282    U_thunderbird_fsm/p_5_in
    SLICE_X7Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_thunderbird_fsm/f_Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.236%)  route 0.185ns (56.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[2]/C
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_thunderbird_fsm/f_Q_reg[2]/Q
                         net (fo=3, routed)           0.185     0.326    U_thunderbird_fsm/p_4_in
    SLICE_X4Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_thunderbird_fsm/f_Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.930%)  route 0.212ns (60.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[5]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U_thunderbird_fsm/f_Q_reg[5]/Q
                         net (fo=3, routed)           0.212     0.353    U_thunderbird_fsm/p_6_in
    SLICE_X7Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            U_thunderbird_fsm/f_Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (55.985%)  route 0.164ns (44.015%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDSE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[7]/C
    SLICE_X6Y47          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  U_thunderbird_fsm/f_Q_reg[7]/Q
                         net (fo=4, routed)           0.164     0.328    U_thunderbird_fsm/p_0_in
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.045     0.373 r  U_thunderbird_fsm/f_Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    U_thunderbird_fsm/f_Q_next[0]
    SLICE_X6Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            U_thunderbird_fsm/f_Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.212ns (56.336%)  route 0.164ns (43.664%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDSE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[7]/C
    SLICE_X6Y47          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  U_thunderbird_fsm/f_Q_reg[7]/Q
                         net (fo=4, routed)           0.164     0.328    U_thunderbird_fsm/p_0_in
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.048     0.376 r  U_thunderbird_fsm/f_Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.376    U_thunderbird_fsm/f_Q_next[4]
    SLICE_X6Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_thunderbird_fsm/f_Q_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            U_thunderbird_fsm/f_Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.209ns (55.392%)  route 0.168ns (44.608%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDSE                         0.000     0.000 r  U_thunderbird_fsm/f_Q_reg[7]/C
    SLICE_X6Y47          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  U_thunderbird_fsm/f_Q_reg[7]/Q
                         net (fo=4, routed)           0.168     0.332    U_thunderbird_fsm/p_0_in
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  U_thunderbird_fsm/f_Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    U_thunderbird_fsm/f_Q_next[1]
    SLICE_X6Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_thunderbird_fsm/f_Q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.219ns (22.946%)  route 0.737ns (77.054%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.737     0.956    U_thunderbird_fsm/SS[0]
    SLICE_X4Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_thunderbird_fsm/f_Q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.219ns (22.946%)  route 0.737ns (77.054%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.737     0.956    U_thunderbird_fsm/SS[0]
    SLICE_X4Y47          FDRE                                         r  U_thunderbird_fsm/f_Q_reg[3]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.451ns (36.839%)  route 2.488ns (63.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.488     3.939    U_clock_divider/AR[0]
    SLICE_X9Y48          FDCE                                         f  U_clock_divider/f_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[25]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.451ns (36.839%)  route 2.488ns (63.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.488     3.939    U_clock_divider/AR[0]
    SLICE_X9Y48          FDCE                                         f  U_clock_divider/f_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[26]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.451ns (36.839%)  route 2.488ns (63.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.488     3.939    U_clock_divider/AR[0]
    SLICE_X9Y48          FDCE                                         f  U_clock_divider/f_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[27]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.451ns (36.839%)  route 2.488ns (63.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.488     3.939    U_clock_divider/AR[0]
    SLICE_X9Y48          FDCE                                         f  U_clock_divider/f_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[28]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.451ns (36.839%)  route 2.488ns (63.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.488     3.939    U_clock_divider/AR[0]
    SLICE_X9Y48          FDCE                                         f  U_clock_divider/f_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[29]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.451ns (36.839%)  route 2.488ns (63.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.488     3.939    U_clock_divider/AR[0]
    SLICE_X9Y48          FDCE                                         f  U_clock_divider/f_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.451     4.792    U_clock_divider/f_clk_reg_0
    SLICE_X9Y48          FDCE                                         r  U_clock_divider/f_count_reg[30]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.451ns (36.862%)  route 2.486ns (63.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.486     3.937    U_clock_divider/AR[0]
    SLICE_X9Y42          FDCE                                         f  U_clock_divider/f_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449     4.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.451ns (36.862%)  route 2.486ns (63.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.486     3.937    U_clock_divider/AR[0]
    SLICE_X9Y42          FDCE                                         f  U_clock_divider/f_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449     4.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.451ns (36.862%)  route 2.486ns (63.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.486     3.937    U_clock_divider/AR[0]
    SLICE_X9Y42          FDCE                                         f  U_clock_divider/f_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449     4.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.937ns  (logic 1.451ns (36.862%)  route 2.486ns (63.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          2.486     3.937    U_clock_divider/AR[0]
    SLICE_X9Y42          FDCE                                         f  U_clock_divider/f_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.449     4.790    U_clock_divider/f_clk_reg_0
    SLICE_X9Y42          FDCE                                         r  U_clock_divider/f_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.219ns (20.227%)  route 0.865ns (79.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.865     1.085    U_clock_divider/AR[0]
    SLICE_X9Y45          FDCE                                         f  U_clock_divider/f_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.219ns (20.227%)  route 0.865ns (79.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.865     1.085    U_clock_divider/AR[0]
    SLICE_X9Y45          FDCE                                         f  U_clock_divider/f_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[13]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.219ns (20.227%)  route 0.865ns (79.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.865     1.085    U_clock_divider/AR[0]
    SLICE_X9Y45          FDCE                                         f  U_clock_divider/f_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[14]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.219ns (20.227%)  route 0.865ns (79.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.865     1.085    U_clock_divider/AR[0]
    SLICE_X9Y45          FDCE                                         f  U_clock_divider/f_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[15]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.219ns (20.227%)  route 0.865ns (79.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.865     1.085    U_clock_divider/AR[0]
    SLICE_X9Y45          FDCE                                         f  U_clock_divider/f_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y45          FDCE                                         r  U_clock_divider/f_count_reg[16]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.219ns (19.270%)  route 0.919ns (80.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.919     1.138    U_clock_divider/AR[0]
    SLICE_X9Y44          FDCE                                         f  U_clock_divider/f_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  U_clock_divider/f_count_reg[10]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.219ns (19.270%)  route 0.919ns (80.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.919     1.138    U_clock_divider/AR[0]
    SLICE_X9Y44          FDCE                                         f  U_clock_divider/f_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  U_clock_divider/f_count_reg[11]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.219ns (19.270%)  route 0.919ns (80.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.919     1.138    U_clock_divider/AR[0]
    SLICE_X9Y44          FDCE                                         f  U_clock_divider/f_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  U_clock_divider/f_count_reg[12]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.219ns (19.270%)  route 0.919ns (80.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.919     1.138    U_clock_divider/AR[0]
    SLICE_X9Y44          FDCE                                         f  U_clock_divider/f_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y44          FDCE                                         r  U_clock_divider/f_count_reg[9]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            U_clock_divider/f_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.219ns (19.112%)  route 0.928ns (80.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=40, routed)          0.928     1.148    U_clock_divider/AR[0]
    SLICE_X9Y46          FDCE                                         f  U_clock_divider/f_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     1.963    U_clock_divider/f_clk_reg_0
    SLICE_X9Y46          FDCE                                         r  U_clock_divider/f_clk_reg/C





