// Seed: 4036294954
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wire id_9,
    input wor module_0
);
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    input  wand id_0,
    input  wire _id_1,
    output wor  id_2
);
  assign id_2 = 1;
  wire [id_1 : 1  -  id_1] id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_9 = 0;
  wire id_5;
  bufif1 primCall (id_2, id_4, id_0);
endmodule
