// Seed: 2773938170
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_4 = {1{-1'b0}};
  wire id_5;
  wor  id_6 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
  logic [7:0] id_4;
  assign {id_1, id_2} = {id_4{id_4[1 : 1'b0] >= id_2}} << id_2;
  assign id_4 = id_1;
  wire [-1 'd0 : -1] id_5;
  struct packed {logic [id_2 : -1] id_6;} [-1 : 1] id_7 = 1 < -1;
endmodule
