verilog xil_defaultlib  \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_0_0/sim/subtractor_4_bit_xor_generic_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/src/half_adder_xlconcat_0_0/sim/half_adder_xlconcat_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/half_adder_AND_generic_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/half_adder_xor_generic_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/half_adder.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_0_0/sim/full_adder_half_adder_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_xlconcat_0_0/sim/full_adder_xlconcat_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/src/full_adder_half_adder_1_0/sim/full_adder_half_adder_1_0.v" \
"../../../bd/subtractor_4_bit/ipshared/c271/sim/full_adder_OR_generic_0_0.v" \
"../../../bd/subtractor_4_bit/ipshared/c271/sim/full_adder.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_0_0/sim/subtractor_4_bit_full_adder_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlconstant_0_0/sim/subtractor_4_bit_xlconstant_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlslice_0_0/sim/subtractor_4_bit_xlslice_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_1_0/sim/subtractor_4_bit_full_adder_1_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_1_0/sim/subtractor_4_bit_xor_generic_1_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlslice_0_3/sim/subtractor_4_bit_xlslice_0_3.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_bslice_0_0/sim/subtractor_4_bit_bslice_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_bslice_0_1/sim/subtractor_4_bit_bslice_0_1.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_bslice_0_2/sim/subtractor_4_bit_bslice_0_2.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_aslice_0_0/sim/subtractor_4_bit_aslice_0_0.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_aslice_0_1/sim/subtractor_4_bit_aslice_0_1.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_aslice_0_2/sim/subtractor_4_bit_aslice_0_2.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_1_1/sim/subtractor_4_bit_xor_generic_1_1.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xor_generic_1_2/sim/subtractor_4_bit_xor_generic_1_2.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_1_1/sim/subtractor_4_bit_full_adder_1_1.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_full_adder_1_2/sim/subtractor_4_bit_full_adder_1_2.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_xlconcat_0_0/sim/subtractor_4_bit_xlconcat_0_0.v" \
"../../../bd/subtractor_4_bit/sim/subtractor_4_bit.v" \
"../../../bd/subtractor_4_bit/ip/subtractor_4_bit_NOT_gate_0_0/sim/subtractor_4_bit_NOT_gate_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
