# Basic Configuration for Verilog Datapath Generator
# This configuration generates a simple datapath for basic synthesis testing

# Random seed (for reproducibility)
seed = 42

# Module properties
module_name = basic_datapath
num_inputs = 8
num_outputs = 4

# Signal widths
input_width_min = 8
input_width_max = 16
output_width_min = 8
output_width_max = 16

# Datapath complexity
num_operations = 30
max_depth = 5
num_pipeline_stages = 0

# Operation weights (sum should be > 0, will be normalized)
weight_arithmetic = 0.4
weight_logical = 0.2
weight_comparison = 0.1
weight_shift = 0.15
weight_mux = 0.1
weight_concat = 0.03
weight_reduction = 0.02

# Output options
output_file = basic_datapath.v
verbose = true
