// Seed: 3381298782
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output tri id_2,
    output wor id_3,
    output tri1 id_4,
    inout tri0 id_5,
    output tri0 id_6,
    input wire id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10
    , id_24,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    output tri1 id_15,
    output tri0 id_16,
    output wor id_17,
    output tri0 id_18,
    input wire id_19,
    input wor id_20#(
        .id_25(1),
        .id_26(1),
        .id_27(1)
    ),
    input wire id_21,
    input tri1 id_22
);
  wire id_28;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5
    , id_26,
    input tri id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11,
    output wire id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15,
    input tri1 id_16,
    input tri0 id_17,
    output supply1 id_18,
    output tri id_19,
    input uwire id_20
    , id_27,
    input tri0 id_21
    , id_28,
    input supply0 id_22,
    input wand id_23,
    input wire id_24
);
  id_29(
      1, 1, 1'b0, id_4, id_14, 1, id_28, 1 == 1
  );
  wire id_30;
  module_0 modCall_1 (
      id_19,
      id_28,
      id_27,
      id_26,
      id_28,
      id_26,
      id_26,
      id_4,
      id_17,
      id_27,
      id_14,
      id_9,
      id_3,
      id_2,
      id_28,
      id_12,
      id_7,
      id_7,
      id_19,
      id_5,
      id_24,
      id_8,
      id_15
  );
endmodule
