[0m[[0minfo[0m] [0mLoading project definition from /local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/project[0m
[0m[[0minfo[0m] [0mSet current project to plasticine (in build file:/local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/)[0m
[0m[[0minfo[0m] [0mRunning plasticine.templates.MultiMemoryUnitTest end --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MultiMemoryUnitTest/ --test --backend v[0m
[[35minfo[0m] [1.988] // COMPILING < (class plasticine.templates.MultiMemoryUnitTester)>(8)
[[35minfo[0m] [2.620] giving names
[[35minfo[0m] [2.919] executing custom transforms
[[35minfo[0m] [2.920] convert masked writes of inline mems
[[35minfo[0m] [2.973] adding clocks and resets
[[35minfo[0m] [3.054] inferring widths
[[35minfo[0m] [3.210] checking widths
[[35minfo[0m] [3.293] lowering complex nodes to primitives
[[35minfo[0m] [3.369] removing type nodes
[[35minfo[0m] [3.440] compiling 16349 nodes
[[35minfo[0m] [3.440] computing memory ports
[[35minfo[0m] [3.498] resolving nodes to the components
[[35minfo[0m] [3.838] creating clock domains
[[35minfo[0m] [3.879] pruning unconnected IOs
[[35minfo[0m] [3.897] checking for combinational loops
[[35minfo[0m] [4.137] NO COMBINATIONAL LOOP FOUND
[[35minfo[0m] [4.363] COMPILING <DRAMSimulator (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [4.366] COMPILING <DRAMSimulator_1 (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [4.366] 	2 components
[[35minfo[0m] [4.366] COMPILING <DRAMSimulator_2 (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [4.366] 	3 components
[[35minfo[0m] [4.366] COMPILING <DRAMSimulator_3 (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [4.367] 	4 components
[[35minfo[0m] [4.367] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.367] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.367] 	2 components
[[35minfo[0m] [4.367] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.367] 	3 components
[[35minfo[0m] [4.367] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.368] 	4 components
[[35minfo[0m] [4.368] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.368] 	5 components
[[35minfo[0m] [4.368] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.368] 	6 components
[[35minfo[0m] [4.368] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.368] 	7 components
[[35minfo[0m] [4.369] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.369] 	8 components
[[35minfo[0m] [4.369] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.369] 	9 components
[[35minfo[0m] [4.369] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.369] 	10 components
[[35minfo[0m] [4.369] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.369] 	11 components
[[35minfo[0m] [4.370] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.370] 	12 components
[[35minfo[0m] [4.370] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.370] 	13 components
[[35minfo[0m] [4.370] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.370] 	14 components
[[35minfo[0m] [4.370] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.370] 	15 components
[[35minfo[0m] [4.370] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.371] 	16 components
[[35minfo[0m] [4.371] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.385] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.388] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.388] 	17 components
[[35minfo[0m] [4.388] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.388] 	18 components
[[35minfo[0m] [4.388] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.388] 	19 components
[[35minfo[0m] [4.388] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.389] 	20 components
[[35minfo[0m] [4.389] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.389] 	21 components
[[35minfo[0m] [4.389] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.389] 	22 components
[[35minfo[0m] [4.389] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.389] 	23 components
[[35minfo[0m] [4.389] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.390] 	24 components
[[35minfo[0m] [4.390] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.390] 	25 components
[[35minfo[0m] [4.390] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.390] 	26 components
[[35minfo[0m] [4.390] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.390] 	27 components
[[35minfo[0m] [4.390] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.391] 	28 components
[[35minfo[0m] [4.391] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.391] 	29 components
[[35minfo[0m] [4.391] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.391] 	30 components
[[35minfo[0m] [4.391] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.391] 	31 components
[[35minfo[0m] [4.391] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.392] 	32 components
[[35minfo[0m] [4.392] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.401] 	2 components
[[35minfo[0m] [4.401] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.402] 	2 components
[[35minfo[0m] [4.402] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.402] 	33 components
[[35minfo[0m] [4.402] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.403] 	34 components
[[35minfo[0m] [4.403] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.403] 	35 components
[[35minfo[0m] [4.403] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.403] 	36 components
[[35minfo[0m] [4.403] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.403] 	37 components
[[35minfo[0m] [4.403] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.404] 	38 components
[[35minfo[0m] [4.404] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.404] 	39 components
[[35minfo[0m] [4.404] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.404] 	40 components
[[35minfo[0m] [4.404] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.404] 	41 components
[[35minfo[0m] [4.405] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.405] 	42 components
[[35minfo[0m] [4.405] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.405] 	43 components
[[35minfo[0m] [4.405] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.405] 	44 components
[[35minfo[0m] [4.405] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.405] 	45 components
[[35minfo[0m] [4.406] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.406] 	46 components
[[35minfo[0m] [4.406] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.406] 	47 components
[[35minfo[0m] [4.406] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.406] 	48 components
[[35minfo[0m] [4.406] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.409] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.410] 	3 components
[[35minfo[0m] [4.410] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.410] 	49 components
[[35minfo[0m] [4.411] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.411] 	50 components
[[35minfo[0m] [4.411] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.411] 	51 components
[[35minfo[0m] [4.411] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.411] 	52 components
[[35minfo[0m] [4.411] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.411] 	53 components
[[35minfo[0m] [4.412] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.412] 	54 components
[[35minfo[0m] [4.412] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.412] 	55 components
[[35minfo[0m] [4.412] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.412] 	56 components
[[35minfo[0m] [4.412] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.412] 	57 components
[[35minfo[0m] [4.413] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.413] 	58 components
[[35minfo[0m] [4.413] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.413] 	59 components
[[35minfo[0m] [4.413] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.413] 	60 components
[[35minfo[0m] [4.413] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.413] 	61 components
[[35minfo[0m] [4.414] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.414] 	62 components
[[35minfo[0m] [4.414] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.414] 	63 components
[[35minfo[0m] [4.414] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.414] 	64 components
[[35minfo[0m] [4.414] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.418] 	3 components
[[35minfo[0m] [4.418] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.419] 	4 components
[[35minfo[0m] [4.419] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.420] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.421] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.421] 	65 components
[[35minfo[0m] [4.421] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.421] 	66 components
[[35minfo[0m] [4.421] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.421] 	67 components
[[35minfo[0m] [4.421] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.422] 	68 components
[[35minfo[0m] [4.422] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.422] 	69 components
[[35minfo[0m] [4.422] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.422] 	70 components
[[35minfo[0m] [4.422] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.422] 	71 components
[[35minfo[0m] [4.422] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.423] 	72 components
[[35minfo[0m] [4.423] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.423] 	73 components
[[35minfo[0m] [4.423] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.423] 	74 components
[[35minfo[0m] [4.423] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.423] 	75 components
[[35minfo[0m] [4.424] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.424] 	76 components
[[35minfo[0m] [4.424] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.424] 	77 components
[[35minfo[0m] [4.424] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.424] 	78 components
[[35minfo[0m] [4.424] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.424] 	79 components
[[35minfo[0m] [4.425] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.425] 	80 components
[[35minfo[0m] [4.425] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.427] 	4 components
[[35minfo[0m] [4.428] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.428] 	5 components
[[35minfo[0m] [4.428] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.428] 	81 components
[[35minfo[0m] [4.429] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.429] 	82 components
[[35minfo[0m] [4.429] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.429] 	83 components
[[35minfo[0m] [4.429] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.429] 	84 components
[[35minfo[0m] [4.429] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.429] 	85 components
[[35minfo[0m] [4.430] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.430] 	86 components
[[35minfo[0m] [4.430] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.430] 	87 components
[[35minfo[0m] [4.430] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.430] 	88 components
[[35minfo[0m] [4.430] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.430] 	89 components
[[35minfo[0m] [4.430] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.431] 	90 components
[[35minfo[0m] [4.431] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.431] 	91 components
[[35minfo[0m] [4.431] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.431] 	92 components
[[35minfo[0m] [4.431] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.431] 	93 components
[[35minfo[0m] [4.431] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.432] 	94 components
[[35minfo[0m] [4.432] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.432] 	95 components
[[35minfo[0m] [4.432] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.432] 	96 components
[[35minfo[0m] [4.432] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.435] 	5 components
[[35minfo[0m] [4.435] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.435] 	6 components
[[35minfo[0m] [4.436] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.436] 	97 components
[[35minfo[0m] [4.436] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.436] 	98 components
[[35minfo[0m] [4.436] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.436] 	99 components
[[35minfo[0m] [4.436] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.436] 	100 components
[[35minfo[0m] [4.437] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.437] 	101 components
[[35minfo[0m] [4.437] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.437] 	102 components
[[35minfo[0m] [4.437] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.437] 	103 components
[[35minfo[0m] [4.437] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.437] 	104 components
[[35minfo[0m] [4.438] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.438] 	105 components
[[35minfo[0m] [4.438] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.438] 	106 components
[[35minfo[0m] [4.438] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.438] 	107 components
[[35minfo[0m] [4.438] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.438] 	108 components
[[35minfo[0m] [4.438] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.439] 	109 components
[[35minfo[0m] [4.439] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.439] 	110 components
[[35minfo[0m] [4.439] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.439] 	111 components
[[35minfo[0m] [4.439] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.439] 	112 components
[[35minfo[0m] [4.439] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.442] 	2 components
[[35minfo[0m] [4.442] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.443] 	7 components
[[35minfo[0m] [4.443] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.443] 	113 components
[[35minfo[0m] [4.443] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.443] 	114 components
[[35minfo[0m] [4.443] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.443] 	115 components
[[35minfo[0m] [4.443] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.444] 	116 components
[[35minfo[0m] [4.444] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.444] 	117 components
[[35minfo[0m] [4.444] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.444] 	118 components
[[35minfo[0m] [4.444] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.444] 	119 components
[[35minfo[0m] [4.444] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.445] 	120 components
[[35minfo[0m] [4.445] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.445] 	121 components
[[35minfo[0m] [4.445] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.445] 	122 components
[[35minfo[0m] [4.445] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.445] 	123 components
[[35minfo[0m] [4.445] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.445] 	124 components
[[35minfo[0m] [4.446] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.446] 	125 components
[[35minfo[0m] [4.446] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.446] 	126 components
[[35minfo[0m] [4.446] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.446] 	127 components
[[35minfo[0m] [4.446] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.446] 	128 components
[[35minfo[0m] [4.447] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.449] 	6 components
[[35minfo[0m] [4.449] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.450] 	8 components
[[35minfo[0m] [4.450] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.451] 	2 components
[[35minfo[0m] [4.451] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.451] 	2 components
[[35minfo[0m] [4.452] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.452] 	129 components
[[35minfo[0m] [4.452] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.452] 	130 components
[[35minfo[0m] [4.452] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.452] 	131 components
[[35minfo[0m] [4.452] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.452] 	132 components
[[35minfo[0m] [4.453] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.453] 	133 components
[[35minfo[0m] [4.453] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.453] 	134 components
[[35minfo[0m] [4.453] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.453] 	135 components
[[35minfo[0m] [4.453] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.453] 	136 components
[[35minfo[0m] [4.453] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.454] 	137 components
[[35minfo[0m] [4.454] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.454] 	138 components
[[35minfo[0m] [4.454] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.454] 	139 components
[[35minfo[0m] [4.454] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.454] 	140 components
[[35minfo[0m] [4.454] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.455] 	141 components
[[35minfo[0m] [4.455] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.455] 	142 components
[[35minfo[0m] [4.455] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.455] 	143 components
[[35minfo[0m] [4.455] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.455] 	144 components
[[35minfo[0m] [4.455] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.458] 	7 components
[[35minfo[0m] [4.458] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.459] 	9 components
[[35minfo[0m] [4.459] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.459] 	145 components
[[35minfo[0m] [4.459] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.459] 	146 components
[[35minfo[0m] [4.459] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.459] 	147 components
[[35minfo[0m] [4.459] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.460] 	148 components
[[35minfo[0m] [4.460] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.460] 	149 components
[[35minfo[0m] [4.460] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.460] 	150 components
[[35minfo[0m] [4.460] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.460] 	151 components
[[35minfo[0m] [4.460] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.460] 	152 components
[[35minfo[0m] [4.461] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.461] 	153 components
[[35minfo[0m] [4.461] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.461] 	154 components
[[35minfo[0m] [4.461] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.461] 	155 components
[[35minfo[0m] [4.461] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.461] 	156 components
[[35minfo[0m] [4.462] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.462] 	157 components
[[35minfo[0m] [4.462] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.462] 	158 components
[[35minfo[0m] [4.462] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.462] 	159 components
[[35minfo[0m] [4.462] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.462] 	160 components
[[35minfo[0m] [4.462] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.465] 	8 components
[[35minfo[0m] [4.465] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.466] 	10 components
[[35minfo[0m] [4.466] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.466] 	161 components
[[35minfo[0m] [4.466] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.466] 	162 components
[[35minfo[0m] [4.466] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.466] 	163 components
[[35minfo[0m] [4.467] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.467] 	164 components
[[35minfo[0m] [4.467] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.467] 	165 components
[[35minfo[0m] [4.467] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.467] 	166 components
[[35minfo[0m] [4.467] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.467] 	167 components
[[35minfo[0m] [4.467] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.468] 	168 components
[[35minfo[0m] [4.468] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.468] 	169 components
[[35minfo[0m] [4.468] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.468] 	170 components
[[35minfo[0m] [4.468] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.468] 	171 components
[[35minfo[0m] [4.468] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.469] 	172 components
[[35minfo[0m] [4.469] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.469] 	173 components
[[35minfo[0m] [4.469] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.469] 	174 components
[[35minfo[0m] [4.469] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.469] 	175 components
[[35minfo[0m] [4.469] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.469] 	176 components
[[35minfo[0m] [4.470] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.472] 	3 components
[[35minfo[0m] [4.472] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.472] 	11 components
[[35minfo[0m] [4.472] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.473] 	177 components
[[35minfo[0m] [4.473] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.473] 	178 components
[[35minfo[0m] [4.473] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.473] 	179 components
[[35minfo[0m] [4.473] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.473] 	180 components
[[35minfo[0m] [4.473] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.473] 	181 components
[[35minfo[0m] [4.474] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.474] 	182 components
[[35minfo[0m] [4.474] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.474] 	183 components
[[35minfo[0m] [4.474] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.474] 	184 components
[[35minfo[0m] [4.474] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.474] 	185 components
[[35minfo[0m] [4.475] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.475] 	186 components
[[35minfo[0m] [4.475] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.475] 	187 components
[[35minfo[0m] [4.475] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.475] 	188 components
[[35minfo[0m] [4.475] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.475] 	189 components
[[35minfo[0m] [4.475] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.476] 	190 components
[[35minfo[0m] [4.476] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.476] 	191 components
[[35minfo[0m] [4.476] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.476] 	192 components
[[35minfo[0m] [4.476] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.478] 	9 components
[[35minfo[0m] [4.478] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.479] 	12 components
[[35minfo[0m] [4.479] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.480] 	3 components
[[35minfo[0m] [4.480] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.480] 	3 components
[[35minfo[0m] [4.480] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.480] 	193 components
[[35minfo[0m] [4.481] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.481] 	194 components
[[35minfo[0m] [4.481] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.481] 	195 components
[[35minfo[0m] [4.481] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.481] 	196 components
[[35minfo[0m] [4.481] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.481] 	197 components
[[35minfo[0m] [4.482] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.482] 	198 components
[[35minfo[0m] [4.482] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.482] 	199 components
[[35minfo[0m] [4.482] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.482] 	200 components
[[35minfo[0m] [4.482] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.482] 	201 components
[[35minfo[0m] [4.482] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.483] 	202 components
[[35minfo[0m] [4.483] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.483] 	203 components
[[35minfo[0m] [4.483] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.483] 	204 components
[[35minfo[0m] [4.483] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.483] 	205 components
[[35minfo[0m] [4.483] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.484] 	206 components
[[35minfo[0m] [4.484] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.484] 	207 components
[[35minfo[0m] [4.484] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.484] 	208 components
[[35minfo[0m] [4.484] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.486] 	10 components
[[35minfo[0m] [4.486] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.487] 	13 components
[[35minfo[0m] [4.487] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.487] 	209 components
[[35minfo[0m] [4.487] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.487] 	210 components
[[35minfo[0m] [4.487] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.487] 	211 components
[[35minfo[0m] [4.487] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.488] 	212 components
[[35minfo[0m] [4.488] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.488] 	213 components
[[35minfo[0m] [4.488] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.488] 	214 components
[[35minfo[0m] [4.488] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.488] 	215 components
[[35minfo[0m] [4.488] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.488] 	216 components
[[35minfo[0m] [4.489] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.489] 	217 components
[[35minfo[0m] [4.489] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.489] 	218 components
[[35minfo[0m] [4.489] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.489] 	219 components
[[35minfo[0m] [4.489] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.489] 	220 components
[[35minfo[0m] [4.490] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.490] 	221 components
[[35minfo[0m] [4.490] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.490] 	222 components
[[35minfo[0m] [4.490] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.490] 	223 components
[[35minfo[0m] [4.490] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.490] 	224 components
[[35minfo[0m] [4.490] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.492] 	11 components
[[35minfo[0m] [4.492] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.493] 	14 components
[[35minfo[0m] [4.493] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.493] 	225 components
[[35minfo[0m] [4.493] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.493] 	226 components
[[35minfo[0m] [4.493] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.493] 	227 components
[[35minfo[0m] [4.494] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.494] 	228 components
[[35minfo[0m] [4.494] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.494] 	229 components
[[35minfo[0m] [4.494] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.494] 	230 components
[[35minfo[0m] [4.494] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.494] 	231 components
[[35minfo[0m] [4.494] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.495] 	232 components
[[35minfo[0m] [4.495] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.495] 	233 components
[[35minfo[0m] [4.495] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.495] 	234 components
[[35minfo[0m] [4.495] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.495] 	235 components
[[35minfo[0m] [4.495] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.495] 	236 components
[[35minfo[0m] [4.496] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.496] 	237 components
[[35minfo[0m] [4.496] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.496] 	238 components
[[35minfo[0m] [4.496] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.496] 	239 components
[[35minfo[0m] [4.496] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.496] 	240 components
[[35minfo[0m] [4.496] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.498] 	4 components
[[35minfo[0m] [4.498] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.499] 	15 components
[[35minfo[0m] [4.499] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.499] 	241 components
[[35minfo[0m] [4.499] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.499] 	242 components
[[35minfo[0m] [4.499] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.499] 	243 components
[[35minfo[0m] [4.500] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.500] 	244 components
[[35minfo[0m] [4.500] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.500] 	245 components
[[35minfo[0m] [4.500] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.500] 	246 components
[[35minfo[0m] [4.500] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.500] 	247 components
[[35minfo[0m] [4.500] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.501] 	248 components
[[35minfo[0m] [4.501] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.501] 	249 components
[[35minfo[0m] [4.501] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.501] 	250 components
[[35minfo[0m] [4.501] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.501] 	251 components
[[35minfo[0m] [4.501] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.501] 	252 components
[[35minfo[0m] [4.502] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.502] 	253 components
[[35minfo[0m] [4.502] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.502] 	254 components
[[35minfo[0m] [4.502] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.502] 	255 components
[[35minfo[0m] [4.502] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.502] 	256 components
[[35minfo[0m] [4.502] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.504] 	12 components
[[35minfo[0m] [4.504] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.505] 	16 components
[[35minfo[0m] [4.505] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.505] 	4 components
[[35minfo[0m] [4.506] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [4.506] 	4 components
[[35minfo[0m] [4.506] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.507] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.507] 	2 components
[[35minfo[0m] [4.507] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.508] 	3 components
[[35minfo[0m] [4.508] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.509] 	4 components
[[35minfo[0m] [4.509] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.510] 	5 components
[[35minfo[0m] [4.510] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.511] 	6 components
[[35minfo[0m] [4.511] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.511] 	7 components
[[35minfo[0m] [4.511] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.512] 	8 components
[[35minfo[0m] [4.512] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.513] 	9 components
[[35minfo[0m] [4.513] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.514] 	10 components
[[35minfo[0m] [4.514] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.515] 	11 components
[[35minfo[0m] [4.515] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.515] 	12 components
[[35minfo[0m] [4.516] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.516] 	13 components
[[35minfo[0m] [4.516] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.517] 	14 components
[[35minfo[0m] [4.517] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.518] 	15 components
[[35minfo[0m] [4.518] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [4.519] 	16 components
[[35minfo[0m] [4.519] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.519] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.520] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.520] 	2 components
[[35minfo[0m] [4.521] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.521] 	2 components
[[35minfo[0m] [4.521] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.522] 	3 components
[[35minfo[0m] [4.522] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.523] 	3 components
[[35minfo[0m] [4.523] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.524] 	4 components
[[35minfo[0m] [4.524] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.524] 	4 components
[[35minfo[0m] [4.524] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.525] 	5 components
[[35minfo[0m] [4.525] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.526] 	5 components
[[35minfo[0m] [4.526] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.527] 	6 components
[[35minfo[0m] [4.527] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.527] 	6 components
[[35minfo[0m] [4.528] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.528] 	7 components
[[35minfo[0m] [4.528] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.529] 	7 components
[[35minfo[0m] [4.529] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.529] 	8 components
[[35minfo[0m] [4.529] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.530] 	8 components
[[35minfo[0m] [4.530] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.530] 	9 components
[[35minfo[0m] [4.530] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.531] 	9 components
[[35minfo[0m] [4.531] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.531] 	10 components
[[35minfo[0m] [4.532] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.532] 	10 components
[[35minfo[0m] [4.532] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.533] 	11 components
[[35minfo[0m] [4.533] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.533] 	11 components
[[35minfo[0m] [4.533] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.534] 	12 components
[[35minfo[0m] [4.534] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.534] 	12 components
[[35minfo[0m] [4.534] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.535] 	13 components
[[35minfo[0m] [4.535] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.535] 	13 components
[[35minfo[0m] [4.536] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.536] 	14 components
[[35minfo[0m] [4.536] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.537] 	14 components
[[35minfo[0m] [4.537] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.537] 	15 components
[[35minfo[0m] [4.537] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.538] 	15 components
[[35minfo[0m] [4.538] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.538] 	16 components
[[35minfo[0m] [4.538] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.539] 	16 components
[[35minfo[0m] [4.539] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.539] 	17 components
[[35minfo[0m] [4.540] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.540] 	17 components
[[35minfo[0m] [4.540] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.541] 	18 components
[[35minfo[0m] [4.541] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.541] 	18 components
[[35minfo[0m] [4.541] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.542] 	19 components
[[35minfo[0m] [4.542] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.542] 	19 components
[[35minfo[0m] [4.542] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.543] 	20 components
[[35minfo[0m] [4.543] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.543] 	20 components
[[35minfo[0m] [4.544] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.544] 	21 components
[[35minfo[0m] [4.544] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.545] 	21 components
[[35minfo[0m] [4.545] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.545] 	22 components
[[35minfo[0m] [4.545] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.546] 	22 components
[[35minfo[0m] [4.546] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.546] 	23 components
[[35minfo[0m] [4.546] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.547] 	23 components
[[35minfo[0m] [4.547] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.547] 	24 components
[[35minfo[0m] [4.548] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.548] 	24 components
[[35minfo[0m] [4.548] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.549] 	25 components
[[35minfo[0m] [4.549] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.549] 	25 components
[[35minfo[0m] [4.549] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.550] 	26 components
[[35minfo[0m] [4.550] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.550] 	26 components
[[35minfo[0m] [4.550] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.551] 	27 components
[[35minfo[0m] [4.551] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.551] 	27 components
[[35minfo[0m] [4.552] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.552] 	28 components
[[35minfo[0m] [4.552] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.553] 	28 components
[[35minfo[0m] [4.553] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.553] 	29 components
[[35minfo[0m] [4.553] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.554] 	29 components
[[35minfo[0m] [4.554] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.554] 	30 components
[[35minfo[0m] [4.554] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.555] 	30 components
[[35minfo[0m] [4.555] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.555] 	31 components
[[35minfo[0m] [4.556] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.556] 	31 components
[[35minfo[0m] [4.556] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.557] 	32 components
[[35minfo[0m] [4.557] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.557] 	32 components
[[35minfo[0m] [4.557] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.558] 	33 components
[[35minfo[0m] [4.558] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.558] 	33 components
[[35minfo[0m] [4.558] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.559] 	34 components
[[35minfo[0m] [4.559] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.559] 	34 components
[[35minfo[0m] [4.559] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.560] 	35 components
[[35minfo[0m] [4.560] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.560] 	35 components
[[35minfo[0m] [4.560] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.561] 	36 components
[[35minfo[0m] [4.561] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.561] 	36 components
[[35minfo[0m] [4.561] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.562] 	37 components
[[35minfo[0m] [4.562] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.562] 	37 components
[[35minfo[0m] [4.562] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.563] 	38 components
[[35minfo[0m] [4.563] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.563] 	38 components
[[35minfo[0m] [4.563] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.564] 	39 components
[[35minfo[0m] [4.564] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.564] 	39 components
[[35minfo[0m] [4.564] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.565] 	40 components
[[35minfo[0m] [4.565] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.565] 	40 components
[[35minfo[0m] [4.565] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.565] 	41 components
[[35minfo[0m] [4.566] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.566] 	41 components
[[35minfo[0m] [4.566] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.566] 	42 components
[[35minfo[0m] [4.567] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.567] 	42 components
[[35minfo[0m] [4.567] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.567] 	43 components
[[35minfo[0m] [4.567] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.568] 	43 components
[[35minfo[0m] [4.568] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.568] 	44 components
[[35minfo[0m] [4.568] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.569] 	44 components
[[35minfo[0m] [4.569] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.569] 	45 components
[[35minfo[0m] [4.569] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.570] 	45 components
[[35minfo[0m] [4.570] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.570] 	46 components
[[35minfo[0m] [4.570] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.571] 	46 components
[[35minfo[0m] [4.571] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.571] 	47 components
[[35minfo[0m] [4.571] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.572] 	47 components
[[35minfo[0m] [4.572] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.572] 	48 components
[[35minfo[0m] [4.572] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.573] 	48 components
[[35minfo[0m] [4.573] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.573] 	49 components
[[35minfo[0m] [4.573] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.574] 	49 components
[[35minfo[0m] [4.574] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.574] 	50 components
[[35minfo[0m] [4.574] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.575] 	50 components
[[35minfo[0m] [4.575] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.575] 	51 components
[[35minfo[0m] [4.575] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.576] 	51 components
[[35minfo[0m] [4.576] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.576] 	52 components
[[35minfo[0m] [4.576] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.577] 	52 components
[[35minfo[0m] [4.577] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.577] 	53 components
[[35minfo[0m] [4.577] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.577] 	53 components
[[35minfo[0m] [4.578] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.578] 	54 components
[[35minfo[0m] [4.578] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.579] 	54 components
[[35minfo[0m] [4.579] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.579] 	55 components
[[35minfo[0m] [4.579] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.579] 	55 components
[[35minfo[0m] [4.580] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.580] 	56 components
[[35minfo[0m] [4.580] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.580] 	56 components
[[35minfo[0m] [4.581] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.581] 	57 components
[[35minfo[0m] [4.581] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.581] 	57 components
[[35minfo[0m] [4.581] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.582] 	58 components
[[35minfo[0m] [4.582] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.582] 	58 components
[[35minfo[0m] [4.582] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.583] 	59 components
[[35minfo[0m] [4.583] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.583] 	59 components
[[35minfo[0m] [4.583] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.584] 	60 components
[[35minfo[0m] [4.584] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.584] 	60 components
[[35minfo[0m] [4.584] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.585] 	61 components
[[35minfo[0m] [4.585] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.585] 	61 components
[[35minfo[0m] [4.585] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.586] 	62 components
[[35minfo[0m] [4.586] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.586] 	62 components
[[35minfo[0m] [4.586] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.587] 	63 components
[[35minfo[0m] [4.587] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.587] 	63 components
[[35minfo[0m] [4.587] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.588] 	64 components
[[35minfo[0m] [4.588] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [4.588] 	64 components
[[35minfo[0m] [4.588] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.593] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.594] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.595] 	2 components
[[35minfo[0m] [4.595] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.596] 	2 components
[[35minfo[0m] [4.596] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.597] 	3 components
[[35minfo[0m] [4.597] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.598] 	3 components
[[35minfo[0m] [4.598] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.598] 	4 components
[[35minfo[0m] [4.598] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [4.599] 	4 components
[[35minfo[0m] [4.599] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.600] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.601] 	2 components
[[35minfo[0m] [4.601] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.601] 	3 components
[[35minfo[0m] [4.601] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.602] 	4 components
[[35minfo[0m] [4.602] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.603] 	5 components
[[35minfo[0m] [4.603] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.603] 	6 components
[[35minfo[0m] [4.603] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.604] 	7 components
[[35minfo[0m] [4.604] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.605] 	8 components
[[35minfo[0m] [4.605] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.605] 	9 components
[[35minfo[0m] [4.605] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.606] 	10 components
[[35minfo[0m] [4.606] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.607] 	11 components
[[35minfo[0m] [4.607] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.608] 	12 components
[[35minfo[0m] [4.608] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.608] 	13 components
[[35minfo[0m] [4.608] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.609] 	14 components
[[35minfo[0m] [4.609] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.610] 	15 components
[[35minfo[0m] [4.610] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [4.610] 	16 components
[[35minfo[0m] [4.610] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.611] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.612] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.612] 	2 components
[[35minfo[0m] [4.613] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.613] 	2 components
[[35minfo[0m] [4.613] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.614] 	3 components
[[35minfo[0m] [4.614] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.614] 	3 components
[[35minfo[0m] [4.614] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.615] 	4 components
[[35minfo[0m] [4.615] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.616] 	4 components
[[35minfo[0m] [4.616] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.617] 	5 components
[[35minfo[0m] [4.617] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.617] 	5 components
[[35minfo[0m] [4.617] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.618] 	6 components
[[35minfo[0m] [4.618] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.618] 	6 components
[[35minfo[0m] [4.618] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.619] 	7 components
[[35minfo[0m] [4.619] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.620] 	7 components
[[35minfo[0m] [4.620] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.621] 	8 components
[[35minfo[0m] [4.621] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.621] 	8 components
[[35minfo[0m] [4.621] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.622] 	9 components
[[35minfo[0m] [4.622] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.622] 	9 components
[[35minfo[0m] [4.623] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.623] 	10 components
[[35minfo[0m] [4.623] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.624] 	10 components
[[35minfo[0m] [4.624] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.625] 	11 components
[[35minfo[0m] [4.625] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.625] 	11 components
[[35minfo[0m] [4.625] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.626] 	12 components
[[35minfo[0m] [4.626] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.626] 	12 components
[[35minfo[0m] [4.627] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.627] 	13 components
[[35minfo[0m] [4.628] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.628] 	13 components
[[35minfo[0m] [4.628] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.629] 	14 components
[[35minfo[0m] [4.629] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.629] 	14 components
[[35minfo[0m] [4.629] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.630] 	15 components
[[35minfo[0m] [4.630] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.631] 	15 components
[[35minfo[0m] [4.631] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.631] 	16 components
[[35minfo[0m] [4.632] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.632] 	16 components
[[35minfo[0m] [4.632] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.633] 	17 components
[[35minfo[0m] [4.633] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.633] 	17 components
[[35minfo[0m] [4.633] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.634] 	18 components
[[35minfo[0m] [4.634] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.635] 	18 components
[[35minfo[0m] [4.635] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.635] 	19 components
[[35minfo[0m] [4.635] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.636] 	19 components
[[35minfo[0m] [4.636] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.637] 	20 components
[[35minfo[0m] [4.637] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.637] 	20 components
[[35minfo[0m] [4.637] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.638] 	21 components
[[35minfo[0m] [4.638] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.638] 	21 components
[[35minfo[0m] [4.639] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.639] 	22 components
[[35minfo[0m] [4.639] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.640] 	22 components
[[35minfo[0m] [4.640] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.641] 	23 components
[[35minfo[0m] [4.641] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.641] 	23 components
[[35minfo[0m] [4.641] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.642] 	24 components
[[35minfo[0m] [4.642] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.642] 	24 components
[[35minfo[0m] [4.642] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.643] 	25 components
[[35minfo[0m] [4.643] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.643] 	25 components
[[35minfo[0m] [4.644] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.644] 	26 components
[[35minfo[0m] [4.644] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.645] 	26 components
[[35minfo[0m] [4.645] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.646] 	27 components
[[35minfo[0m] [4.646] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.646] 	27 components
[[35minfo[0m] [4.646] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.647] 	28 components
[[35minfo[0m] [4.647] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.647] 	28 components
[[35minfo[0m] [4.647] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.648] 	29 components
[[35minfo[0m] [4.648] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.648] 	29 components
[[35minfo[0m] [4.649] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.649] 	30 components
[[35minfo[0m] [4.649] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.650] 	30 components
[[35minfo[0m] [4.650] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.650] 	31 components
[[35minfo[0m] [4.650] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.651] 	31 components
[[35minfo[0m] [4.651] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.652] 	32 components
[[35minfo[0m] [4.652] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.652] 	32 components
[[35minfo[0m] [4.652] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.653] 	33 components
[[35minfo[0m] [4.653] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.653] 	33 components
[[35minfo[0m] [4.653] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.654] 	34 components
[[35minfo[0m] [4.654] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.654] 	34 components
[[35minfo[0m] [4.654] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.655] 	35 components
[[35minfo[0m] [4.655] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.655] 	35 components
[[35minfo[0m] [4.656] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.656] 	36 components
[[35minfo[0m] [4.656] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.657] 	36 components
[[35minfo[0m] [4.657] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.657] 	37 components
[[35minfo[0m] [4.658] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.658] 	37 components
[[35minfo[0m] [4.658] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.659] 	38 components
[[35minfo[0m] [4.659] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.659] 	38 components
[[35minfo[0m] [4.659] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.660] 	39 components
[[35minfo[0m] [4.660] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.660] 	39 components
[[35minfo[0m] [4.660] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.661] 	40 components
[[35minfo[0m] [4.661] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.661] 	40 components
[[35minfo[0m] [4.661] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.662] 	41 components
[[35minfo[0m] [4.662] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.662] 	41 components
[[35minfo[0m] [4.663] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.663] 	42 components
[[35minfo[0m] [4.663] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.664] 	42 components
[[35minfo[0m] [4.664] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.664] 	43 components
[[35minfo[0m] [4.664] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.665] 	43 components
[[35minfo[0m] [4.665] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.666] 	44 components
[[35minfo[0m] [4.666] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.666] 	44 components
[[35minfo[0m] [4.666] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.667] 	45 components
[[35minfo[0m] [4.667] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.667] 	45 components
[[35minfo[0m] [4.667] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.668] 	46 components
[[35minfo[0m] [4.668] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.668] 	46 components
[[35minfo[0m] [4.668] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.669] 	47 components
[[35minfo[0m] [4.669] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.669] 	47 components
[[35minfo[0m] [4.670] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.670] 	48 components
[[35minfo[0m] [4.670] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.671] 	48 components
[[35minfo[0m] [4.671] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.671] 	49 components
[[35minfo[0m] [4.671] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.672] 	49 components
[[35minfo[0m] [4.672] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.672] 	50 components
[[35minfo[0m] [4.673] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.673] 	50 components
[[35minfo[0m] [4.673] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.674] 	51 components
[[35minfo[0m] [4.674] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.674] 	51 components
[[35minfo[0m] [4.674] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.675] 	52 components
[[35minfo[0m] [4.675] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.675] 	52 components
[[35minfo[0m] [4.675] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.676] 	53 components
[[35minfo[0m] [4.676] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.676] 	53 components
[[35minfo[0m] [4.676] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.677] 	54 components
[[35minfo[0m] [4.677] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.678] 	54 components
[[35minfo[0m] [4.678] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.678] 	55 components
[[35minfo[0m] [4.678] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.679] 	55 components
[[35minfo[0m] [4.679] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.679] 	56 components
[[35minfo[0m] [4.680] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.680] 	56 components
[[35minfo[0m] [4.680] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.681] 	57 components
[[35minfo[0m] [4.681] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.681] 	57 components
[[35minfo[0m] [4.681] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.682] 	58 components
[[35minfo[0m] [4.682] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.682] 	58 components
[[35minfo[0m] [4.682] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.683] 	59 components
[[35minfo[0m] [4.683] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.683] 	59 components
[[35minfo[0m] [4.684] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.684] 	60 components
[[35minfo[0m] [4.684] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.685] 	60 components
[[35minfo[0m] [4.685] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.685] 	61 components
[[35minfo[0m] [4.686] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.686] 	61 components
[[35minfo[0m] [4.686] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.687] 	62 components
[[35minfo[0m] [4.687] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.687] 	62 components
[[35minfo[0m] [4.687] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.688] 	63 components
[[35minfo[0m] [4.688] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.688] 	63 components
[[35minfo[0m] [4.688] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.689] 	64 components
[[35minfo[0m] [4.689] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [4.690] 	64 components
[[35minfo[0m] [4.690] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.691] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.691] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.692] 	2 components
[[35minfo[0m] [4.692] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.693] 	2 components
[[35minfo[0m] [4.693] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.693] 	3 components
[[35minfo[0m] [4.693] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.694] 	3 components
[[35minfo[0m] [4.694] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.695] 	4 components
[[35minfo[0m] [4.695] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.695] 	4 components
[[35minfo[0m] [4.696] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.696] 	5 components
[[35minfo[0m] [4.696] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.697] 	5 components
[[35minfo[0m] [4.697] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.698] 	6 components
[[35minfo[0m] [4.698] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.698] 	6 components
[[35minfo[0m] [4.698] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.699] 	7 components
[[35minfo[0m] [4.699] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.700] 	7 components
[[35minfo[0m] [4.700] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.701] 	8 components
[[35minfo[0m] [4.701] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.701] 	8 components
[[35minfo[0m] [4.701] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.702] 	9 components
[[35minfo[0m] [4.702] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.703] 	9 components
[[35minfo[0m] [4.703] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.704] 	10 components
[[35minfo[0m] [4.704] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.704] 	10 components
[[35minfo[0m] [4.704] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.705] 	11 components
[[35minfo[0m] [4.705] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.706] 	11 components
[[35minfo[0m] [4.706] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.707] 	12 components
[[35minfo[0m] [4.707] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.707] 	12 components
[[35minfo[0m] [4.707] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.708] 	13 components
[[35minfo[0m] [4.708] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.709] 	13 components
[[35minfo[0m] [4.709] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.710] 	14 components
[[35minfo[0m] [4.710] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.710] 	14 components
[[35minfo[0m] [4.710] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.711] 	15 components
[[35minfo[0m] [4.711] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.712] 	15 components
[[35minfo[0m] [4.712] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.712] 	16 components
[[35minfo[0m] [4.713] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.713] 	16 components
[[35minfo[0m] [4.713] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.714] 	17 components
[[35minfo[0m] [4.714] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.715] 	17 components
[[35minfo[0m] [4.715] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.715] 	18 components
[[35minfo[0m] [4.715] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.716] 	18 components
[[35minfo[0m] [4.716] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.717] 	19 components
[[35minfo[0m] [4.717] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.718] 	19 components
[[35minfo[0m] [4.718] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.718] 	20 components
[[35minfo[0m] [4.718] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.719] 	20 components
[[35minfo[0m] [4.719] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.720] 	21 components
[[35minfo[0m] [4.720] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.721] 	21 components
[[35minfo[0m] [4.721] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.721] 	22 components
[[35minfo[0m] [4.721] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.722] 	22 components
[[35minfo[0m] [4.722] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.723] 	23 components
[[35minfo[0m] [4.723] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.723] 	23 components
[[35minfo[0m] [4.724] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.724] 	24 components
[[35minfo[0m] [4.724] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.725] 	24 components
[[35minfo[0m] [4.725] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.726] 	25 components
[[35minfo[0m] [4.726] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.726] 	25 components
[[35minfo[0m] [4.726] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.727] 	26 components
[[35minfo[0m] [4.727] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.728] 	26 components
[[35minfo[0m] [4.728] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.728] 	27 components
[[35minfo[0m] [4.728] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.729] 	27 components
[[35minfo[0m] [4.729] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.730] 	28 components
[[35minfo[0m] [4.730] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.730] 	28 components
[[35minfo[0m] [4.731] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.731] 	29 components
[[35minfo[0m] [4.731] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.732] 	29 components
[[35minfo[0m] [4.732] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.733] 	30 components
[[35minfo[0m] [4.733] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.733] 	30 components
[[35minfo[0m] [4.733] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.734] 	31 components
[[35minfo[0m] [4.734] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.735] 	31 components
[[35minfo[0m] [4.735] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.735] 	32 components
[[35minfo[0m] [4.735] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [4.736] 	32 components
[[35minfo[0m] [4.736] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.737] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.738] 	2 components
[[35minfo[0m] [4.738] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.739] 	3 components
[[35minfo[0m] [4.739] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.740] 	4 components
[[35minfo[0m] [4.740] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.741] 	5 components
[[35minfo[0m] [4.741] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.742] 	6 components
[[35minfo[0m] [4.742] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.742] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.743] 	2 components
[[35minfo[0m] [4.743] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.744] 	7 components
[[35minfo[0m] [4.744] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.745] 	8 components
[[35minfo[0m] [4.745] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.746] 	9 components
[[35minfo[0m] [4.746] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.747] 	10 components
[[35minfo[0m] [4.747] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.748] 	11 components
[[35minfo[0m] [4.748] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.749] 	12 components
[[35minfo[0m] [4.749] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.749] 	3 components
[[35minfo[0m] [4.749] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.750] 	4 components
[[35minfo[0m] [4.750] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.751] 	13 components
[[35minfo[0m] [4.751] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.752] 	14 components
[[35minfo[0m] [4.752] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.753] 	15 components
[[35minfo[0m] [4.753] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.754] 	16 components
[[35minfo[0m] [4.754] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.755] 	17 components
[[35minfo[0m] [4.755] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.756] 	18 components
[[35minfo[0m] [4.756] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.756] 	5 components
[[35minfo[0m] [4.756] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.757] 	6 components
[[35minfo[0m] [4.757] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.758] 	19 components
[[35minfo[0m] [4.758] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.759] 	20 components
[[35minfo[0m] [4.759] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.760] 	21 components
[[35minfo[0m] [4.760] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.761] 	22 components
[[35minfo[0m] [4.761] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.762] 	23 components
[[35minfo[0m] [4.762] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.763] 	24 components
[[35minfo[0m] [4.763] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.763] 	7 components
[[35minfo[0m] [4.763] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [4.764] 	8 components
[[35minfo[0m] [4.764] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.771] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.777] 	2 components
[[35minfo[0m] [4.777] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.783] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.788] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.794] 	3 components
[[35minfo[0m] [4.794] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.801] 	4 components
[[35minfo[0m] [4.801] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.807] 	2 components
[[35minfo[0m] [4.807] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.814] 	2 components
[[35minfo[0m] [4.814] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.820] 	5 components
[[35minfo[0m] [4.820] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.826] 	6 components
[[35minfo[0m] [4.826] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.831] 	3 components
[[35minfo[0m] [4.831] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.837] 	3 components
[[35minfo[0m] [4.837] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.843] 	7 components
[[35minfo[0m] [4.843] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.848] 	8 components
[[35minfo[0m] [4.848] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.854] 	4 components
[[35minfo[0m] [4.854] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [4.860] 	4 components
[[35minfo[0m] [4.860] COMPILING <MemoryUnit (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.864] COMPILING <MemoryUnit_1 (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.868] 	2 components
[[35minfo[0m] [4.868] COMPILING <MemoryUnit_2 (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.872] 	3 components
[[35minfo[0m] [4.872] COMPILING <MemoryUnit_3 (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [4.876] 	4 components
[[35minfo[0m] [4.876] COMPILING <MultiMemoryUnitTester (class plasticine.templates.MultiMemoryUnitTester)> 8 CHILDREN (6,0)
[[33mwarn[0m] MultiMemoryUnit.scala:359: 'end' is an unknown argument. in class plasticine.templates.MultiMemoryUnitTest$
[clockDomainCrosser]: clock1 = 666666666, clock2 = 1000000000
== Loading device model file '../ini/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '../system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 16384MB | 4 Ranks | 16 Devices per rank
sim start on london at Thu Nov  3 11:52:30 2016
inChannelName: 00126687.in
outChannelName: 00126687.out
cmdChannelName: 00126687.cmd
SEED 1478199145307
STARTING /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MultiMemoryUnitTest//MultiMemoryUnitTester -q +vcs+initreg+0  
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 1
[MultiChannelMemorySystem] currentClockCycle = 0
current clock cycle = 1
writing vis file to ../results/MultiMemoryUnitTester/DDR3_micron_64M_8B_x4_sg15/16GB.4Ch.4R.scheme1.open_page.1024TQ.1024CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =666666666Hz, CPU Clock Frequency=1000000000Hz
current clock cycle = 1
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 2
[MultiChannelMemorySystem] currentClockCycle = 1
current clock cycle = 2
current clock cycle = 2
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3
[MultiChannelMemorySystem] currentClockCycle = 2
current clock cycle = 2
current clock cycle = 2
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4
[MultiChannelMemorySystem] currentClockCycle = 2
current clock cycle = 3
current clock cycle = 3
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 5
[MultiChannelMemorySystem] currentClockCycle = 3
current clock cycle = 4
current clock cycle = 4
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6
[MultiChannelMemorySystem] currentClockCycle = 4
current clock cycle = 4
current clock cycle = 4
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7
[MultiChannelMemorySystem] currentClockCycle = 4
current clock cycle = 5
current clock cycle = 5
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 8
[MultiChannelMemorySystem] currentClockCycle = 5
current clock cycle = 6
current clock cycle = 6
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 9
[MultiChannelMemorySystem] currentClockCycle = 6
current clock cycle = 6
current clock cycle = 6
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 10
[MultiChannelMemorySystem] currentClockCycle = 6
current clock cycle = 7
current clock cycle = 7
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 11
[MultiChannelMemorySystem] currentClockCycle = 7
current clock cycle = 8
current clock cycle = 8
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 12
[MultiChannelMemorySystem] currentClockCycle = 8
current clock cycle = 8
current clock cycle = 8
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 13
[MultiChannelMemorySystem] currentClockCycle = 8
current clock cycle = 9
current clock cycle = 9
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 14
[MultiChannelMemorySystem] currentClockCycle = 9
current clock cycle = 10
current clock cycle = 10
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 15
[MultiChannelMemorySystem] currentClockCycle = 10
current clock cycle = 10
current clock cycle = 10
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 16
[MultiChannelMemorySystem] currentClockCycle = 10
current clock cycle = 11
current clock cycle = 11
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 17
[MultiChannelMemorySystem] currentClockCycle = 11
current clock cycle = 12
current clock cycle = 12
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 18
[MultiChannelMemorySystem] currentClockCycle = 12
current clock cycle = 12
current clock cycle = 12
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 19
[MultiChannelMemorySystem] currentClockCycle = 12
current clock cycle = 13
current clock cycle = 13
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 20
[MultiChannelMemorySystem] currentClockCycle = 13
current clock cycle = 14
current clock cycle = 14
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 21
[MultiChannelMemorySystem] currentClockCycle = 14
current clock cycle = 14
current clock cycle = 14
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 22
[MultiChannelMemorySystem] currentClockCycle = 14
current clock cycle = 15
current clock cycle = 15
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 23
[MultiChannelMemorySystem] currentClockCycle = 15
current clock cycle = 16
current clock cycle = 16
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 24
[MultiChannelMemorySystem] currentClockCycle = 16
current clock cycle = 16
current clock cycle = 16
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 25
[MultiChannelMemorySystem] currentClockCycle = 16
current clock cycle = 17
current clock cycle = 17
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 26
[MultiChannelMemorySystem] currentClockCycle = 17
current clock cycle = 18
current clock cycle = 18
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 27
[MultiChannelMemorySystem] currentClockCycle = 18
current clock cycle = 18
current clock cycle = 18
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 28
[MultiChannelMemorySystem] currentClockCycle = 18
current clock cycle = 19
current clock cycle = 19
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 29
[MultiChannelMemorySystem] currentClockCycle = 19
current clock cycle = 20
current clock cycle = 20
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 30
[MultiChannelMemorySystem] currentClockCycle = 20
current clock cycle = 20
current clock cycle = 20
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 31
[MultiChannelMemorySystem] currentClockCycle = 20
current clock cycle = 21
current clock cycle = 21
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 32
[MultiChannelMemorySystem] currentClockCycle = 21
current clock cycle = 22
current clock cycle = 22
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 33
[MultiChannelMemorySystem] currentClockCycle = 22
current clock cycle = 22
current clock cycle = 22
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 34
[MultiChannelMemorySystem] currentClockCycle = 22
current clock cycle = 23
current clock cycle = 23
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 35
[MultiChannelMemorySystem] currentClockCycle = 23
current clock cycle = 24
current clock cycle = 24
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 36
[MultiChannelMemorySystem] currentClockCycle = 24
current clock cycle = 24
current clock cycle = 24
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 37
[MultiChannelMemorySystem] currentClockCycle = 24
current clock cycle = 25
current clock cycle = 25
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 38
[MultiChannelMemorySystem] currentClockCycle = 25
current clock cycle = 26
current clock cycle = 26
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 39
[MultiChannelMemorySystem] currentClockCycle = 26
current clock cycle = 26
current clock cycle = 26
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 40
[MultiChannelMemorySystem] currentClockCycle = 26
current clock cycle = 27
current clock cycle = 27
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 41
[MultiChannelMemorySystem] currentClockCycle = 27
current clock cycle = 28
current clock cycle = 28
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 42
[MultiChannelMemorySystem] currentClockCycle = 28
current clock cycle = 28
current clock cycle = 28
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 43
[MultiChannelMemorySystem] currentClockCycle = 28
current clock cycle = 29
current clock cycle = 29
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 44
[MultiChannelMemorySystem] currentClockCycle = 29
current clock cycle = 30
current clock cycle = 30
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 45
[MultiChannelMemorySystem] currentClockCycle = 30
current clock cycle = 30
current clock cycle = 30
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 46
[MultiChannelMemorySystem] currentClockCycle = 30
current clock cycle = 31
current clock cycle = 31
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 47
[MultiChannelMemorySystem] currentClockCycle = 31
current clock cycle = 32
current clock cycle = 32
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 48
[MultiChannelMemorySystem] currentClockCycle = 32
current clock cycle = 32
current clock cycle = 32
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 49
[MultiChannelMemorySystem] currentClockCycle = 32
current clock cycle = 33
current clock cycle = 33
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 50
[MultiChannelMemorySystem] currentClockCycle = 33
[Callback] read complete: channel = 0, address = 0x1000, cycle = 33
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 34
current clock cycle = 34
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 51
[MultiChannelMemorySystem] currentClockCycle = 34
current clock cycle = 34
current clock cycle = 34
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 52
[MultiChannelMemorySystem] currentClockCycle = 34
current clock cycle = 35
current clock cycle = 35
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 53
[MultiChannelMemorySystem] currentClockCycle = 35
current clock cycle = 36
current clock cycle = 36
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 54
[MultiChannelMemorySystem] currentClockCycle = 36
current clock cycle = 36
current clock cycle = 36
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 55
[MultiChannelMemorySystem] currentClockCycle = 36
current clock cycle = 37
current clock cycle = 37
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 56
[MultiChannelMemorySystem] currentClockCycle = 37
[Callback] read complete: channel = 0, address = 0x1000, cycle = 37
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 38
current clock cycle = 38
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 57
[MultiChannelMemorySystem] currentClockCycle = 38
current clock cycle = 38
current clock cycle = 38
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 58
[MultiChannelMemorySystem] currentClockCycle = 38
current clock cycle = 39
current clock cycle = 39
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 59
[MultiChannelMemorySystem] currentClockCycle = 39
current clock cycle = 40
current clock cycle = 40
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 60
[MultiChannelMemorySystem] currentClockCycle = 40
current clock cycle = 40
current clock cycle = 40
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 61
[MultiChannelMemorySystem] currentClockCycle = 40
current clock cycle = 41
current clock cycle = 41
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 62
[MultiChannelMemorySystem] currentClockCycle = 41
[Callback] read complete: channel = 0, address = 0x1000, cycle = 41
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 42
current clock cycle = 42
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 63
[MultiChannelMemorySystem] currentClockCycle = 42
current clock cycle = 42
current clock cycle = 42
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 64
[MultiChannelMemorySystem] currentClockCycle = 42
current clock cycle = 43
current clock cycle = 43
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 65
[MultiChannelMemorySystem] currentClockCycle = 43
current clock cycle = 44
current clock cycle = 44
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 66
[MultiChannelMemorySystem] currentClockCycle = 44
current clock cycle = 44
current clock cycle = 44
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 67
[MultiChannelMemorySystem] currentClockCycle = 44
current clock cycle = 45
current clock cycle = 45
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 68
[MultiChannelMemorySystem] currentClockCycle = 45
[Callback] read complete: channel = 0, address = 0x1000, cycle = 45
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 46
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 69
[MultiChannelMemorySystem] currentClockCycle = 46
current clock cycle = 46
current clock cycle = 46
current clock cycle = 46
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 70
[MultiChannelMemorySystem] currentClockCycle = 46
current clock cycle = 47
current clock cycle = 47
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 71
[MultiChannelMemorySystem] currentClockCycle = 47
current clock cycle = 48
current clock cycle = 48
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 72
[MultiChannelMemorySystem] currentClockCycle = 48
current clock cycle = 48
current clock cycle = 48
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 73
[MultiChannelMemorySystem] currentClockCycle = 48
current clock cycle = 49
current clock cycle = 49
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 74
[MultiChannelMemorySystem] currentClockCycle = 49
[Callback] read complete: channel = 0, address = 0x1000, cycle = 49
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 50
current clock cycle = 50
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 75
[MultiChannelMemorySystem] currentClockCycle = 50
current clock cycle = 50
current clock cycle = 50
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 76
[MultiChannelMemorySystem] currentClockCycle = 50
current clock cycle = 51
current clock cycle = 51
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 77
[MultiChannelMemorySystem] currentClockCycle = 51
current clock cycle = 52
current clock cycle = 52
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 78
[MultiChannelMemorySystem] currentClockCycle = 52
current clock cycle = 52
current clock cycle = 52
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 79
[MultiChannelMemorySystem] currentClockCycle = 52
current clock cycle = 53
current clock cycle = 53
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 80
[MultiChannelMemorySystem] currentClockCycle = 53
current clock cycle = 54
current clock cycle = 54
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 81
[MultiChannelMemorySystem] currentClockCycle = 54
current clock cycle = 54
current clock cycle = 54
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 82
[MultiChannelMemorySystem] currentClockCycle = 54
current clock cycle = 55
current clock cycle = 55
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 83
[MultiChannelMemorySystem] currentClockCycle = 55
current clock cycle = 56
current clock cycle = 56
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 84
[MultiChannelMemorySystem] currentClockCycle = 56
current clock cycle = 56
current clock cycle = 56
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 85
[MultiChannelMemorySystem] currentClockCycle = 56
current clock cycle = 57
current clock cycle = 57
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 86
[MultiChannelMemorySystem] currentClockCycle = 57
current clock cycle = 58
current clock cycle = 58
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 87
[MultiChannelMemorySystem] currentClockCycle = 58
current clock cycle = 58
current clock cycle = 58
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 88
[MultiChannelMemorySystem] currentClockCycle = 58
current clock cycle = 59
current clock cycle = 59
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 89
[MultiChannelMemorySystem] currentClockCycle = 59
current clock cycle = 60
current clock cycle = 60
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 90
[MultiChannelMemorySystem] currentClockCycle = 60
current clock cycle = 60
current clock cycle = 60
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 91
[MultiChannelMemorySystem] currentClockCycle = 60
current clock cycle = 61
current clock cycle = 61
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 92
[MultiChannelMemorySystem] currentClockCycle = 61
current clock cycle = 62
current clock cycle = 62
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 93
[MultiChannelMemorySystem] currentClockCycle = 62
current clock cycle = 62
current clock cycle = 62
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 94
[MultiChannelMemorySystem] currentClockCycle = 62
current clock cycle = 63
current clock cycle = 63
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 95
[MultiChannelMemorySystem] currentClockCycle = 63
current clock cycle = 64
current clock cycle = 64
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 96
[MultiChannelMemorySystem] currentClockCycle = 64
current clock cycle = 64
current clock cycle = 64
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 97
[MultiChannelMemorySystem] currentClockCycle = 64
current clock cycle = 65
current clock cycle = 65
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 98
[MultiChannelMemorySystem] currentClockCycle = 65
current clock cycle = 66
current clock cycle = 66
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 99
[MultiChannelMemorySystem] currentClockCycle = 66
current clock cycle = 66
current clock cycle = 66
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 100
[MultiChannelMemorySystem] currentClockCycle = 66
current clock cycle = 67
current clock cycle = 67
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 101
[MultiChannelMemorySystem] currentClockCycle = 67
current clock cycle = 68
current clock cycle = 68
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 102
[MultiChannelMemorySystem] currentClockCycle = 68
current clock cycle = 68
current clock cycle = 68
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 103
[MultiChannelMemorySystem] currentClockCycle = 68
current clock cycle = 69
current clock cycle = 69
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 104
[MultiChannelMemorySystem] currentClockCycle = 69
current clock cycle = 70
current clock cycle = 70
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 105
[MultiChannelMemorySystem] currentClockCycle = 70
current clock cycle = 70
current clock cycle = 70
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 106
[MultiChannelMemorySystem] currentClockCycle = 70
current clock cycle = 71
current clock cycle = 71
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 107
[MultiChannelMemorySystem] currentClockCycle = 71
current clock cycle = 72
current clock cycle = 72
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 108
[MultiChannelMemorySystem] currentClockCycle = 72
current clock cycle = 72
current clock cycle = 72
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 109
[MultiChannelMemorySystem] currentClockCycle = 72
current clock cycle = 73
current clock cycle = 73
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 110
[MultiChannelMemorySystem] currentClockCycle = 73
current clock cycle = 74
current clock cycle = 74
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 111
[MultiChannelMemorySystem] currentClockCycle = 74
current clock cycle = 74
current clock cycle = 74
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 112
[MultiChannelMemorySystem] currentClockCycle = 74
[Callback] read complete: channel = 0, address = 0x1000, cycle = 74
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 75
current clock cycle = 75
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 113
[MultiChannelMemorySystem] currentClockCycle = 75
current clock cycle = 76
current clock cycle = 76
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 114
[MultiChannelMemorySystem] currentClockCycle = 76
current clock cycle = 76
current clock cycle = 76
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 115
[MultiChannelMemorySystem] currentClockCycle = 76
current clock cycle = 77
current clock cycle = 77
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 116
[MultiChannelMemorySystem] currentClockCycle = 77
current clock cycle = 78
current clock cycle = 78
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 117
[MultiChannelMemorySystem] currentClockCycle = 78
current clock cycle = 78
current clock cycle = 78
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 118
[MultiChannelMemorySystem] currentClockCycle = 78
[Callback] read complete: channel = 0, address = 0x1000, cycle = 78
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 79
current clock cycle = 79
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 119
[MultiChannelMemorySystem] currentClockCycle = 79
current clock cycle = 80
current clock cycle = 80
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 120
[MultiChannelMemorySystem] currentClockCycle = 80
current clock cycle = 80
current clock cycle = 80
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 121
[MultiChannelMemorySystem] currentClockCycle = 80
current clock cycle = 81
current clock cycle = 81
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 122
[MultiChannelMemorySystem] currentClockCycle = 81
current clock cycle = 82
current clock cycle = 82
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 123
[MultiChannelMemorySystem] currentClockCycle = 82
current clock cycle = 82
current clock cycle = 82
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 124
[MultiChannelMemorySystem] currentClockCycle = 82
[Callback] read complete: channel = 0, address = 0x1000, cycle = 82
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 83
current clock cycle = 83
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 125
[MultiChannelMemorySystem] currentClockCycle = 83
current clock cycle = 84
current clock cycle = 84
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 126
[MultiChannelMemorySystem] currentClockCycle = 84
current clock cycle = 84
current clock cycle = 84
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 127
[MultiChannelMemorySystem] currentClockCycle = 84
current clock cycle = 85
current clock cycle = 85
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 128
[MultiChannelMemorySystem] currentClockCycle = 85
current clock cycle = 86
current clock cycle = 86
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 129
[MultiChannelMemorySystem] currentClockCycle = 86
current clock cycle = 86
current clock cycle = 86
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 130
[MultiChannelMemorySystem] currentClockCycle = 86
[Callback] read complete: channel = 0, address = 0x1000, cycle = 86
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 87
current clock cycle = 87
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 131
[MultiChannelMemorySystem] currentClockCycle = 87
current clock cycle = 88
current clock cycle = 88
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 132
[MultiChannelMemorySystem] currentClockCycle = 88
current clock cycle = 88
current clock cycle = 88
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 133
[MultiChannelMemorySystem] currentClockCycle = 88
current clock cycle = 89
current clock cycle = 89
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 134
[MultiChannelMemorySystem] currentClockCycle = 89
current clock cycle = 90
current clock cycle = 90
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 135
[MultiChannelMemorySystem] currentClockCycle = 90
current clock cycle = 90
current clock cycle = 90
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 136
[MultiChannelMemorySystem] currentClockCycle = 90
[Callback] read complete: channel = 0, address = 0x1000, cycle = 90
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 91
current clock cycle = 91
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 137
[MultiChannelMemorySystem] currentClockCycle = 91
current clock cycle = 92
current clock cycle = 92
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 138
[MultiChannelMemorySystem] currentClockCycle = 92
current clock cycle = 92
current clock cycle = 92
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 139
[MultiChannelMemorySystem] currentClockCycle = 92
current clock cycle = 93
current clock cycle = 93
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 140
[MultiChannelMemorySystem] currentClockCycle = 93
current clock cycle = 94
current clock cycle = 94
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 141
[MultiChannelMemorySystem] currentClockCycle = 94
current clock cycle = 94
current clock cycle = 94
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 142
[MultiChannelMemorySystem] currentClockCycle = 94
current clock cycle = 95
current clock cycle = 95
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 143
current clock cycle = 96
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 144
current clock cycle = 96
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 145
current clock cycle = 97
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 146
current clock cycle = 98
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 147
[MultiChannelMemorySystem] currentClockCycle = 95
current clock cycle = 96
current clock cycle = 98
[MultiChannelMemorySystem] currentClockCycle = 96
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
current clock cycle = 96
STEP 1 -> 148
[MultiChannelMemorySystem] currentClockCycle = 96
current clock cycle = 97
[MultiChannelMemorySystem] currentClockCycle = 97
current clock cycle = 98
[MultiChannelMemorySystem] currentClockCycle = 98
current clock cycle = 98
[MultiChannelMemorySystem] currentClockCycle = 98
current clock cycle = 99
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 149
current clock cycle = 100
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 150
current clock cycle = 100
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 151
current clock cycle = 99
[MultiChannelMemorySystem] currentClockCycle = 99
current clock cycle = 101
current clock cycle = 100
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 100
STEP 1 -> 152
current clock cycle = 100
[MultiChannelMemorySystem] currentClockCycle = 100
current clock cycle = 101
[MultiChannelMemorySystem] currentClockCycle = 101
current clock cycle = 102
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 153
current clock cycle = 102
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 154
current clock cycle = 103
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 155
current clock cycle = 102
[MultiChannelMemorySystem] currentClockCycle = 102
current clock cycle = 104
current clock cycle = 102
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 102
STEP 1 -> 156
current clock cycle = 103
[MultiChannelMemorySystem] currentClockCycle = 103
current clock cycle = 104
current clock cycle = 104
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 157
current clock cycle = 105
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 158
current clock cycle = 106
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 159
current clock cycle = 106
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 160
[MultiChannelMemorySystem] currentClockCycle = 104
current clock cycle = 104
[MultiChannelMemorySystem] currentClockCycle = 104
current clock cycle = 105
[MultiChannelMemorySystem] currentClockCycle = 105
current clock cycle = 106
[MultiChannelMemorySystem] currentClockCycle = 106
current clock cycle = 106
[MultiChannelMemorySystem] currentClockCycle = 106
current clock cycle = 107
current clock cycle = 107
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 161
[MultiChannelMemorySystem] currentClockCycle = 107
current clock cycle = 108
current clock cycle = 108
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 162
[MultiChannelMemorySystem] currentClockCycle = 108
current clock cycle = 108
current clock cycle = 108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 163
[MultiChannelMemorySystem] currentClockCycle = 108
current clock cycle = 109
current clock cycle = 109
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 164
[MultiChannelMemorySystem] currentClockCycle = 109
current clock cycle = 110
current clock cycle = 110
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 165
[MultiChannelMemorySystem] currentClockCycle = 110
current clock cycle = 110
current clock cycle = 110
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 166
[MultiChannelMemorySystem] currentClockCycle = 110
current clock cycle = 111
current clock cycle = 111
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 167
[MultiChannelMemorySystem] currentClockCycle = 111
current clock cycle = 112
current clock cycle = 112
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 168
[MultiChannelMemorySystem] currentClockCycle = 112
current clock cycle = 112
current clock cycle = 112
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 169
[MultiChannelMemorySystem] currentClockCycle = 112
current clock cycle = 113
current clock cycle = 113
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 170
[MultiChannelMemorySystem] currentClockCycle = 113
current clock cycle = 114
current clock cycle = 114
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 171
[MultiChannelMemorySystem] currentClockCycle = 114
current clock cycle = 114
current clock cycle = 114
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 172
[MultiChannelMemorySystem] currentClockCycle = 114
current clock cycle = 115
current clock cycle = 115
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 173
[MultiChannelMemorySystem] currentClockCycle = 115
[Callback] read complete: channel = 0, address = 0x1000, cycle = 115
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 116
current clock cycle = 116
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 174
[MultiChannelMemorySystem] currentClockCycle = 116
current clock cycle = 116
current clock cycle = 116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 175
[MultiChannelMemorySystem] currentClockCycle = 116
current clock cycle = 117
current clock cycle = 117
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 176
[MultiChannelMemorySystem] currentClockCycle = 117
current clock cycle = 118
current clock cycle = 118
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 177
[MultiChannelMemorySystem] currentClockCycle = 118
current clock cycle = 118
current clock cycle = 118
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 178
[MultiChannelMemorySystem] currentClockCycle = 118
current clock cycle = 119
current clock cycle = 119
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 179
[MultiChannelMemorySystem] currentClockCycle = 119
[Callback] read complete: channel = 0, address = 0x1000, cycle = 119
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 120
current clock cycle = 120
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 180
[MultiChannelMemorySystem] currentClockCycle = 120
current clock cycle = 120
current clock cycle = 120
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 181
[MultiChannelMemorySystem] currentClockCycle = 120
current clock cycle = 121
current clock cycle = 121
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 182
[MultiChannelMemorySystem] currentClockCycle = 121
current clock cycle = 122
current clock cycle = 122
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 183
[MultiChannelMemorySystem] currentClockCycle = 122
current clock cycle = 122
current clock cycle = 122
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 184
[MultiChannelMemorySystem] currentClockCycle = 122
current clock cycle = 123
current clock cycle = 123
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 185
[MultiChannelMemorySystem] currentClockCycle = 123
[Callback] read complete: channel = 0, address = 0x1000, cycle = 123
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 124
current clock cycle = 124
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 186
[MultiChannelMemorySystem] currentClockCycle = 124
current clock cycle = 124
current clock cycle = 124
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 187
[MultiChannelMemorySystem] currentClockCycle = 124
current clock cycle = 125
current clock cycle = 125
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 188
[MultiChannelMemorySystem] currentClockCycle = 125
current clock cycle = 126
current clock cycle = 126
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 189
[MultiChannelMemorySystem] currentClockCycle = 126
current clock cycle = 126
current clock cycle = 126
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 190
[MultiChannelMemorySystem] currentClockCycle = 126
current clock cycle = 127
current clock cycle = 127
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 191
[MultiChannelMemorySystem] currentClockCycle = 127
[Callback] read complete: channel = 0, address = 0x1000, cycle = 127
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 128
current clock cycle = 128
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 192
[MultiChannelMemorySystem] currentClockCycle = 128
current clock cycle = 128
current clock cycle = 128
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 193
[MultiChannelMemorySystem] currentClockCycle = 128
current clock cycle = 129
current clock cycle = 129
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 194
[MultiChannelMemorySystem] currentClockCycle = 129
current clock cycle = 130
current clock cycle = 130
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 195
[MultiChannelMemorySystem] currentClockCycle = 130
current clock cycle = 130
current clock cycle = 130
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 196
[MultiChannelMemorySystem] currentClockCycle = 130
current clock cycle = 131
current clock cycle = 131
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 197
[MultiChannelMemorySystem] currentClockCycle = 131
[Callback] read complete: channel = 0, address = 0x1000, cycle = 131
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 132
current clock cycle = 132
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 198
[MultiChannelMemorySystem] currentClockCycle = 132
current clock cycle = 132
current clock cycle = 132
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 199
[MultiChannelMemorySystem] currentClockCycle = 132
current clock cycle = 133
current clock cycle = 133
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 200
[MultiChannelMemorySystem] currentClockCycle = 133
current clock cycle = 134
current clock cycle = 134
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 201
[MultiChannelMemorySystem] currentClockCycle = 134
current clock cycle = 134
current clock cycle = 134
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 202
[MultiChannelMemorySystem] currentClockCycle = 134
current clock cycle = 135
current clock cycle = 135
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 203
[MultiChannelMemorySystem] currentClockCycle = 135
current clock cycle = 136
current clock cycle = 136
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 204
[MultiChannelMemorySystem] currentClockCycle = 136
current clock cycle = 136
current clock cycle = 136
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 205
[MultiChannelMemorySystem] currentClockCycle = 136
current clock cycle = 137
current clock cycle = 137
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 206
[MultiChannelMemorySystem] currentClockCycle = 137
current clock cycle = 138
current clock cycle = 138
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 207
[MultiChannelMemorySystem] currentClockCycle = 138
current clock cycle = 138
current clock cycle = 138
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 208
[MultiChannelMemorySystem] currentClockCycle = 138
current clock cycle = 139
current clock cycle = 139
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 209
[MultiChannelMemorySystem] currentClockCycle = 139
current clock cycle = 140
current clock cycle = 140
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 210
[MultiChannelMemorySystem] currentClockCycle = 140
current clock cycle = 140
current clock cycle = 140
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 211
[MultiChannelMemorySystem] currentClockCycle = 140
current clock cycle = 141
current clock cycle = 141
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 212
[MultiChannelMemorySystem] currentClockCycle = 141
current clock cycle = 142
current clock cycle = 142
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 213
[MultiChannelMemorySystem] currentClockCycle = 142
current clock cycle = 142
current clock cycle = 142
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 214
[MultiChannelMemorySystem] currentClockCycle = 142
current clock cycle = 143
current clock cycle = 143
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 215
[MultiChannelMemorySystem] currentClockCycle = 143
current clock cycle = 144
current clock cycle = 144
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 216
[MultiChannelMemorySystem] currentClockCycle = 144
current clock cycle = 144
current clock cycle = 144
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 217
[MultiChannelMemorySystem] currentClockCycle = 144
current clock cycle = 145
current clock cycle = 145
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 218
[MultiChannelMemorySystem] currentClockCycle = 145
current clock cycle = 146
current clock cycle = 146
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 219
[MultiChannelMemorySystem] currentClockCycle = 146
current clock cycle = 146
current clock cycle = 146
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 220
[MultiChannelMemorySystem] currentClockCycle = 146
current clock cycle = 147
current clock cycle = 147
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 221
[MultiChannelMemorySystem] currentClockCycle = 147
current clock cycle = 148
current clock cycle = 148
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 222
[MultiChannelMemorySystem] currentClockCycle = 148
current clock cycle = 148
current clock cycle = 148
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 223
[MultiChannelMemorySystem] currentClockCycle = 148
current clock cycle = 149
current clock cycle = 149
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 224
[MultiChannelMemorySystem] currentClockCycle = 149
current clock cycle = 150
current clock cycle = 150
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 225
[MultiChannelMemorySystem] currentClockCycle = 150
current clock cycle = 150
current clock cycle = 150
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 226
[MultiChannelMemorySystem] currentClockCycle = 150
current clock cycle = 151
current clock cycle = 151
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 227
[MultiChannelMemorySystem] currentClockCycle = 151
current clock cycle = 152
current clock cycle = 152
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 228
[MultiChannelMemorySystem] currentClockCycle = 152
current clock cycle = 152
current clock cycle = 152
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 229
[MultiChannelMemorySystem] currentClockCycle = 152
current clock cycle = 153
current clock cycle = 153
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 230
[MultiChannelMemorySystem] currentClockCycle = 153
current clock cycle = 154
current clock cycle = 154
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 231
[MultiChannelMemorySystem] currentClockCycle = 154
current clock cycle = 154
current clock cycle = 154
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 232
[MultiChannelMemorySystem] currentClockCycle = 154
current clock cycle = 155
current clock cycle = 155
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 233
[MultiChannelMemorySystem] currentClockCycle = 155
current clock cycle = 156
current clock cycle = 156
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 234
[MultiChannelMemorySystem] currentClockCycle = 156
current clock cycle = 156
current clock cycle = 156
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 235
[MultiChannelMemorySystem] currentClockCycle = 156
[Callback] read complete: channel = 0, address = 0x1000, cycle = 156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 157
current clock cycle = 157
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 236
[MultiChannelMemorySystem] currentClockCycle = 157
current clock cycle = 158
current clock cycle = 158
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 237
[MultiChannelMemorySystem] currentClockCycle = 158
current clock cycle = 158
current clock cycle = 158
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 238
[MultiChannelMemorySystem] currentClockCycle = 158
current clock cycle = 159
current clock cycle = 159
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 239
[MultiChannelMemorySystem] currentClockCycle = 159
current clock cycle = 160
current clock cycle = 160
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 240
[MultiChannelMemorySystem] currentClockCycle = 160
current clock cycle = 160
current clock cycle = 160
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 241
[MultiChannelMemorySystem] currentClockCycle = 160
[Callback] read complete: channel = 0, address = 0x1000, cycle = 160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 161
current clock cycle = 161
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 242
[MultiChannelMemorySystem] currentClockCycle = 161
current clock cycle = 162
current clock cycle = 162
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 243
[MultiChannelMemorySystem] currentClockCycle = 162
current clock cycle = 162
current clock cycle = 162
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 244
[MultiChannelMemorySystem] currentClockCycle = 162
current clock cycle = 163
current clock cycle = 163
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 245
[MultiChannelMemorySystem] currentClockCycle = 163
current clock cycle = 164
current clock cycle = 164
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 246
[MultiChannelMemorySystem] currentClockCycle = 164
current clock cycle = 164
current clock cycle = 164
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 247
[MultiChannelMemorySystem] currentClockCycle = 164
[Callback] read complete: channel = 0, address = 0x1000, cycle = 164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 165
current clock cycle = 165
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 248
[MultiChannelMemorySystem] currentClockCycle = 165
current clock cycle = 166
current clock cycle = 166
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 249
[MultiChannelMemorySystem] currentClockCycle = 166
current clock cycle = 166
current clock cycle = 166
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 250
[MultiChannelMemorySystem] currentClockCycle = 166
current clock cycle = 167
current clock cycle = 167
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 251
[MultiChannelMemorySystem] currentClockCycle = 167
current clock cycle = 168
current clock cycle = 168
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 252
[MultiChannelMemorySystem] currentClockCycle = 168
current clock cycle = 168
current clock cycle = 168
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 253
[MultiChannelMemorySystem] currentClockCycle = 168
[Callback] read complete: channel = 0, address = 0x1000, cycle = 168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 169
current clock cycle = 169
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 254
[MultiChannelMemorySystem] currentClockCycle = 169
current clock cycle = 170
current clock cycle = 170
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 255
[MultiChannelMemorySystem] currentClockCycle = 170
current clock cycle = 170
current clock cycle = 170
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 256
[MultiChannelMemorySystem] currentClockCycle = 170
current clock cycle = 171
current clock cycle = 171
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 257
[MultiChannelMemorySystem] currentClockCycle = 171
current clock cycle = 172
current clock cycle = 172
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 258
[MultiChannelMemorySystem] currentClockCycle = 172
current clock cycle = 172
current clock cycle = 172
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 259
[MultiChannelMemorySystem] currentClockCycle = 172
[Callback] read complete: channel = 0, address = 0x1000, cycle = 172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 173
current clock cycle = 173
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 260
[MultiChannelMemorySystem] currentClockCycle = 173
current clock cycle = 174
current clock cycle = 174
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 261
[MultiChannelMemorySystem] currentClockCycle = 174
current clock cycle = 174
current clock cycle = 174
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 262
[MultiChannelMemorySystem] currentClockCycle = 174
current clock cycle = 175
current clock cycle = 175
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 263
[MultiChannelMemorySystem] currentClockCycle = 175
current clock cycle = 176
current clock cycle = 176
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 264
[MultiChannelMemorySystem] currentClockCycle = 176
current clock cycle = 176
current clock cycle = 176
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 265
[MultiChannelMemorySystem] currentClockCycle = 176
current clock cycle = 177
current clock cycle = 177
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 266
[MultiChannelMemorySystem] currentClockCycle = 177
current clock cycle = 178
current clock cycle = 178
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 267
[MultiChannelMemorySystem] currentClockCycle = 178
current clock cycle = 178
current clock cycle = 178
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 268
[MultiChannelMemorySystem] currentClockCycle = 178
current clock cycle = 179
current clock cycle = 179
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 269
[MultiChannelMemorySystem] currentClockCycle = 179
current clock cycle = 180
current clock cycle = 180
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 270
[MultiChannelMemorySystem] currentClockCycle = 180
current clock cycle = 180
current clock cycle = 180
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 271
[MultiChannelMemorySystem] currentClockCycle = 180
current clock cycle = 181
current clock cycle = 181
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 272
[MultiChannelMemorySystem] currentClockCycle = 181
current clock cycle = 182
current clock cycle = 182
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 273
[MultiChannelMemorySystem] currentClockCycle = 182
current clock cycle = 182
current clock cycle = 182
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 274
[MultiChannelMemorySystem] currentClockCycle = 182
current clock cycle = 183
current clock cycle = 183
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 275
[MultiChannelMemorySystem] currentClockCycle = 183
current clock cycle = 184
current clock cycle = 184
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 276
[MultiChannelMemorySystem] currentClockCycle = 184
current clock cycle = 184
current clock cycle = 184
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 277
[MultiChannelMemorySystem] currentClockCycle = 184
current clock cycle = 185
current clock cycle = 185
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 278
[MultiChannelMemorySystem] currentClockCycle = 185
current clock cycle = 186
current clock cycle = 186
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 279
[MultiChannelMemorySystem] currentClockCycle = 186
current clock cycle = 186
current clock cycle = 186
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 280
[MultiChannelMemorySystem] currentClockCycle = 186
current clock cycle = 187
current clock cycle = 187
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 281
[MultiChannelMemorySystem] currentClockCycle = 187
current clock cycle = 188
current clock cycle = 188
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 282
[MultiChannelMemorySystem] currentClockCycle = 188
current clock cycle = 188
current clock cycle = 188
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 283
[MultiChannelMemorySystem] currentClockCycle = 188
current clock cycle = 189
current clock cycle = 189
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 284
[MultiChannelMemorySystem] currentClockCycle = 189
current clock cycle = 190
current clock cycle = 190
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 285
[MultiChannelMemorySystem] currentClockCycle = 190
current clock cycle = 190
current clock cycle = 190
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 286
[MultiChannelMemorySystem] currentClockCycle = 190
current clock cycle = 191
current clock cycle = 191
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 287
[MultiChannelMemorySystem] currentClockCycle = 191
current clock cycle = 192
current clock cycle = 192
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 288
[MultiChannelMemorySystem] currentClockCycle = 192
current clock cycle = 192
current clock cycle = 192
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 289
[MultiChannelMemorySystem] currentClockCycle = 192
current clock cycle = 193
current clock cycle = 193
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 290
[MultiChannelMemorySystem] currentClockCycle = 193
current clock cycle = 194
current clock cycle = 194
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 291
[MultiChannelMemorySystem] currentClockCycle = 194
current clock cycle = 194
current clock cycle = 194
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 292
[MultiChannelMemorySystem] currentClockCycle = 194
current clock cycle = 195
current clock cycle = 195
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 293
[MultiChannelMemorySystem] currentClockCycle = 195
current clock cycle = 196
current clock cycle = 196
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 294
[MultiChannelMemorySystem] currentClockCycle = 196
current clock cycle = 196
current clock cycle = 196
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 295
[MultiChannelMemorySystem] currentClockCycle = 196
current clock cycle = 197
current clock cycle = 197
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 296
[MultiChannelMemorySystem] currentClockCycle = 197
[Callback] read complete: channel = 0, address = 0x1000, cycle = 197
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 198
current clock cycle = 198
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 297
[MultiChannelMemorySystem] currentClockCycle = 198
current clock cycle = 198
current clock cycle = 198
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 298
[MultiChannelMemorySystem] currentClockCycle = 198
current clock cycle = 199
current clock cycle = 199
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 299
[MultiChannelMemorySystem] currentClockCycle = 199
current clock cycle = 200
current clock cycle = 200
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 300
[MultiChannelMemorySystem] currentClockCycle = 200
current clock cycle = 200
current clock cycle = 200
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 301
[MultiChannelMemorySystem] currentClockCycle = 200
current clock cycle = 201
current clock cycle = 201
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 302
[MultiChannelMemorySystem] currentClockCycle = 201
[Callback] read complete: channel = 0, address = 0x1000, cycle = 201
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 202
current clock cycle = 202
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 303
[MultiChannelMemorySystem] currentClockCycle = 202
current clock cycle = 202
current clock cycle = 202
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 304
[MultiChannelMemorySystem] currentClockCycle = 202
current clock cycle = 203
current clock cycle = 203
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 305
[MultiChannelMemorySystem] currentClockCycle = 203
current clock cycle = 204
current clock cycle = 204
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 306
[MultiChannelMemorySystem] currentClockCycle = 204
current clock cycle = 204
current clock cycle = 204
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 307
[MultiChannelMemorySystem] currentClockCycle = 204
current clock cycle = 205
current clock cycle = 205
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 308
[MultiChannelMemorySystem] currentClockCycle = 205
[Callback] read complete: channel = 0, address = 0x1000, cycle = 205
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 206
current clock cycle = 206
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 309
[MultiChannelMemorySystem] currentClockCycle = 206
current clock cycle = 206
current clock cycle = 206
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 310
[MultiChannelMemorySystem] currentClockCycle = 206
current clock cycle = 207
current clock cycle = 207
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 311
[MultiChannelMemorySystem] currentClockCycle = 207
current clock cycle = 208
current clock cycle = 208
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 312
[MultiChannelMemorySystem] currentClockCycle = 208
current clock cycle = 208
current clock cycle = 208
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 313
[MultiChannelMemorySystem] currentClockCycle = 208
current clock cycle = 209
current clock cycle = 209
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 314
[MultiChannelMemorySystem] currentClockCycle = 209
[Callback] read complete: channel = 0, address = 0x1000, cycle = 209
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 210
current clock cycle = 210
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 315
[MultiChannelMemorySystem] currentClockCycle = 210
current clock cycle = 210
current clock cycle = 210
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 316
[MultiChannelMemorySystem] currentClockCycle = 210
current clock cycle = 211
current clock cycle = 211
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 317
[MultiChannelMemorySystem] currentClockCycle = 211
current clock cycle = 212
current clock cycle = 212
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 318
[MultiChannelMemorySystem] currentClockCycle = 212
current clock cycle = 212
current clock cycle = 212
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 319
[MultiChannelMemorySystem] currentClockCycle = 212
current clock cycle = 213
current clock cycle = 213
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 320
[MultiChannelMemorySystem] currentClockCycle = 213
[Callback] read complete: channel = 0, address = 0x1000, cycle = 213
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 214
current clock cycle = 214
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 321
[MultiChannelMemorySystem] currentClockCycle = 214
current clock cycle = 214
current clock cycle = 214
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 322
[MultiChannelMemorySystem] currentClockCycle = 214
current clock cycle = 215
current clock cycle = 215
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 323
[MultiChannelMemorySystem] currentClockCycle = 215
current clock cycle = 216
current clock cycle = 216
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 324
[MultiChannelMemorySystem] currentClockCycle = 216
current clock cycle = 216
current clock cycle = 216
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 325
[MultiChannelMemorySystem] currentClockCycle = 216
current clock cycle = 217
current clock cycle = 217
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 326
[MultiChannelMemorySystem] currentClockCycle = 217
current clock cycle = 218
current clock cycle = 218
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 327
[MultiChannelMemorySystem] currentClockCycle = 218
current clock cycle = 218
current clock cycle = 218
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 328
[MultiChannelMemorySystem] currentClockCycle = 218
current clock cycle = 219
current clock cycle = 219
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 329
[MultiChannelMemorySystem] currentClockCycle = 219
current clock cycle = 220
current clock cycle = 220
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 330
[MultiChannelMemorySystem] currentClockCycle = 220
current clock cycle = 220
current clock cycle = 220
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 331
[MultiChannelMemorySystem] currentClockCycle = 220
current clock cycle = 221
current clock cycle = 221
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 332
[MultiChannelMemorySystem] currentClockCycle = 221
current clock cycle = 222
current clock cycle = 222
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 333
[MultiChannelMemorySystem] currentClockCycle = 222
current clock cycle = 222
current clock cycle = 222
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 334
[MultiChannelMemorySystem] currentClockCycle = 222
current clock cycle = 223
current clock cycle = 223
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 335
[MultiChannelMemorySystem] currentClockCycle = 223
current clock cycle = 224
current clock cycle = 224
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 336
[MultiChannelMemorySystem] currentClockCycle = 224
current clock cycle = 224
current clock cycle = 224
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 337
[MultiChannelMemorySystem] currentClockCycle = 224
current clock cycle = 225
current clock cycle = 225
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 338
[MultiChannelMemorySystem] currentClockCycle = 225
current clock cycle = 226
current clock cycle = 226
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 339
[MultiChannelMemorySystem] currentClockCycle = 226
current clock cycle = 226
current clock cycle = 226
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 340
[MultiChannelMemorySystem] currentClockCycle = 226
current clock cycle = 227
current clock cycle = 227
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 341
[MultiChannelMemorySystem] currentClockCycle = 227
current clock cycle = 228
current clock cycle = 228
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 342
[MultiChannelMemorySystem] currentClockCycle = 228
current clock cycle = 228
current clock cycle = 228
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 343
[MultiChannelMemorySystem] currentClockCycle = 228
current clock cycle = 229
current clock cycle = 229
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 344
[MultiChannelMemorySystem] currentClockCycle = 229
current clock cycle = 230
current clock cycle = 230
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 345
[MultiChannelMemorySystem] currentClockCycle = 230
current clock cycle = 230
current clock cycle = 230
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 346
[MultiChannelMemorySystem] currentClockCycle = 230
current clock cycle = 231
current clock cycle = 231
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 347
[MultiChannelMemorySystem] currentClockCycle = 231
current clock cycle = 232
current clock cycle = 232
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 348
[MultiChannelMemorySystem] currentClockCycle = 232
current clock cycle = 232
current clock cycle = 232
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 349
[MultiChannelMemorySystem] currentClockCycle = 232
current clock cycle = 233
current clock cycle = 233
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 350
[MultiChannelMemorySystem] currentClockCycle = 233
current clock cycle = 234
current clock cycle = 234
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 351
[MultiChannelMemorySystem] currentClockCycle = 234
current clock cycle = 234
current clock cycle = 234
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 352
[MultiChannelMemorySystem] currentClockCycle = 234
current clock cycle = 235
current clock cycle = 235
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 353
[MultiChannelMemorySystem] currentClockCycle = 235
current clock cycle = 236
current clock cycle = 236
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 354
[MultiChannelMemorySystem] currentClockCycle = 236
current clock cycle = 236
current clock cycle = 236
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 355
[MultiChannelMemorySystem] currentClockCycle = 236
current clock cycle = 237
current clock cycle = 237
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 356
[MultiChannelMemorySystem] currentClockCycle = 237
current clock cycle = 238
current clock cycle = 238
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 357
[MultiChannelMemorySystem] currentClockCycle = 238
current clock cycle = 238
current clock cycle = 238
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 358
[MultiChannelMemorySystem] currentClockCycle = 238
[Callback] read complete: channel = 0, address = 0x1000, cycle = 238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 239
current clock cycle = 239
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 359
[MultiChannelMemorySystem] currentClockCycle = 239
current clock cycle = 240
current clock cycle = 240
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 360
[MultiChannelMemorySystem] currentClockCycle = 240
current clock cycle = 240
current clock cycle = 240
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 361
[MultiChannelMemorySystem] currentClockCycle = 240
current clock cycle = 241
current clock cycle = 241
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 362
[MultiChannelMemorySystem] currentClockCycle = 241
current clock cycle = 242
current clock cycle = 242
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 363
[MultiChannelMemorySystem] currentClockCycle = 242
current clock cycle = 242
current clock cycle = 242
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 364
[MultiChannelMemorySystem] currentClockCycle = 242
[Callback] read complete: channel = 0, address = 0x1000, cycle = 242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 243
current clock cycle = 243
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 365
[MultiChannelMemorySystem] currentClockCycle = 243
current clock cycle = 244
current clock cycle = 244
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 366
[MultiChannelMemorySystem] currentClockCycle = 244
current clock cycle = 244
current clock cycle = 244
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 367
[MultiChannelMemorySystem] currentClockCycle = 244
current clock cycle = 245
current clock cycle = 245
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 368
[MultiChannelMemorySystem] currentClockCycle = 245
current clock cycle = 246
current clock cycle = 246
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 369
[MultiChannelMemorySystem] currentClockCycle = 246
current clock cycle = 246
current clock cycle = 246
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 370
[MultiChannelMemorySystem] currentClockCycle = 246
[Callback] read complete: channel = 0, address = 0x1000, cycle = 246
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 247
current clock cycle = 247
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 371
[MultiChannelMemorySystem] currentClockCycle = 247
current clock cycle = 248
current clock cycle = 248
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 372
[MultiChannelMemorySystem] currentClockCycle = 248
current clock cycle = 248
current clock cycle = 248
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 373
[MultiChannelMemorySystem] currentClockCycle = 248
current clock cycle = 249
current clock cycle = 249
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 374
[MultiChannelMemorySystem] currentClockCycle = 249
current clock cycle = 250
current clock cycle = 250
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 375
[MultiChannelMemorySystem] currentClockCycle = 250
current clock cycle = 250
current clock cycle = 250
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 376
[MultiChannelMemorySystem] currentClockCycle = 250
[Callback] read complete: channel = 0, address = 0x1000, cycle = 250
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 251
current clock cycle = 251
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 377
[MultiChannelMemorySystem] currentClockCycle = 251
current clock cycle = 252
current clock cycle = 252
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 378
[MultiChannelMemorySystem] currentClockCycle = 252
current clock cycle = 252
current clock cycle = 252
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 379
[MultiChannelMemorySystem] currentClockCycle = 252
current clock cycle = 253
current clock cycle = 253
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 380
[MultiChannelMemorySystem] currentClockCycle = 253
current clock cycle = 254
current clock cycle = 254
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 381
[MultiChannelMemorySystem] currentClockCycle = 254
current clock cycle = 254
current clock cycle = 254
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 382
[MultiChannelMemorySystem] currentClockCycle = 254
[Callback] read complete: channel = 0, address = 0x1000, cycle = 254
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 255
current clock cycle = 255
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 383
[MultiChannelMemorySystem] currentClockCycle = 255
current clock cycle = 256
current clock cycle = 256
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 384
[MultiChannelMemorySystem] currentClockCycle = 256
current clock cycle = 256
current clock cycle = 256
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 385
[MultiChannelMemorySystem] currentClockCycle = 256
current clock cycle = 257
current clock cycle = 257
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 386
[MultiChannelMemorySystem] currentClockCycle = 257
current clock cycle = 258
current clock cycle = 258
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 387
[MultiChannelMemorySystem] currentClockCycle = 258
current clock cycle = 258
current clock cycle = 258
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 388
[MultiChannelMemorySystem] currentClockCycle = 258
current clock cycle = 259
current clock cycle = 259
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 389
[MultiChannelMemorySystem] currentClockCycle = 259
current clock cycle = 260
current clock cycle = 260
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 390
[MultiChannelMemorySystem] currentClockCycle = 260
current clock cycle = 260
current clock cycle = 260
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 391
[MultiChannelMemorySystem] currentClockCycle = 260
current clock cycle = 261
current clock cycle = 261
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 392
[MultiChannelMemorySystem] currentClockCycle = 261
current clock cycle = 262
current clock cycle = 262
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 393
[MultiChannelMemorySystem] currentClockCycle = 262
current clock cycle = 262
current clock cycle = 262
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 394
[MultiChannelMemorySystem] currentClockCycle = 262
current clock cycle = 263
current clock cycle = 263
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 395
[MultiChannelMemorySystem] currentClockCycle = 263
current clock cycle = 264
current clock cycle = 264
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 396
[MultiChannelMemorySystem] currentClockCycle = 264
current clock cycle = 264
current clock cycle = 264
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 397
[MultiChannelMemorySystem] currentClockCycle = 264
current clock cycle = 265
current clock cycle = 265
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 398
[MultiChannelMemorySystem] currentClockCycle = 265
current clock cycle = 266
current clock cycle = 266
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 399
[MultiChannelMemorySystem] currentClockCycle = 266
current clock cycle = 266
current clock cycle = 266
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 400
[MultiChannelMemorySystem] currentClockCycle = 266
current clock cycle = 267
current clock cycle = 267
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 401
[MultiChannelMemorySystem] currentClockCycle = 267
current clock cycle = 268
current clock cycle = 268
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 402
[MultiChannelMemorySystem] currentClockCycle = 268
current clock cycle = 268
current clock cycle = 268
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 403
[MultiChannelMemorySystem] currentClockCycle = 268
current clock cycle = 269
current clock cycle = 269
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 404
[MultiChannelMemorySystem] currentClockCycle = 269
current clock cycle = 270
current clock cycle = 270
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 405
[MultiChannelMemorySystem] currentClockCycle = 270
current clock cycle = 270
current clock cycle = 270
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 406
[MultiChannelMemorySystem] currentClockCycle = 270
current clock cycle = 271
current clock cycle = 271
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 407
[MultiChannelMemorySystem] currentClockCycle = 271
current clock cycle = 272
current clock cycle = 272
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 408
[MultiChannelMemorySystem] currentClockCycle = 272
current clock cycle = 272
current clock cycle = 272
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 409
[MultiChannelMemorySystem] currentClockCycle = 272
current clock cycle = 273
current clock cycle = 273
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 410
[MultiChannelMemorySystem] currentClockCycle = 273
current clock cycle = 274
current clock cycle = 274
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 411
[MultiChannelMemorySystem] currentClockCycle = 274
current clock cycle = 274
current clock cycle = 274
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 412
[MultiChannelMemorySystem] currentClockCycle = 274
current clock cycle = 275
current clock cycle = 275
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 413
[MultiChannelMemorySystem] currentClockCycle = 275
current clock cycle = 276
current clock cycle = 276
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 414
[MultiChannelMemorySystem] currentClockCycle = 276
current clock cycle = 276
current clock cycle = 276
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 415
[MultiChannelMemorySystem] currentClockCycle = 276
current clock cycle = 277
current clock cycle = 277
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 416
[MultiChannelMemorySystem] currentClockCycle = 277
current clock cycle = 278
current clock cycle = 278
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 417
[MultiChannelMemorySystem] currentClockCycle = 278
current clock cycle = 278
current clock cycle = 278
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 418
[MultiChannelMemorySystem] currentClockCycle = 278
current clock cycle = 279
current clock cycle = 279
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 419
[MultiChannelMemorySystem] currentClockCycle = 279
[Callback] read complete: channel = 0, address = 0x1000, cycle = 279
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 280
current clock cycle = 280
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 420
[MultiChannelMemorySystem] currentClockCycle = 280
current clock cycle = 280
current clock cycle = 280
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 421
[MultiChannelMemorySystem] currentClockCycle = 280
current clock cycle = 281
current clock cycle = 281
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 422
[MultiChannelMemorySystem] currentClockCycle = 281
current clock cycle = 282
current clock cycle = 282
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 423
[MultiChannelMemorySystem] currentClockCycle = 282
current clock cycle = 282
current clock cycle = 282
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 424
[MultiChannelMemorySystem] currentClockCycle = 282
current clock cycle = 283
current clock cycle = 283
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 425
[MultiChannelMemorySystem] currentClockCycle = 283
[Callback] read complete: channel = 0, address = 0x1000, cycle = 283
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 284
current clock cycle = 284
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 426
[MultiChannelMemorySystem] currentClockCycle = 284
current clock cycle = 284
current clock cycle = 284
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 427
[MultiChannelMemorySystem] currentClockCycle = 284
current clock cycle = 285
current clock cycle = 285
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 428
[MultiChannelMemorySystem] currentClockCycle = 285
current clock cycle = 286
current clock cycle = 286
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 429
[MultiChannelMemorySystem] currentClockCycle = 286
current clock cycle = 286
current clock cycle = 286
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 430
[MultiChannelMemorySystem] currentClockCycle = 286
current clock cycle = 287
current clock cycle = 287
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 431
[MultiChannelMemorySystem] currentClockCycle = 287
[Callback] read complete: channel = 0, address = 0x1000, cycle = 287
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 288
current clock cycle = 288
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 432
[MultiChannelMemorySystem] currentClockCycle = 288
current clock cycle = 288
current clock cycle = 288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 433
[MultiChannelMemorySystem] currentClockCycle = 288
current clock cycle = 289
current clock cycle = 289
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 434
[MultiChannelMemorySystem] currentClockCycle = 289
current clock cycle = 290
current clock cycle = 290
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 435
[MultiChannelMemorySystem] currentClockCycle = 290
current clock cycle = 290
current clock cycle = 290
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 436
[MultiChannelMemorySystem] currentClockCycle = 290
current clock cycle = 291
current clock cycle = 291
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 437
[MultiChannelMemorySystem] currentClockCycle = 291
[Callback] read complete: channel = 0, address = 0x1000, cycle = 291
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 292
current clock cycle = 292
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 438
[MultiChannelMemorySystem] currentClockCycle = 292
current clock cycle = 292
current clock cycle = 292
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 439
[MultiChannelMemorySystem] currentClockCycle = 292
current clock cycle = 293
current clock cycle = 293
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 440
[MultiChannelMemorySystem] currentClockCycle = 293
current clock cycle = 294
current clock cycle = 294
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 441
[MultiChannelMemorySystem] currentClockCycle = 294
current clock cycle = 294
current clock cycle = 294
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 442
[MultiChannelMemorySystem] currentClockCycle = 294
current clock cycle = 295
current clock cycle = 295
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 443
[MultiChannelMemorySystem] currentClockCycle = 295
[Callback] read complete: channel = 0, address = 0x1000, cycle = 295
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 296
current clock cycle = 296
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 444
[MultiChannelMemorySystem] currentClockCycle = 296
current clock cycle = 296
current clock cycle = 296
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 445
[MultiChannelMemorySystem] currentClockCycle = 296
current clock cycle = 297
current clock cycle = 297
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 446
[MultiChannelMemorySystem] currentClockCycle = 297
current clock cycle = 298
current clock cycle = 298
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 447
[MultiChannelMemorySystem] currentClockCycle = 298
current clock cycle = 298
current clock cycle = 298
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 448
[MultiChannelMemorySystem] currentClockCycle = 298
current clock cycle = 299
current clock cycle = 299
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 449
[MultiChannelMemorySystem] currentClockCycle = 299
[Callback] read complete: channel = 0, address = 0x1040, cycle = 299
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 300
current clock cycle = 300
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 450
[MultiChannelMemorySystem] currentClockCycle = 300
current clock cycle = 300
current clock cycle = 300
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 451
[MultiChannelMemorySystem] currentClockCycle = 300
current clock cycle = 301
current clock cycle = 301
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 452
[MultiChannelMemorySystem] currentClockCycle = 301
current clock cycle = 302
current clock cycle = 302
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 453
[MultiChannelMemorySystem] currentClockCycle = 302
current clock cycle = 302
current clock cycle = 302
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 454
[MultiChannelMemorySystem] currentClockCycle = 302
current clock cycle = 303
current clock cycle = 303
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 455
[MultiChannelMemorySystem] currentClockCycle = 303
[Callback] read complete: channel = 0, address = 0x1040, cycle = 303
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 304
current clock cycle = 304
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 456
[MultiChannelMemorySystem] currentClockCycle = 304
current clock cycle = 304
current clock cycle = 304
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 457
[MultiChannelMemorySystem] currentClockCycle = 304
current clock cycle = 305
current clock cycle = 305
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 458
[MultiChannelMemorySystem] currentClockCycle = 305
current clock cycle = 306
current clock cycle = 306
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 459
[MultiChannelMemorySystem] currentClockCycle = 306
current clock cycle = 306
current clock cycle = 306
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 460
[MultiChannelMemorySystem] currentClockCycle = 306
current clock cycle = 307
current clock cycle = 307
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 461
[MultiChannelMemorySystem] currentClockCycle = 307
[Callback] read complete: channel = 0, address = 0x1040, cycle = 307
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 308
current clock cycle = 308
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 462
[MultiChannelMemorySystem] currentClockCycle = 308
current clock cycle = 308
current clock cycle = 308
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 463
[MultiChannelMemorySystem] currentClockCycle = 308
current clock cycle = 309
current clock cycle = 309
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 464
[MultiChannelMemorySystem] currentClockCycle = 309
current clock cycle = 310
current clock cycle = 310
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 465
[MultiChannelMemorySystem] currentClockCycle = 310
current clock cycle = 310
current clock cycle = 310
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 466
[MultiChannelMemorySystem] currentClockCycle = 310
current clock cycle = 311
current clock cycle = 311
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 467
[MultiChannelMemorySystem] currentClockCycle = 311
[Callback] read complete: channel = 0, address = 0x1040, cycle = 311
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 312
current clock cycle = 312
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 468
[MultiChannelMemorySystem] currentClockCycle = 312
current clock cycle = 312
current clock cycle = 312
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 469
[MultiChannelMemorySystem] currentClockCycle = 312
current clock cycle = 313
current clock cycle = 313
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 470
[MultiChannelMemorySystem] currentClockCycle = 313
current clock cycle = 314
current clock cycle = 314
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 471
[MultiChannelMemorySystem] currentClockCycle = 314
current clock cycle = 314
current clock cycle = 314
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 472
[MultiChannelMemorySystem] currentClockCycle = 314
current clock cycle = 315
current clock cycle = 315
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 473
[MultiChannelMemorySystem] currentClockCycle = 315
[Callback] read complete: channel = 0, address = 0x1040, cycle = 315
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 316
current clock cycle = 316
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 474
[MultiChannelMemorySystem] currentClockCycle = 316
current clock cycle = 316
current clock cycle = 316
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 475
[MultiChannelMemorySystem] currentClockCycle = 316
current clock cycle = 317
current clock cycle = 317
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 476
[MultiChannelMemorySystem] currentClockCycle = 317
current clock cycle = 318
current clock cycle = 318
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 477
[MultiChannelMemorySystem] currentClockCycle = 318
current clock cycle = 318
current clock cycle = 318
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 478
[MultiChannelMemorySystem] currentClockCycle = 318
current clock cycle = 319
current clock cycle = 319
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 479
[MultiChannelMemorySystem] currentClockCycle = 319
current clock cycle = 320
current clock cycle = 320
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 480
[MultiChannelMemorySystem] currentClockCycle = 320
current clock cycle = 320
current clock cycle = 320
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 481
[MultiChannelMemorySystem] currentClockCycle = 320
[Callback] read complete: channel = 0, address = 0x1000, cycle = 320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 321
current clock cycle = 321
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 482
[MultiChannelMemorySystem] currentClockCycle = 321
current clock cycle = 322
current clock cycle = 322
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 483
[MultiChannelMemorySystem] currentClockCycle = 322
current clock cycle = 322
current clock cycle = 322
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 484
[MultiChannelMemorySystem] currentClockCycle = 322
current clock cycle = 323
current clock cycle = 323
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 485
[MultiChannelMemorySystem] currentClockCycle = 323
current clock cycle = 324
current clock cycle = 324
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 486
[MultiChannelMemorySystem] currentClockCycle = 324
current clock cycle = 324
current clock cycle = 324
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 487
[MultiChannelMemorySystem] currentClockCycle = 324
[Callback] read complete: channel = 0, address = 0x1000, cycle = 324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 325
current clock cycle = 325
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 488
[MultiChannelMemorySystem] currentClockCycle = 325
current clock cycle = 326
current clock cycle = 326
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 489
[MultiChannelMemorySystem] currentClockCycle = 326
current clock cycle = 326
current clock cycle = 326
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 490
[MultiChannelMemorySystem] currentClockCycle = 326
current clock cycle = 327
current clock cycle = 327
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 491
[MultiChannelMemorySystem] currentClockCycle = 327
current clock cycle = 328
current clock cycle = 328
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 492
[MultiChannelMemorySystem] currentClockCycle = 328
current clock cycle = 328
current clock cycle = 328
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 493
[MultiChannelMemorySystem] currentClockCycle = 328
[Callback] read complete: channel = 0, address = 0x1000, cycle = 328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 329
current clock cycle = 329
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 494
[MultiChannelMemorySystem] currentClockCycle = 329
current clock cycle = 330
current clock cycle = 330
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 495
[MultiChannelMemorySystem] currentClockCycle = 330
current clock cycle = 330
current clock cycle = 330
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 496
[MultiChannelMemorySystem] currentClockCycle = 330
current clock cycle = 331
current clock cycle = 331
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 497
[MultiChannelMemorySystem] currentClockCycle = 331
current clock cycle = 332
current clock cycle = 332
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 498
[MultiChannelMemorySystem] currentClockCycle = 332
current clock cycle = 332
current clock cycle = 332
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 499
[MultiChannelMemorySystem] currentClockCycle = 332
[Callback] read complete: channel = 0, address = 0x1000, cycle = 332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 333
current clock cycle = 333
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 500
[MultiChannelMemorySystem] currentClockCycle = 333
current clock cycle = 334
current clock cycle = 334
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 501
[MultiChannelMemorySystem] currentClockCycle = 334
current clock cycle = 334
current clock cycle = 334
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 502
[MultiChannelMemorySystem] currentClockCycle = 334
current clock cycle = 335
current clock cycle = 335
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 503
[MultiChannelMemorySystem] currentClockCycle = 335
current clock cycle = 336
current clock cycle = 336
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 504
[MultiChannelMemorySystem] currentClockCycle = 336
current clock cycle = 336
current clock cycle = 336
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 505
[MultiChannelMemorySystem] currentClockCycle = 336
[Callback] read complete: channel = 0, address = 0x1000, cycle = 336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 337
current clock cycle = 337
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 506
[MultiChannelMemorySystem] currentClockCycle = 337
current clock cycle = 338
current clock cycle = 338
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 507
[MultiChannelMemorySystem] currentClockCycle = 338
current clock cycle = 338
current clock cycle = 338
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 508
[MultiChannelMemorySystem] currentClockCycle = 338
current clock cycle = 339
current clock cycle = 339
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 509
[MultiChannelMemorySystem] currentClockCycle = 339
current clock cycle = 340
current clock cycle = 340
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 510
[MultiChannelMemorySystem] currentClockCycle = 340
current clock cycle = 340
current clock cycle = 340
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 511
[MultiChannelMemorySystem] currentClockCycle = 340
current clock cycle = 341
current clock cycle = 341
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 512
[MultiChannelMemorySystem] currentClockCycle = 341
[Callback] read complete: channel = 0, address = 0x1040, cycle = 341
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 342
current clock cycle = 342
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 513
[MultiChannelMemorySystem] currentClockCycle = 342
current clock cycle = 342
current clock cycle = 342
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 514
[MultiChannelMemorySystem] currentClockCycle = 342
current clock cycle = 343
current clock cycle = 343
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 515
[MultiChannelMemorySystem] currentClockCycle = 343
current clock cycle = 344
current clock cycle = 344
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 516
[MultiChannelMemorySystem] currentClockCycle = 344
current clock cycle = 344
current clock cycle = 344
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 517
[MultiChannelMemorySystem] currentClockCycle = 344
current clock cycle = 345
current clock cycle = 345
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 518
[MultiChannelMemorySystem] currentClockCycle = 345
[Callback] read complete: channel = 0, address = 0x1040, cycle = 345
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 346
current clock cycle = 346
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 519
[MultiChannelMemorySystem] currentClockCycle = 346
current clock cycle = 346
current clock cycle = 346
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 520
[MultiChannelMemorySystem] currentClockCycle = 346
current clock cycle = 347
current clock cycle = 347
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 521
[MultiChannelMemorySystem] currentClockCycle = 347
current clock cycle = 348
current clock cycle = 348
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 522
[MultiChannelMemorySystem] currentClockCycle = 348
current clock cycle = 348
current clock cycle = 348
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 523
[MultiChannelMemorySystem] currentClockCycle = 348
current clock cycle = 349
current clock cycle = 349
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 524
[MultiChannelMemorySystem] currentClockCycle = 349
[Callback] read complete: channel = 0, address = 0x1040, cycle = 349
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 350
current clock cycle = 350
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 525
[MultiChannelMemorySystem] currentClockCycle = 350
current clock cycle = 350
current clock cycle = 350
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 526
[MultiChannelMemorySystem] currentClockCycle = 350
current clock cycle = 351
current clock cycle = 351
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 527
[MultiChannelMemorySystem] currentClockCycle = 351
current clock cycle = 352
current clock cycle = 352
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 528
[MultiChannelMemorySystem] currentClockCycle = 352
current clock cycle = 352
current clock cycle = 352
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 529
[MultiChannelMemorySystem] currentClockCycle = 352
current clock cycle = 353
current clock cycle = 353
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 530
[MultiChannelMemorySystem] currentClockCycle = 353
[Callback] read complete: channel = 0, address = 0x1040, cycle = 353
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 354
current clock cycle = 354
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 531
[MultiChannelMemorySystem] currentClockCycle = 354
current clock cycle = 354
current clock cycle = 354
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 532
[MultiChannelMemorySystem] currentClockCycle = 354
current clock cycle = 355
current clock cycle = 355
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 533
[MultiChannelMemorySystem] currentClockCycle = 355
current clock cycle = 356
current clock cycle = 356
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 534
[MultiChannelMemorySystem] currentClockCycle = 356
current clock cycle = 356
current clock cycle = 356
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 535
[MultiChannelMemorySystem] currentClockCycle = 356
current clock cycle = 357
current clock cycle = 357
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 536
[MultiChannelMemorySystem] currentClockCycle = 357
[Callback] read complete: channel = 0, address = 0x1040, cycle = 357
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 358
current clock cycle = 358
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 537
[MultiChannelMemorySystem] currentClockCycle = 358
current clock cycle = 358
current clock cycle = 358
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 538
[MultiChannelMemorySystem] currentClockCycle = 358
current clock cycle = 359
current clock cycle = 359
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 539
[MultiChannelMemorySystem] currentClockCycle = 359
current clock cycle = 360
current clock cycle = 360
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 540
[MultiChannelMemorySystem] currentClockCycle = 360
current clock cycle = 360
current clock cycle = 360
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 541
[MultiChannelMemorySystem] currentClockCycle = 360
current clock cycle = 361
current clock cycle = 361
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 542
[MultiChannelMemorySystem] currentClockCycle = 361
current clock cycle = 362
current clock cycle = 362
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 543
[MultiChannelMemorySystem] currentClockCycle = 362
current clock cycle = 362
current clock cycle = 362
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 544
[MultiChannelMemorySystem] currentClockCycle = 362
[Callback] read complete: channel = 0, address = 0x1000, cycle = 362
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 363
current clock cycle = 363
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 545
[MultiChannelMemorySystem] currentClockCycle = 363
current clock cycle = 364
current clock cycle = 364
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 546
[MultiChannelMemorySystem] currentClockCycle = 364
current clock cycle = 364
current clock cycle = 364
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 547
[MultiChannelMemorySystem] currentClockCycle = 364
current clock cycle = 365
current clock cycle = 365
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 548
[MultiChannelMemorySystem] currentClockCycle = 365
current clock cycle = 366
current clock cycle = 366
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 549
[MultiChannelMemorySystem] currentClockCycle = 366
current clock cycle = 366
current clock cycle = 366
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 550
[MultiChannelMemorySystem] currentClockCycle = 366
[Callback] read complete: channel = 0, address = 0x1000, cycle = 366
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 367
current clock cycle = 367
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 551
[MultiChannelMemorySystem] currentClockCycle = 367
current clock cycle = 368
current clock cycle = 368
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 552
[MultiChannelMemorySystem] currentClockCycle = 368
current clock cycle = 368
current clock cycle = 368
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 553
[MultiChannelMemorySystem] currentClockCycle = 368
current clock cycle = 369
current clock cycle = 369
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 554
[MultiChannelMemorySystem] currentClockCycle = 369
current clock cycle = 370
current clock cycle = 370
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 555
[MultiChannelMemorySystem] currentClockCycle = 370
current clock cycle = 370
current clock cycle = 370
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 556
[MultiChannelMemorySystem] currentClockCycle = 370
[Callback] read complete: channel = 0, address = 0x1000, cycle = 370
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 371
current clock cycle = 371
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 557
[MultiChannelMemorySystem] currentClockCycle = 371
current clock cycle = 372
current clock cycle = 372
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 558
[MultiChannelMemorySystem] currentClockCycle = 372
current clock cycle = 372
current clock cycle = 372
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 559
[MultiChannelMemorySystem] currentClockCycle = 372
current clock cycle = 373
current clock cycle = 373
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 560
[MultiChannelMemorySystem] currentClockCycle = 373
current clock cycle = 374
current clock cycle = 374
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 561
[MultiChannelMemorySystem] currentClockCycle = 374
current clock cycle = 374
current clock cycle = 374
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 562
[MultiChannelMemorySystem] currentClockCycle = 374
[Callback] read complete: channel = 0, address = 0x1000, cycle = 374
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 375
current clock cycle = 375
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 563
[MultiChannelMemorySystem] currentClockCycle = 375
current clock cycle = 376
current clock cycle = 376
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 564
[MultiChannelMemorySystem] currentClockCycle = 376
current clock cycle = 376
current clock cycle = 376
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 565
[MultiChannelMemorySystem] currentClockCycle = 376
current clock cycle = 377
current clock cycle = 377
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 566
[MultiChannelMemorySystem] currentClockCycle = 377
current clock cycle = 378
current clock cycle = 378
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 567
[MultiChannelMemorySystem] currentClockCycle = 378
current clock cycle = 378
current clock cycle = 378
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 568
[MultiChannelMemorySystem] currentClockCycle = 378
[Callback] read complete: channel = 0, address = 0x1000, cycle = 378
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 379
current clock cycle = 379
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 569
[MultiChannelMemorySystem] currentClockCycle = 379
current clock cycle = 380
current clock cycle = 380
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 570
[MultiChannelMemorySystem] currentClockCycle = 380
current clock cycle = 380
current clock cycle = 380
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 571
[MultiChannelMemorySystem] currentClockCycle = 380
current clock cycle = 381
current clock cycle = 381
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 572
[MultiChannelMemorySystem] currentClockCycle = 381
current clock cycle = 382
current clock cycle = 382
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 573
[MultiChannelMemorySystem] currentClockCycle = 382
current clock cycle = 382
current clock cycle = 382
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 574
[MultiChannelMemorySystem] currentClockCycle = 382
current clock cycle = 383
current clock cycle = 383
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 575
[MultiChannelMemorySystem] currentClockCycle = 383
[Callback] read complete: channel = 0, address = 0x1040, cycle = 383
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 384
current clock cycle = 384
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 576
[MultiChannelMemorySystem] currentClockCycle = 384
current clock cycle = 384
current clock cycle = 384
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 577
[MultiChannelMemorySystem] currentClockCycle = 384
current clock cycle = 385
current clock cycle = 385
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 578
[MultiChannelMemorySystem] currentClockCycle = 385
current clock cycle = 386
current clock cycle = 386
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 579
[MultiChannelMemorySystem] currentClockCycle = 386
current clock cycle = 386
current clock cycle = 386
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 580
[MultiChannelMemorySystem] currentClockCycle = 386
current clock cycle = 387
current clock cycle = 387
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 581
[MultiChannelMemorySystem] currentClockCycle = 387
[Callback] read complete: channel = 0, address = 0x1040, cycle = 387
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 388
current clock cycle = 388
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 582
[MultiChannelMemorySystem] currentClockCycle = 388
current clock cycle = 388
current clock cycle = 388
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 583
[MultiChannelMemorySystem] currentClockCycle = 388
current clock cycle = 389
current clock cycle = 389
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 584
[MultiChannelMemorySystem] currentClockCycle = 389
current clock cycle = 390
current clock cycle = 390
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 585
[MultiChannelMemorySystem] currentClockCycle = 390
current clock cycle = 390
current clock cycle = 390
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 586
[MultiChannelMemorySystem] currentClockCycle = 390
current clock cycle = 391
current clock cycle = 391
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 587
[MultiChannelMemorySystem] currentClockCycle = 391
[Callback] read complete: channel = 0, address = 0x1040, cycle = 391
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 392
current clock cycle = 392
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 588
[MultiChannelMemorySystem] currentClockCycle = 392
current clock cycle = 392
current clock cycle = 392
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 589
[MultiChannelMemorySystem] currentClockCycle = 392
current clock cycle = 393
current clock cycle = 393
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 590
[MultiChannelMemorySystem] currentClockCycle = 393
current clock cycle = 394
current clock cycle = 394
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 591
[MultiChannelMemorySystem] currentClockCycle = 394
current clock cycle = 394
current clock cycle = 394
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 592
[MultiChannelMemorySystem] currentClockCycle = 394
current clock cycle = 395
current clock cycle = 395
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 593
[MultiChannelMemorySystem] currentClockCycle = 395
[Callback] read complete: channel = 0, address = 0x1040, cycle = 395
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 396
current clock cycle = 396
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 594
[MultiChannelMemorySystem] currentClockCycle = 396
current clock cycle = 396
current clock cycle = 396
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 595
[MultiChannelMemorySystem] currentClockCycle = 396
current clock cycle = 397
current clock cycle = 397
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 596
[MultiChannelMemorySystem] currentClockCycle = 397
current clock cycle = 398
current clock cycle = 398
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 597
[MultiChannelMemorySystem] currentClockCycle = 398
current clock cycle = 398
current clock cycle = 398
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 598
[MultiChannelMemorySystem] currentClockCycle = 398
current clock cycle = 399
current clock cycle = 399
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 599
[MultiChannelMemorySystem] currentClockCycle = 399
[Callback] read complete: channel = 0, address = 0x1040, cycle = 399
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 400
current clock cycle = 400
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 600
[MultiChannelMemorySystem] currentClockCycle = 400
current clock cycle = 400
current clock cycle = 400
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 601
[MultiChannelMemorySystem] currentClockCycle = 400
current clock cycle = 401
current clock cycle = 401
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 602
[MultiChannelMemorySystem] currentClockCycle = 401
current clock cycle = 402
current clock cycle = 402
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 603
[MultiChannelMemorySystem] currentClockCycle = 402
current clock cycle = 402
current clock cycle = 402
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 604
[MultiChannelMemorySystem] currentClockCycle = 402
current clock cycle = 403
current clock cycle = 403
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 605
[MultiChannelMemorySystem] currentClockCycle = 403
current clock cycle = 404
current clock cycle = 404
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 606
[MultiChannelMemorySystem] currentClockCycle = 404
current clock cycle = 404
current clock cycle = 404
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 607
[MultiChannelMemorySystem] currentClockCycle = 404
[Callback] read complete: channel = 0, address = 0x1000, cycle = 404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 405
current clock cycle = 405
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 608
[MultiChannelMemorySystem] currentClockCycle = 405
current clock cycle = 406
current clock cycle = 406
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 609
[MultiChannelMemorySystem] currentClockCycle = 406
current clock cycle = 406
current clock cycle = 406
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 610
[MultiChannelMemorySystem] currentClockCycle = 406
current clock cycle = 407
current clock cycle = 407
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 611
[MultiChannelMemorySystem] currentClockCycle = 407
current clock cycle = 408
current clock cycle = 408
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 612
[MultiChannelMemorySystem] currentClockCycle = 408
current clock cycle = 408
current clock cycle = 408
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 613
[MultiChannelMemorySystem] currentClockCycle = 408
[Callback] read complete: channel = 0, address = 0x1000, cycle = 408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 409
current clock cycle = 409
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 614
[MultiChannelMemorySystem] currentClockCycle = 409
current clock cycle = 410
current clock cycle = 410
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 615
[MultiChannelMemorySystem] currentClockCycle = 410
current clock cycle = 410
current clock cycle = 410
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 616
[MultiChannelMemorySystem] currentClockCycle = 410
current clock cycle = 411
current clock cycle = 411
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 617
[MultiChannelMemorySystem] currentClockCycle = 411
current clock cycle = 412
current clock cycle = 412
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 618
[MultiChannelMemorySystem] currentClockCycle = 412
current clock cycle = 412
current clock cycle = 412
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 619
[MultiChannelMemorySystem] currentClockCycle = 412
[Callback] read complete: channel = 0, address = 0x1000, cycle = 412
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 413
current clock cycle = 413
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 620
[MultiChannelMemorySystem] currentClockCycle = 413
current clock cycle = 414
current clock cycle = 414
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 621
[MultiChannelMemorySystem] currentClockCycle = 414
current clock cycle = 414
current clock cycle = 414
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 622
[MultiChannelMemorySystem] currentClockCycle = 414
current clock cycle = 415
current clock cycle = 415
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 623
[MultiChannelMemorySystem] currentClockCycle = 415
current clock cycle = 416
current clock cycle = 416
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 624
[MultiChannelMemorySystem] currentClockCycle = 416
current clock cycle = 416
current clock cycle = 416
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 625
[MultiChannelMemorySystem] currentClockCycle = 416
[Callback] read complete: channel = 0, address = 0x1000, cycle = 416
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 417
current clock cycle = 417
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 626
[MultiChannelMemorySystem] currentClockCycle = 417
current clock cycle = 418
current clock cycle = 418
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 627
[MultiChannelMemorySystem] currentClockCycle = 418
current clock cycle = 418
current clock cycle = 418
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 628
[MultiChannelMemorySystem] currentClockCycle = 418
current clock cycle = 419
current clock cycle = 419
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 629
[MultiChannelMemorySystem] currentClockCycle = 419
current clock cycle = 420
current clock cycle = 420
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 630
[MultiChannelMemorySystem] currentClockCycle = 420
current clock cycle = 420
current clock cycle = 420
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 631
[MultiChannelMemorySystem] currentClockCycle = 420
[Callback] read complete: channel = 0, address = 0x1000, cycle = 420
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 421
current clock cycle = 421
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 632
[MultiChannelMemorySystem] currentClockCycle = 421
current clock cycle = 422
current clock cycle = 422
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 633
[MultiChannelMemorySystem] currentClockCycle = 422
current clock cycle = 422
current clock cycle = 422
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 634
[MultiChannelMemorySystem] currentClockCycle = 422
current clock cycle = 423
current clock cycle = 423
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 635
[MultiChannelMemorySystem] currentClockCycle = 423
current clock cycle = 424
current clock cycle = 424
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 636
[MultiChannelMemorySystem] currentClockCycle = 424
current clock cycle = 424
current clock cycle = 424
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 637
[MultiChannelMemorySystem] currentClockCycle = 424
current clock cycle = 425
current clock cycle = 425
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 638
[MultiChannelMemorySystem] currentClockCycle = 425
[Callback] read complete: channel = 0, address = 0x1040, cycle = 425
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 426
current clock cycle = 426
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 639
[MultiChannelMemorySystem] currentClockCycle = 426
current clock cycle = 426
current clock cycle = 426
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 640
[MultiChannelMemorySystem] currentClockCycle = 426
current clock cycle = 427
current clock cycle = 427
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 641
[MultiChannelMemorySystem] currentClockCycle = 427
current clock cycle = 428
current clock cycle = 428
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 642
[MultiChannelMemorySystem] currentClockCycle = 428
current clock cycle = 428
current clock cycle = 428
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 643
[MultiChannelMemorySystem] currentClockCycle = 428
current clock cycle = 429
current clock cycle = 429
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 644
[MultiChannelMemorySystem] currentClockCycle = 429
[Callback] read complete: channel = 0, address = 0x1040, cycle = 429
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 430
current clock cycle = 430
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 645
[MultiChannelMemorySystem] currentClockCycle = 430
current clock cycle = 430
current clock cycle = 430
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 646
[MultiChannelMemorySystem] currentClockCycle = 430
current clock cycle = 431
current clock cycle = 431
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 647
[MultiChannelMemorySystem] currentClockCycle = 431
current clock cycle = 432
current clock cycle = 432
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 648
[MultiChannelMemorySystem] currentClockCycle = 432
current clock cycle = 432
current clock cycle = 432
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 649
[MultiChannelMemorySystem] currentClockCycle = 432
current clock cycle = 433
current clock cycle = 433
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 650
[MultiChannelMemorySystem] currentClockCycle = 433
[Callback] read complete: channel = 0, address = 0x1040, cycle = 433
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 434
current clock cycle = 434
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 651
[MultiChannelMemorySystem] currentClockCycle = 434
current clock cycle = 434
current clock cycle = 434
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 652
[MultiChannelMemorySystem] currentClockCycle = 434
current clock cycle = 435
current clock cycle = 435
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 653
[MultiChannelMemorySystem] currentClockCycle = 435
current clock cycle = 436
current clock cycle = 436
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 654
[MultiChannelMemorySystem] currentClockCycle = 436
current clock cycle = 436
current clock cycle = 436
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 655
[MultiChannelMemorySystem] currentClockCycle = 436
current clock cycle = 437
current clock cycle = 437
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 656
[MultiChannelMemorySystem] currentClockCycle = 437
[Callback] read complete: channel = 0, address = 0x1040, cycle = 437
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 438
current clock cycle = 438
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 657
[MultiChannelMemorySystem] currentClockCycle = 438
current clock cycle = 438
current clock cycle = 438
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 658
[MultiChannelMemorySystem] currentClockCycle = 438
current clock cycle = 439
current clock cycle = 439
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 659
[MultiChannelMemorySystem] currentClockCycle = 439
current clock cycle = 440
current clock cycle = 440
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 660
[MultiChannelMemorySystem] currentClockCycle = 440
current clock cycle = 440
current clock cycle = 440
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 661
[MultiChannelMemorySystem] currentClockCycle = 440
current clock cycle = 441
current clock cycle = 441
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 662
[MultiChannelMemorySystem] currentClockCycle = 441
[Callback] read complete: channel = 0, address = 0x1040, cycle = 441
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 442
current clock cycle = 442
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 663
[MultiChannelMemorySystem] currentClockCycle = 442
current clock cycle = 442
current clock cycle = 442
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 664
[MultiChannelMemorySystem] currentClockCycle = 442
current clock cycle = 443
current clock cycle = 443
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 665
[MultiChannelMemorySystem] currentClockCycle = 443
current clock cycle = 444
current clock cycle = 444
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 666
[MultiChannelMemorySystem] currentClockCycle = 444
current clock cycle = 444
current clock cycle = 444
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 667
[MultiChannelMemorySystem] currentClockCycle = 444
current clock cycle = 445
current clock cycle = 445
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 668
[MultiChannelMemorySystem] currentClockCycle = 445
current clock cycle = 446
current clock cycle = 446
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 669
[MultiChannelMemorySystem] currentClockCycle = 446
current clock cycle = 446
current clock cycle = 446
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 670
[MultiChannelMemorySystem] currentClockCycle = 446
[Callback] read complete: channel = 0, address = 0x1000, cycle = 446
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 447
current clock cycle = 447
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 671
[MultiChannelMemorySystem] currentClockCycle = 447
current clock cycle = 448
current clock cycle = 448
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 672
[MultiChannelMemorySystem] currentClockCycle = 448
current clock cycle = 448
current clock cycle = 448
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 673
[MultiChannelMemorySystem] currentClockCycle = 448
current clock cycle = 449
current clock cycle = 449
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 674
[MultiChannelMemorySystem] currentClockCycle = 449
current clock cycle = 450
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 675
[MultiChannelMemorySystem] currentClockCycle = 450
current clock cycle = 450
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 676
[MultiChannelMemorySystem] currentClockCycle = 450
[Callback] read complete: channel = 0, address = 0x1000, cycle = 450
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 451
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 677
[MultiChannelMemorySystem] currentClockCycle = 451
current clock cycle = 452
current clock cycle = 450
current clock cycle = 450
current clock cycle = 451
current clock cycle = 452
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 678
[MultiChannelMemorySystem] currentClockCycle = 452
current clock cycle = 452
current clock cycle = 452
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 679
[MultiChannelMemorySystem] currentClockCycle = 452
current clock cycle = 453
current clock cycle = 453
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 680
[MultiChannelMemorySystem] currentClockCycle = 453
current clock cycle = 454
current clock cycle = 454
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 681
[MultiChannelMemorySystem] currentClockCycle = 454
current clock cycle = 454
current clock cycle = 454
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 682
[MultiChannelMemorySystem] currentClockCycle = 454
[Callback] read complete: channel = 0, address = 0x1000, cycle = 454
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 455
current clock cycle = 455
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 683
[MultiChannelMemorySystem] currentClockCycle = 455
current clock cycle = 456
current clock cycle = 456
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 684
[MultiChannelMemorySystem] currentClockCycle = 456
current clock cycle = 456
current clock cycle = 456
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 685
[MultiChannelMemorySystem] currentClockCycle = 456
current clock cycle = 457
current clock cycle = 457
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 686
[MultiChannelMemorySystem] currentClockCycle = 457
current clock cycle = 458
current clock cycle = 458
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 687
[MultiChannelMemorySystem] currentClockCycle = 458
current clock cycle = 458
current clock cycle = 458
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 688
[MultiChannelMemorySystem] currentClockCycle = 458
[Callback] read complete: channel = 0, address = 0x1000, cycle = 458
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 459
current clock cycle = 459
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 689
[MultiChannelMemorySystem] currentClockCycle = 459
current clock cycle = 460
current clock cycle = 460
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 690
[MultiChannelMemorySystem] currentClockCycle = 460
current clock cycle = 460
current clock cycle = 460
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 691
[MultiChannelMemorySystem] currentClockCycle = 460
current clock cycle = 461
current clock cycle = 461
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 692
[MultiChannelMemorySystem] currentClockCycle = 461
current clock cycle = 462
current clock cycle = 462
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 693
[MultiChannelMemorySystem] currentClockCycle = 462
current clock cycle = 462
current clock cycle = 462
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 694
[MultiChannelMemorySystem] currentClockCycle = 462
[Callback] read complete: channel = 0, address = 0x1000, cycle = 462
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 463
current clock cycle = 463
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 695
[MultiChannelMemorySystem] currentClockCycle = 463
current clock cycle = 464
current clock cycle = 464
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 696
[MultiChannelMemorySystem] currentClockCycle = 464
current clock cycle = 464
current clock cycle = 464
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 697
[MultiChannelMemorySystem] currentClockCycle = 464
current clock cycle = 465
current clock cycle = 465
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 698
[MultiChannelMemorySystem] currentClockCycle = 465
current clock cycle = 466
current clock cycle = 466
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 699
[MultiChannelMemorySystem] currentClockCycle = 466
current clock cycle = 466
current clock cycle = 466
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 700
[MultiChannelMemorySystem] currentClockCycle = 466
current clock cycle = 467
current clock cycle = 467
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 701
[MultiChannelMemorySystem] currentClockCycle = 467
[Callback] read complete: channel = 0, address = 0x1040, cycle = 467
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 468
current clock cycle = 468
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 702
[MultiChannelMemorySystem] currentClockCycle = 468
current clock cycle = 468
current clock cycle = 468
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 703
[MultiChannelMemorySystem] currentClockCycle = 468
current clock cycle = 469
current clock cycle = 469
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 704
[MultiChannelMemorySystem] currentClockCycle = 469
current clock cycle = 470
current clock cycle = 470
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 705
[MultiChannelMemorySystem] currentClockCycle = 470
current clock cycle = 470
current clock cycle = 470
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 706
[MultiChannelMemorySystem] currentClockCycle = 470
current clock cycle = 471
current clock cycle = 471
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 707
[MultiChannelMemorySystem] currentClockCycle = 471
[Callback] read complete: channel = 0, address = 0x1040, cycle = 471
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 472
current clock cycle = 472
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 708
[MultiChannelMemorySystem] currentClockCycle = 472
current clock cycle = 472
current clock cycle = 472
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 709
[MultiChannelMemorySystem] currentClockCycle = 472
current clock cycle = 473
current clock cycle = 473
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 710
[MultiChannelMemorySystem] currentClockCycle = 473
current clock cycle = 474
current clock cycle = 474
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 711
[MultiChannelMemorySystem] currentClockCycle = 474
current clock cycle = 474
current clock cycle = 474
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 712
[MultiChannelMemorySystem] currentClockCycle = 474
current clock cycle = 475
current clock cycle = 475
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 713
[MultiChannelMemorySystem] currentClockCycle = 475
[Callback] read complete: channel = 0, address = 0x1040, cycle = 475
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 476
current clock cycle = 476
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 714
[MultiChannelMemorySystem] currentClockCycle = 476
current clock cycle = 476
current clock cycle = 476
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 715
[MultiChannelMemorySystem] currentClockCycle = 476
current clock cycle = 477
current clock cycle = 477
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 716
[MultiChannelMemorySystem] currentClockCycle = 477
current clock cycle = 478
current clock cycle = 478
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 717
[MultiChannelMemorySystem] currentClockCycle = 478
current clock cycle = 478
current clock cycle = 478
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 718
[MultiChannelMemorySystem] currentClockCycle = 478
current clock cycle = 479
current clock cycle = 479
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 719
[MultiChannelMemorySystem] currentClockCycle = 479
[Callback] read complete: channel = 0, address = 0x1040, cycle = 479
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 480
current clock cycle = 480
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 720
[MultiChannelMemorySystem] currentClockCycle = 480
current clock cycle = 480
current clock cycle = 480
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 721
[MultiChannelMemorySystem] currentClockCycle = 480
current clock cycle = 481
current clock cycle = 481
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 722
[MultiChannelMemorySystem] currentClockCycle = 481
current clock cycle = 482
current clock cycle = 482
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 723
[MultiChannelMemorySystem] currentClockCycle = 482
current clock cycle = 482
current clock cycle = 482
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 724
[MultiChannelMemorySystem] currentClockCycle = 482
current clock cycle = 483
current clock cycle = 483
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 725
[MultiChannelMemorySystem] currentClockCycle = 483
[Callback] read complete: channel = 0, address = 0x1040, cycle = 483
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 484
current clock cycle = 484
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 726
[MultiChannelMemorySystem] currentClockCycle = 484
current clock cycle = 484
current clock cycle = 484
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 727
[MultiChannelMemorySystem] currentClockCycle = 484
current clock cycle = 485
current clock cycle = 485
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 728
[MultiChannelMemorySystem] currentClockCycle = 485
current clock cycle = 486
current clock cycle = 486
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 729
[MultiChannelMemorySystem] currentClockCycle = 486
current clock cycle = 486
current clock cycle = 486
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 730
[MultiChannelMemorySystem] currentClockCycle = 486
current clock cycle = 487
current clock cycle = 487
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 731
[MultiChannelMemorySystem] currentClockCycle = 487
current clock cycle = 488
current clock cycle = 488
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 732
[MultiChannelMemorySystem] currentClockCycle = 488
current clock cycle = 488
current clock cycle = 488
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 733
[MultiChannelMemorySystem] currentClockCycle = 488
[Callback] read complete: channel = 0, address = 0x1000, cycle = 488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 489
current clock cycle = 489
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 734
[MultiChannelMemorySystem] currentClockCycle = 489
current clock cycle = 490
current clock cycle = 490
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 735
[MultiChannelMemorySystem] currentClockCycle = 490
current clock cycle = 490
current clock cycle = 490
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 736
[MultiChannelMemorySystem] currentClockCycle = 490
current clock cycle = 491
current clock cycle = 491
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 737
[MultiChannelMemorySystem] currentClockCycle = 491
current clock cycle = 492
current clock cycle = 492
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 738
[MultiChannelMemorySystem] currentClockCycle = 492
current clock cycle = 492
current clock cycle = 492
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 739
[MultiChannelMemorySystem] currentClockCycle = 492
[Callback] read complete: channel = 0, address = 0x1000, cycle = 492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 493
current clock cycle = 493
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 740
[MultiChannelMemorySystem] currentClockCycle = 493
current clock cycle = 494
current clock cycle = 494
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 741
[MultiChannelMemorySystem] currentClockCycle = 494
current clock cycle = 494
current clock cycle = 494
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 742
[MultiChannelMemorySystem] currentClockCycle = 494
current clock cycle = 495
current clock cycle = 495
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 743
[MultiChannelMemorySystem] currentClockCycle = 495
current clock cycle = 496
current clock cycle = 496
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 744
[MultiChannelMemorySystem] currentClockCycle = 496
current clock cycle = 496
current clock cycle = 496
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 745
[MultiChannelMemorySystem] currentClockCycle = 496
[Callback] read complete: channel = 0, address = 0x1000, cycle = 496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 497
current clock cycle = 497
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 746
[MultiChannelMemorySystem] currentClockCycle = 497
current clock cycle = 498
current clock cycle = 498
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 747
[MultiChannelMemorySystem] currentClockCycle = 498
current clock cycle = 498
current clock cycle = 498
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 748
[MultiChannelMemorySystem] currentClockCycle = 498
current clock cycle = 499
current clock cycle = 499
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 749
[MultiChannelMemorySystem] currentClockCycle = 499
current clock cycle = 500
current clock cycle = 500
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 750
[MultiChannelMemorySystem] currentClockCycle = 500
current clock cycle = 500
current clock cycle = 500
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 751
[MultiChannelMemorySystem] currentClockCycle = 500
[Callback] read complete: channel = 0, address = 0x1000, cycle = 500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 501
current clock cycle = 501
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 752
[MultiChannelMemorySystem] currentClockCycle = 501
current clock cycle = 502
current clock cycle = 502
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 753
[MultiChannelMemorySystem] currentClockCycle = 502
current clock cycle = 502
current clock cycle = 502
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 754
[MultiChannelMemorySystem] currentClockCycle = 502
current clock cycle = 503
current clock cycle = 503
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 755
[MultiChannelMemorySystem] currentClockCycle = 503
current clock cycle = 504
current clock cycle = 504
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 756
[MultiChannelMemorySystem] currentClockCycle = 504
current clock cycle = 504
current clock cycle = 504
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 757
[MultiChannelMemorySystem] currentClockCycle = 504
[Callback] read complete: channel = 0, address = 0x1000, cycle = 504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 505
current clock cycle = 505
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 758
[MultiChannelMemorySystem] currentClockCycle = 505
current clock cycle = 506
current clock cycle = 506
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 759
[MultiChannelMemorySystem] currentClockCycle = 506
current clock cycle = 506
current clock cycle = 506
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 760
[MultiChannelMemorySystem] currentClockCycle = 506
current clock cycle = 507
current clock cycle = 507
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 761
[MultiChannelMemorySystem] currentClockCycle = 507
current clock cycle = 508
current clock cycle = 508
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 762
[MultiChannelMemorySystem] currentClockCycle = 508
current clock cycle = 508
current clock cycle = 508
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 763
[MultiChannelMemorySystem] currentClockCycle = 508
current clock cycle = 509
current clock cycle = 509
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 764
[MultiChannelMemorySystem] currentClockCycle = 509
[Callback] read complete: channel = 0, address = 0x1040, cycle = 509
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 510
current clock cycle = 510
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 765
[MultiChannelMemorySystem] currentClockCycle = 510
current clock cycle = 510
current clock cycle = 510
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 766
[MultiChannelMemorySystem] currentClockCycle = 510
current clock cycle = 511
current clock cycle = 511
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 767
[MultiChannelMemorySystem] currentClockCycle = 511
current clock cycle = 512
current clock cycle = 512
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 768
[MultiChannelMemorySystem] currentClockCycle = 512
current clock cycle = 512
current clock cycle = 512
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 769
[MultiChannelMemorySystem] currentClockCycle = 512
current clock cycle = 513
current clock cycle = 513
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 770
[MultiChannelMemorySystem] currentClockCycle = 513
[Callback] read complete: channel = 0, address = 0x1040, cycle = 513
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 514
current clock cycle = 514
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 771
[MultiChannelMemorySystem] currentClockCycle = 514
current clock cycle = 514
current clock cycle = 514
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 772
[MultiChannelMemorySystem] currentClockCycle = 514
current clock cycle = 515
current clock cycle = 515
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 773
[MultiChannelMemorySystem] currentClockCycle = 515
current clock cycle = 516
current clock cycle = 516
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 774
[MultiChannelMemorySystem] currentClockCycle = 516
current clock cycle = 516
current clock cycle = 516
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 775
[MultiChannelMemorySystem] currentClockCycle = 516
current clock cycle = 517
current clock cycle = 517
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 776
[MultiChannelMemorySystem] currentClockCycle = 517
[Callback] read complete: channel = 0, address = 0x1040, cycle = 517
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 518
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 518
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 777
[MultiChannelMemorySystem] currentClockCycle = 518
current clock cycle = 518
current clock cycle = 518
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 778
[MultiChannelMemorySystem] currentClockCycle = 518
current clock cycle = 519
current clock cycle = 519
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 779
[MultiChannelMemorySystem] currentClockCycle = 519
current clock cycle = 520
current clock cycle = 520
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 780
[MultiChannelMemorySystem] currentClockCycle = 520
current clock cycle = 520
current clock cycle = 520
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 781
[MultiChannelMemorySystem] currentClockCycle = 520
current clock cycle = 521
current clock cycle = 521
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 782
[MultiChannelMemorySystem] currentClockCycle = 521
[Callback] read complete: channel = 0, address = 0x1040, cycle = 521
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 522
current clock cycle = 522
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 783
[MultiChannelMemorySystem] currentClockCycle = 522
current clock cycle = 522
current clock cycle = 522
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 784
[MultiChannelMemorySystem] currentClockCycle = 522
current clock cycle = 523
current clock cycle = 523
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 785
[MultiChannelMemorySystem] currentClockCycle = 523
current clock cycle = 524
current clock cycle = 524
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 786
[MultiChannelMemorySystem] currentClockCycle = 524
current clock cycle = 524
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 787
current clock cycle = 525
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 788
current clock cycle = 526
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 789
current clock cycle = 526
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 790
current clock cycle = 527
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 791
current clock cycle = 528
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 792
current clock cycle = 524
[MultiChannelMemorySystem] currentClockCycle = 524
current clock cycle = 525
[MultiChannelMemorySystem] currentClockCycle = 525
[Callback] read complete: channel = 0, address = 0x1040, cycle = 525
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 526
[MultiChannelMemorySystem] currentClockCycle = 526
current clock cycle = 526
[MultiChannelMemorySystem] currentClockCycle = 526
current clock cycle = 527
[MultiChannelMemorySystem] currentClockCycle = 527
current clock cycle = 528
current clock cycle = 528
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 793
current clock cycle = 529
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 794
current clock cycle = 530
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 795
[MultiChannelMemorySystem] currentClockCycle = 528
current clock cycle = 530
current clock cycle = 528
[MultiChannelMemorySystem] currentClockCycle = 528
current clock cycle = 529
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 529
current clock cycle = 530
[MultiChannelMemorySystem] currentClockCycle = 530
STEP 1 -> 796
current clock cycle = 530
[MultiChannelMemorySystem] currentClockCycle = 530
[Callback] read complete: channel = 0, address = 0x1000, cycle = 530
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 531
current clock cycle = 531
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 797
[MultiChannelMemorySystem] currentClockCycle = 531
current clock cycle = 532
current clock cycle = 532
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 798
[MultiChannelMemorySystem] currentClockCycle = 532
current clock cycle = 532
current clock cycle = 532
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 799
[MultiChannelMemorySystem] currentClockCycle = 532
current clock cycle = 533
current clock cycle = 533
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 800
[MultiChannelMemorySystem] currentClockCycle = 533
current clock cycle = 534
current clock cycle = 534
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 801
[MultiChannelMemorySystem] currentClockCycle = 534
current clock cycle = 534
current clock cycle = 534
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 802
[MultiChannelMemorySystem] currentClockCycle = 534
[Callback] read complete: channel = 0, address = 0x1000, cycle = 534
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 535
current clock cycle = 535
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 803
[MultiChannelMemorySystem] currentClockCycle = 535
current clock cycle = 536
current clock cycle = 536
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 804
[MultiChannelMemorySystem] currentClockCycle = 536
current clock cycle = 536
current clock cycle = 536
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 805
[MultiChannelMemorySystem] currentClockCycle = 536
current clock cycle = 537
current clock cycle = 537
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 806
[MultiChannelMemorySystem] currentClockCycle = 537
current clock cycle = 538
current clock cycle = 538
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 807
[MultiChannelMemorySystem] currentClockCycle = 538
current clock cycle = 538
current clock cycle = 538
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 808
[MultiChannelMemorySystem] currentClockCycle = 538
[Callback] read complete: channel = 0, address = 0x1000, cycle = 538
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 539
current clock cycle = 539
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 809
[MultiChannelMemorySystem] currentClockCycle = 539
current clock cycle = 540
current clock cycle = 540
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 810
[MultiChannelMemorySystem] currentClockCycle = 540
current clock cycle = 540
current clock cycle = 540
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 811
[MultiChannelMemorySystem] currentClockCycle = 540
current clock cycle = 541
current clock cycle = 541
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 812
[MultiChannelMemorySystem] currentClockCycle = 541
current clock cycle = 542
current clock cycle = 542
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 813
[MultiChannelMemorySystem] currentClockCycle = 542
current clock cycle = 542
current clock cycle = 542
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 814
[MultiChannelMemorySystem] currentClockCycle = 542
[Callback] read complete: channel = 0, address = 0x1000, cycle = 542
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 543
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 815
[MultiChannelMemorySystem] currentClockCycle = 543
current clock cycle = 544
current clock cycle = 543
current clock cycle = 544
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 816
[MultiChannelMemorySystem] currentClockCycle = 544
current clock cycle = 544
current clock cycle = 544
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 817
[MultiChannelMemorySystem] currentClockCycle = 544
current clock cycle = 545
current clock cycle = 545
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 818
[MultiChannelMemorySystem] currentClockCycle = 545
current clock cycle = 546
current clock cycle = 546
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 819
[MultiChannelMemorySystem] currentClockCycle = 546
current clock cycle = 546
current clock cycle = 546
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 820
[MultiChannelMemorySystem] currentClockCycle = 546
[Callback] read complete: channel = 0, address = 0x1000, cycle = 546
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 547
current clock cycle = 547
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 821
[MultiChannelMemorySystem] currentClockCycle = 547
current clock cycle = 548
current clock cycle = 548
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 822
[MultiChannelMemorySystem] currentClockCycle = 548
current clock cycle = 548
current clock cycle = 548
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 823
[MultiChannelMemorySystem] currentClockCycle = 548
current clock cycle = 549
current clock cycle = 549
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 824
[MultiChannelMemorySystem] currentClockCycle = 549
current clock cycle = 550
current clock cycle = 550
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 825
[MultiChannelMemorySystem] currentClockCycle = 550
current clock cycle = 550
current clock cycle = 550
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 826
[MultiChannelMemorySystem] currentClockCycle = 550
[Callback] read complete: channel = 0, address = 0x1080, cycle = 550
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 551
current clock cycle = 551
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 827
[MultiChannelMemorySystem] currentClockCycle = 551
current clock cycle = 552
current clock cycle = 552
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 828
[MultiChannelMemorySystem] currentClockCycle = 552
current clock cycle = 552
current clock cycle = 552
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 829
[MultiChannelMemorySystem] currentClockCycle = 552
current clock cycle = 553
current clock cycle = 553
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 830
[MultiChannelMemorySystem] currentClockCycle = 553
current clock cycle = 554
current clock cycle = 554
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 831
[MultiChannelMemorySystem] currentClockCycle = 554
current clock cycle = 554
current clock cycle = 554
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 832
[MultiChannelMemorySystem] currentClockCycle = 554
[Callback] read complete: channel = 0, address = 0x1040, cycle = 554
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 555
current clock cycle = 555
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 833
[MultiChannelMemorySystem] currentClockCycle = 555
current clock cycle = 556
current clock cycle = 556
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 834
[MultiChannelMemorySystem] currentClockCycle = 556
current clock cycle = 556
current clock cycle = 556
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 835
[MultiChannelMemorySystem] currentClockCycle = 556
current clock cycle = 557
current clock cycle = 557
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 836
[MultiChannelMemorySystem] currentClockCycle = 557
current clock cycle = 558
current clock cycle = 558
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 837
[MultiChannelMemorySystem] currentClockCycle = 558
current clock cycle = 558
current clock cycle = 558
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 838
[MultiChannelMemorySystem] currentClockCycle = 558
[Callback] read complete: channel = 0, address = 0x1040, cycle = 558
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 559
current clock cycle = 559
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 839
[MultiChannelMemorySystem] currentClockCycle = 559
current clock cycle = 560
current clock cycle = 560
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 840
[MultiChannelMemorySystem] currentClockCycle = 560
current clock cycle = 560
current clock cycle = 560
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 841
[MultiChannelMemorySystem] currentClockCycle = 560
current clock cycle = 561
current clock cycle = 561
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 842
[MultiChannelMemorySystem] currentClockCycle = 561
current clock cycle = 562
current clock cycle = 562
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 843
[MultiChannelMemorySystem] currentClockCycle = 562
current clock cycle = 562
current clock cycle = 562
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 844
[MultiChannelMemorySystem] currentClockCycle = 562
[Callback] read complete: channel = 0, address = 0x1040, cycle = 562
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 563
current clock cycle = 563
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 845
[MultiChannelMemorySystem] currentClockCycle = 563
current clock cycle = 564
current clock cycle = 564
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 846
[MultiChannelMemorySystem] currentClockCycle = 564
current clock cycle = 564
current clock cycle = 564
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 847
[MultiChannelMemorySystem] currentClockCycle = 564
current clock cycle = 565
current clock cycle = 565
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 848
[MultiChannelMemorySystem] currentClockCycle = 565
current clock cycle = 566
current clock cycle = 566
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 849
[MultiChannelMemorySystem] currentClockCycle = 566
current clock cycle = 566
current clock cycle = 566
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 850
[MultiChannelMemorySystem] currentClockCycle = 566
[Callback] read complete: channel = 0, address = 0x1040, cycle = 566
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 567
current clock cycle = 567
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 851
[MultiChannelMemorySystem] currentClockCycle = 567
current clock cycle = 568
current clock cycle = 568
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 852
[MultiChannelMemorySystem] currentClockCycle = 568
current clock cycle = 568
current clock cycle = 568
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 853
[MultiChannelMemorySystem] currentClockCycle = 568
current clock cycle = 569
current clock cycle = 569
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 854
[MultiChannelMemorySystem] currentClockCycle = 569
current clock cycle = 570
current clock cycle = 570
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 855
[MultiChannelMemorySystem] currentClockCycle = 570
current clock cycle = 570
current clock cycle = 570
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 856
[MultiChannelMemorySystem] currentClockCycle = 570
[Callback] read complete: channel = 0, address = 0x1040, cycle = 570
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 571
current clock cycle = 571
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 857
[MultiChannelMemorySystem] currentClockCycle = 571
current clock cycle = 572
current clock cycle = 572
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 858
[MultiChannelMemorySystem] currentClockCycle = 572
current clock cycle = 572
current clock cycle = 572
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 859
[MultiChannelMemorySystem] currentClockCycle = 572
current clock cycle = 573
current clock cycle = 573
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 860
[MultiChannelMemorySystem] currentClockCycle = 573
current clock cycle = 574
current clock cycle = 574
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 861
[MultiChannelMemorySystem] currentClockCycle = 574
current clock cycle = 574
current clock cycle = 574
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 862
[MultiChannelMemorySystem] currentClockCycle = 574
[Callback] read complete: channel = 0, address = 0x1000, cycle = 574
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 575
current clock cycle = 575
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 863
[MultiChannelMemorySystem] currentClockCycle = 575
current clock cycle = 576
current clock cycle = 576
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 864
[MultiChannelMemorySystem] currentClockCycle = 576
current clock cycle = 576
current clock cycle = 576
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 865
[MultiChannelMemorySystem] currentClockCycle = 576
current clock cycle = 577
current clock cycle = 577
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 866
[MultiChannelMemorySystem] currentClockCycle = 577
current clock cycle = 578
current clock cycle = 578
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 867
[MultiChannelMemorySystem] currentClockCycle = 578
current clock cycle = 578
current clock cycle = 578
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 868
[MultiChannelMemorySystem] currentClockCycle = 578
[Callback] read complete: channel = 0, address = 0x1000, cycle = 578
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 579
size of rdataVec is 0 
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
current clock cycle = 579
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 869
[MultiChannelMemorySystem] currentClockCycle = 579
current clock cycle = 580
current clock cycle = 580
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 870
[MultiChannelMemorySystem] currentClockCycle = 580
current clock cycle = 580
current clock cycle = 580
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 871
[MultiChannelMemorySystem] currentClockCycle = 580
current clock cycle = 581
current clock cycle = 581
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 872
[MultiChannelMemorySystem] currentClockCycle = 581
current clock cycle = 582
current clock cycle = 582
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 873
[MultiChannelMemorySystem] currentClockCycle = 582
current clock cycle = 582
current clock cycle = 582
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 874
[MultiChannelMemorySystem] currentClockCycle = 582
[Callback] read complete: channel = 0, address = 0x1000, cycle = 582
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 583
size of rdataVec is 0 
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
current clock cycle = 583
STEP 1 -> 875
[MultiChannelMemorySystem] currentClockCycle = 583
current clock cycle = 584
current clock cycle = 584
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 876
[MultiChannelMemorySystem] currentClockCycle = 584
current clock cycle = 584
current clock cycle = 584
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 877
[MultiChannelMemorySystem] currentClockCycle = 584
current clock cycle = 585
current clock cycle = 585
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 878
[MultiChannelMemorySystem] currentClockCycle = 585
current clock cycle = 586
current clock cycle = 586
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 879
[MultiChannelMemorySystem] currentClockCycle = 586
current clock cycle = 586
current clock cycle = 586
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 880
[MultiChannelMemorySystem] currentClockCycle = 586
[Callback] read complete: channel = 0, address = 0x1000, cycle = 586
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 587
current clock cycle = 587
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 881
[MultiChannelMemorySystem] currentClockCycle = 587
current clock cycle = 588
current clock cycle = 588
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 882
[MultiChannelMemorySystem] currentClockCycle = 588
current clock cycle = 588
current clock cycle = 588
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 883
[MultiChannelMemorySystem] currentClockCycle = 588
current clock cycle = 589
current clock cycle = 589
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 884
[MultiChannelMemorySystem] currentClockCycle = 589
current clock cycle = 590
current clock cycle = 590
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 885
[MultiChannelMemorySystem] currentClockCycle = 590
current clock cycle = 590
current clock cycle = 590
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 886
[MultiChannelMemorySystem] currentClockCycle = 590
[Callback] read complete: channel = 0, address = 0x1000, cycle = 590
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 591
current clock cycle = 591
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 887
[MultiChannelMemorySystem] currentClockCycle = 591
current clock cycle = 592
current clock cycle = 592
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 888
[MultiChannelMemorySystem] currentClockCycle = 592
current clock cycle = 592
current clock cycle = 592
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 889
[MultiChannelMemorySystem] currentClockCycle = 592
current clock cycle = 593
current clock cycle = 593
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 890
[MultiChannelMemorySystem] currentClockCycle = 593
current clock cycle = 594
current clock cycle = 594
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 891
[MultiChannelMemorySystem] currentClockCycle = 594
current clock cycle = 594
current clock cycle = 594
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 892
[MultiChannelMemorySystem] currentClockCycle = 594
[Callback] read complete: channel = 0, address = 0x1080, cycle = 594
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 595
current clock cycle = 595
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 893
[MultiChannelMemorySystem] currentClockCycle = 595
current clock cycle = 596
current clock cycle = 596
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 894
[MultiChannelMemorySystem] currentClockCycle = 596
current clock cycle = 596
current clock cycle = 596
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 895
[MultiChannelMemorySystem] currentClockCycle = 596
current clock cycle = 597
current clock cycle = 597
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 896
[MultiChannelMemorySystem] currentClockCycle = 597
current clock cycle = 598
current clock cycle = 598
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 897
[MultiChannelMemorySystem] currentClockCycle = 598
current clock cycle = 598
current clock cycle = 598
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 898
[MultiChannelMemorySystem] currentClockCycle = 598
[Callback] read complete: channel = 0, address = 0x1040, cycle = 598
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 599
current clock cycle = 599
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 899
[MultiChannelMemorySystem] currentClockCycle = 599
current clock cycle = 600
current clock cycle = 600
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 900
[MultiChannelMemorySystem] currentClockCycle = 600
current clock cycle = 600
current clock cycle = 600
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 901
[MultiChannelMemorySystem] currentClockCycle = 600
current clock cycle = 601
current clock cycle = 601
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 902
[MultiChannelMemorySystem] currentClockCycle = 601
current clock cycle = 602
current clock cycle = 602
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 903
[MultiChannelMemorySystem] currentClockCycle = 602
current clock cycle = 602
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 904
current clock cycle = 603
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 905
current clock cycle = 604
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 906
current clock cycle = 604
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 907
current clock cycle = 605
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 908
current clock cycle = 606
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 909
current clock cycle = 602
[MultiChannelMemorySystem] currentClockCycle = 602
[Callback] read complete: channel = 0, address = 0x1040, cycle = 602
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 603
[MultiChannelMemorySystem] currentClockCycle = 603
current clock cycle = 604
[MultiChannelMemorySystem] currentClockCycle = 604
current clock cycle = 604
[MultiChannelMemorySystem] currentClockCycle = 604
current clock cycle = 605
[MultiChannelMemorySystem] currentClockCycle = 605
current clock cycle = 606
[MultiChannelMemorySystem] currentClockCycle = 606
current clock cycle = 606
current clock cycle = 606
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 910
[MultiChannelMemorySystem] currentClockCycle = 606
[Callback] read complete: channel = 0, address = 0x1040, cycle = 606
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 607
current clock cycle = 607
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 911
[MultiChannelMemorySystem] currentClockCycle = 607
current clock cycle = 608
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 912
current clock cycle = 608
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 913
current clock cycle = 608
[MultiChannelMemorySystem] currentClockCycle = 608
current clock cycle = 608
[MultiChannelMemorySystem] currentClockCycle = 608
current clock cycle = 609
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 914
current clock cycle = 610
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 915
current clock cycle = 610
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 916
current clock cycle = 611
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 917
current clock cycle = 609
[MultiChannelMemorySystem] currentClockCycle = 609
current clock cycle = 610
[MultiChannelMemorySystem] currentClockCycle = 610
current clock cycle = 610
[MultiChannelMemorySystem] currentClockCycle = 610
[Callback] read complete: channel = 0, address = 0x1040, cycle = 610
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 612
size of rdataVec is 0 
current clock cycle = 611
[MultiChannelMemorySystem] currentClockCycle = 611
current clock cycle = 612
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 918
[MultiChannelMemorySystem] currentClockCycle = 612
current clock cycle = 612
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 919
current clock cycle = 613
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 920
current clock cycle = 614
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 921
current clock cycle = 614
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 922
current clock cycle = 615
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 923
current clock cycle = 616
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 924
current clock cycle = 616
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 925
current clock cycle = 617
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 926
current clock cycle = 618
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 927
current clock cycle = 612
[MultiChannelMemorySystem] currentClockCycle = 612
current clock cycle = 613
[MultiChannelMemorySystem] currentClockCycle = 613
current clock cycle = 614
[MultiChannelMemorySystem] currentClockCycle = 614
current clock cycle = 614
[MultiChannelMemorySystem] currentClockCycle = 614
[Callback] read complete: channel = 0, address = 0x1040, cycle = 614
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 615
[MultiChannelMemorySystem] currentClockCycle = 615
current clock cycle = 616
[MultiChannelMemorySystem] currentClockCycle = 616
current clock cycle = 616
[MultiChannelMemorySystem] currentClockCycle = 616
current clock cycle = 617
[MultiChannelMemorySystem] currentClockCycle = 617
current clock cycle = 618
[MultiChannelMemorySystem] currentClockCycle = 618
current clock cycle = 618
current clock cycle = 618
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 928
[MultiChannelMemorySystem] currentClockCycle = 618
[Callback] read complete: channel = 0, address = 0x1000, cycle = 618
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 619
current clock cycle = 619
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 929
[MultiChannelMemorySystem] currentClockCycle = 619
current clock cycle = 620
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 930
current clock cycle = 620
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 931
current clock cycle = 621
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 932
current clock cycle = 620
[MultiChannelMemorySystem] currentClockCycle = 620
current clock cycle = 620
[MultiChannelMemorySystem] currentClockCycle = 620
current clock cycle = 621
[MultiChannelMemorySystem] currentClockCycle = 621
current clock cycle = 622
current clock cycle = 622
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 933
[MultiChannelMemorySystem] currentClockCycle = 622
current clock cycle = 622
current clock cycle = 622
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 934
[MultiChannelMemorySystem] currentClockCycle = 622
[Callback] read complete: channel = 0, address = 0x1000, cycle = 622
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 623
current clock cycle = 623
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 935
[MultiChannelMemorySystem] currentClockCycle = 623
current clock cycle = 624
current clock cycle = 624
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 936
[MultiChannelMemorySystem] currentClockCycle = 624
current clock cycle = 624
current clock cycle = 624
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 937
[MultiChannelMemorySystem] currentClockCycle = 624
current clock cycle = 625
current clock cycle = 625
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 938
[MultiChannelMemorySystem] currentClockCycle = 625
current clock cycle = 626
current clock cycle = 626
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 939
[MultiChannelMemorySystem] currentClockCycle = 626
current clock cycle = 626
current clock cycle = 626
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 940
[MultiChannelMemorySystem] currentClockCycle = 626
[Callback] read complete: channel = 0, address = 0x1000, cycle = 626
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 627
current clock cycle = 627
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 941
[MultiChannelMemorySystem] currentClockCycle = 627
current clock cycle = 628
current clock cycle = 628
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 942
[MultiChannelMemorySystem] currentClockCycle = 628
current clock cycle = 628
current clock cycle = 628
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 943
[MultiChannelMemorySystem] currentClockCycle = 628
current clock cycle = 629
current clock cycle = 629
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 944
[MultiChannelMemorySystem] currentClockCycle = 629
current clock cycle = 630
current clock cycle = 630
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 945
[MultiChannelMemorySystem] currentClockCycle = 630
current clock cycle = 630
current clock cycle = 630
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 946
[MultiChannelMemorySystem] currentClockCycle = 630
[Callback] read complete: channel = 0, address = 0x1000, cycle = 630
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 631
current clock cycle = 631
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 947
[MultiChannelMemorySystem] currentClockCycle = 631
current clock cycle = 632
current clock cycle = 632
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 948
[MultiChannelMemorySystem] currentClockCycle = 632
current clock cycle = 632
current clock cycle = 632
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 949
[MultiChannelMemorySystem] currentClockCycle = 632
current clock cycle = 633
current clock cycle = 633
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 950
[MultiChannelMemorySystem] currentClockCycle = 633
current clock cycle = 634
current clock cycle = 634
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 951
[MultiChannelMemorySystem] currentClockCycle = 634
current clock cycle = 634
current clock cycle = 634
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 952
[MultiChannelMemorySystem] currentClockCycle = 634
[Callback] read complete: channel = 0, address = 0x1000, cycle = 634
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 635
current clock cycle = 635
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 953
[MultiChannelMemorySystem] currentClockCycle = 635
current clock cycle = 636
current clock cycle = 636
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 954
[MultiChannelMemorySystem] currentClockCycle = 636
current clock cycle = 636
current clock cycle = 636
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 955
[MultiChannelMemorySystem] currentClockCycle = 636
current clock cycle = 637
current clock cycle = 637
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 956
[MultiChannelMemorySystem] currentClockCycle = 637
current clock cycle = 638
current clock cycle = 638
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 957
[MultiChannelMemorySystem] currentClockCycle = 638
current clock cycle = 638
current clock cycle = 638
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 958
[MultiChannelMemorySystem] currentClockCycle = 638
[Callback] read complete: channel = 0, address = 0x1080, cycle = 638
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 639
current clock cycle = 639
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 959
[MultiChannelMemorySystem] currentClockCycle = 639
current clock cycle = 640
current clock cycle = 640
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 960
[MultiChannelMemorySystem] currentClockCycle = 640
current clock cycle = 640
current clock cycle = 640
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 961
[MultiChannelMemorySystem] currentClockCycle = 640
current clock cycle = 641
current clock cycle = 641
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 962
[MultiChannelMemorySystem] currentClockCycle = 641
current clock cycle = 642
current clock cycle = 642
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 963
[MultiChannelMemorySystem] currentClockCycle = 642
current clock cycle = 642
current clock cycle = 642
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 964
[MultiChannelMemorySystem] currentClockCycle = 642
[Callback] read complete: channel = 0, address = 0x1040, cycle = 642
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 643
current clock cycle = 643
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 965
[MultiChannelMemorySystem] currentClockCycle = 643
current clock cycle = 644
current clock cycle = 644
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 966
[MultiChannelMemorySystem] currentClockCycle = 644
current clock cycle = 644
current clock cycle = 644
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 967
[MultiChannelMemorySystem] currentClockCycle = 644
current clock cycle = 645
current clock cycle = 645
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 968
[MultiChannelMemorySystem] currentClockCycle = 645
current clock cycle = 646
current clock cycle = 646
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 969
[MultiChannelMemorySystem] currentClockCycle = 646
current clock cycle = 646
current clock cycle = 646
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 970
[MultiChannelMemorySystem] currentClockCycle = 646
[Callback] read complete: channel = 0, address = 0x1040, cycle = 646
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 647
current clock cycle = 647
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 971
[MultiChannelMemorySystem] currentClockCycle = 647
current clock cycle = 648
current clock cycle = 648
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 972
[MultiChannelMemorySystem] currentClockCycle = 648
current clock cycle = 648
current clock cycle = 648
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 973
[MultiChannelMemorySystem] currentClockCycle = 648
current clock cycle = 649
current clock cycle = 649
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 974
[MultiChannelMemorySystem] currentClockCycle = 649
current clock cycle = 650
current clock cycle = 650
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 975
[MultiChannelMemorySystem] currentClockCycle = 650
current clock cycle = 650
current clock cycle = 650
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 976
[MultiChannelMemorySystem] currentClockCycle = 650
[Callback] read complete: channel = 0, address = 0x1040, cycle = 650
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 651
current clock cycle = 651
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 977
[MultiChannelMemorySystem] currentClockCycle = 651
current clock cycle = 652
current clock cycle = 652
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 978
[MultiChannelMemorySystem] currentClockCycle = 652
current clock cycle = 652
current clock cycle = 652
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 979
[MultiChannelMemorySystem] currentClockCycle = 652
current clock cycle = 653
current clock cycle = 653
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 980
[MultiChannelMemorySystem] currentClockCycle = 653
current clock cycle = 654
current clock cycle = 654
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 981
[MultiChannelMemorySystem] currentClockCycle = 654
current clock cycle = 654
current clock cycle = 654
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 982
[MultiChannelMemorySystem] currentClockCycle = 654
[Callback] read complete: channel = 0, address = 0x1040, cycle = 654
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 655
current clock cycle = 655
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 983
[MultiChannelMemorySystem] currentClockCycle = 655
current clock cycle = 656
current clock cycle = 656
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 984
[MultiChannelMemorySystem] currentClockCycle = 656
current clock cycle = 656
current clock cycle = 656
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 985
[MultiChannelMemorySystem] currentClockCycle = 656
current clock cycle = 657
current clock cycle = 657
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 986
[MultiChannelMemorySystem] currentClockCycle = 657
current clock cycle = 658
current clock cycle = 658
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 987
[MultiChannelMemorySystem] currentClockCycle = 658
current clock cycle = 658
current clock cycle = 658
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 988
[MultiChannelMemorySystem] currentClockCycle = 658
[Callback] read complete: channel = 0, address = 0x1040, cycle = 658
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 659
current clock cycle = 659
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 989
[MultiChannelMemorySystem] currentClockCycle = 659
current clock cycle = 660
current clock cycle = 660
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 990
[MultiChannelMemorySystem] currentClockCycle = 660
current clock cycle = 660
current clock cycle = 660
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 991
[MultiChannelMemorySystem] currentClockCycle = 660
current clock cycle = 661
current clock cycle = 661
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 992
[MultiChannelMemorySystem] currentClockCycle = 661
current clock cycle = 662
current clock cycle = 662
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 993
[MultiChannelMemorySystem] currentClockCycle = 662
current clock cycle = 662
current clock cycle = 662
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 994
[MultiChannelMemorySystem] currentClockCycle = 662
[Callback] read complete: channel = 0, address = 0x1000, cycle = 662
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 663
current clock cycle = 663
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 995
[MultiChannelMemorySystem] currentClockCycle = 663
current clock cycle = 664
current clock cycle = 664
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 996
[MultiChannelMemorySystem] currentClockCycle = 664
current clock cycle = 664
current clock cycle = 664
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 997
[MultiChannelMemorySystem] currentClockCycle = 664
current clock cycle = 665
current clock cycle = 665
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 998
[MultiChannelMemorySystem] currentClockCycle = 665
current clock cycle = 666
current clock cycle = 666
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 999
[MultiChannelMemorySystem] currentClockCycle = 666
current clock cycle = 666
current clock cycle = 666
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1000
[MultiChannelMemorySystem] currentClockCycle = 666
[Callback] read complete: channel = 0, address = 0x1000, cycle = 666
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 667
current clock cycle = 667
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1001
[MultiChannelMemorySystem] currentClockCycle = 667
current clock cycle = 668
current clock cycle = 668
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1002
[MultiChannelMemorySystem] currentClockCycle = 668
current clock cycle = 668
current clock cycle = 668
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1003
[MultiChannelMemorySystem] currentClockCycle = 668
current clock cycle = 669
current clock cycle = 669
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1004
[MultiChannelMemorySystem] currentClockCycle = 669
current clock cycle = 670
current clock cycle = 670
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1005
[MultiChannelMemorySystem] currentClockCycle = 670
current clock cycle = 670
current clock cycle = 670
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1006
[MultiChannelMemorySystem] currentClockCycle = 670
[Callback] read complete: channel = 0, address = 0x1000, cycle = 670
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 671
current clock cycle = 671
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1007
[MultiChannelMemorySystem] currentClockCycle = 671
current clock cycle = 672
current clock cycle = 672
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1008
[MultiChannelMemorySystem] currentClockCycle = 672
current clock cycle = 672
current clock cycle = 672
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1009
[MultiChannelMemorySystem] currentClockCycle = 672
current clock cycle = 673
current clock cycle = 673
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1010
[MultiChannelMemorySystem] currentClockCycle = 673
current clock cycle = 674
current clock cycle = 674
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1011
[MultiChannelMemorySystem] currentClockCycle = 674
current clock cycle = 674
current clock cycle = 674
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1012
[MultiChannelMemorySystem] currentClockCycle = 674
[Callback] read complete: channel = 0, address = 0x1000, cycle = 674
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 675
current clock cycle = 675
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1013
[MultiChannelMemorySystem] currentClockCycle = 675
current clock cycle = 676
current clock cycle = 676
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1014
[MultiChannelMemorySystem] currentClockCycle = 676
current clock cycle = 676
current clock cycle = 676
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1015
[MultiChannelMemorySystem] currentClockCycle = 676
current clock cycle = 677
current clock cycle = 677
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1016
[MultiChannelMemorySystem] currentClockCycle = 677
current clock cycle = 678
current clock cycle = 678
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1017
[MultiChannelMemorySystem] currentClockCycle = 678
current clock cycle = 678
current clock cycle = 678
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1018
[MultiChannelMemorySystem] currentClockCycle = 678
[Callback] read complete: channel = 0, address = 0x1000, cycle = 678
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 679
current clock cycle = 679
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1019
[MultiChannelMemorySystem] currentClockCycle = 679
current clock cycle = 680
current clock cycle = 680
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1020
[MultiChannelMemorySystem] currentClockCycle = 680
current clock cycle = 680
current clock cycle = 680
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1021
[MultiChannelMemorySystem] currentClockCycle = 680
current clock cycle = 681
current clock cycle = 681
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1022
[MultiChannelMemorySystem] currentClockCycle = 681
current clock cycle = 682
current clock cycle = 682
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1023
[MultiChannelMemorySystem] currentClockCycle = 682
current clock cycle = 682
current clock cycle = 682
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1024
[MultiChannelMemorySystem] currentClockCycle = 682
[Callback] read complete: channel = 0, address = 0x1080, cycle = 682
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 683
current clock cycle = 683
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1025
[MultiChannelMemorySystem] currentClockCycle = 683
current clock cycle = 684
current clock cycle = 684
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1026
[MultiChannelMemorySystem] currentClockCycle = 684
current clock cycle = 684
current clock cycle = 684
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1027
[MultiChannelMemorySystem] currentClockCycle = 684
current clock cycle = 685
current clock cycle = 685
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1028
[MultiChannelMemorySystem] currentClockCycle = 685
current clock cycle = 686
current clock cycle = 686
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1029
[MultiChannelMemorySystem] currentClockCycle = 686
current clock cycle = 686
current clock cycle = 686
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1030
[MultiChannelMemorySystem] currentClockCycle = 686
[Callback] read complete: channel = 0, address = 0x1040, cycle = 686
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 687
current clock cycle = 687
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1031
[MultiChannelMemorySystem] currentClockCycle = 687
current clock cycle = 688
current clock cycle = 688
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1032
[MultiChannelMemorySystem] currentClockCycle = 688
current clock cycle = 688
current clock cycle = 688
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1033
[MultiChannelMemorySystem] currentClockCycle = 688
current clock cycle = 689
current clock cycle = 689
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1034
[MultiChannelMemorySystem] currentClockCycle = 689
current clock cycle = 690
current clock cycle = 690
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1035
[MultiChannelMemorySystem] currentClockCycle = 690
current clock cycle = 690
current clock cycle = 690
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1036
[MultiChannelMemorySystem] currentClockCycle = 690
[Callback] read complete: channel = 0, address = 0x1040, cycle = 690
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 691
current clock cycle = 691
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1037
[MultiChannelMemorySystem] currentClockCycle = 691
current clock cycle = 692
current clock cycle = 692
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1038
[MultiChannelMemorySystem] currentClockCycle = 692
current clock cycle = 692
current clock cycle = 692
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1039
[MultiChannelMemorySystem] currentClockCycle = 692
current clock cycle = 693
current clock cycle = 693
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1040
[MultiChannelMemorySystem] currentClockCycle = 693
current clock cycle = 694
current clock cycle = 694
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1041
[MultiChannelMemorySystem] currentClockCycle = 694
current clock cycle = 694
current clock cycle = 694
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1042
[MultiChannelMemorySystem] currentClockCycle = 694
[Callback] read complete: channel = 0, address = 0x1040, cycle = 694
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 695
current clock cycle = 695
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1043
[MultiChannelMemorySystem] currentClockCycle = 695
current clock cycle = 696
current clock cycle = 696
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1044
[MultiChannelMemorySystem] currentClockCycle = 696
current clock cycle = 696
current clock cycle = 696
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1045
[MultiChannelMemorySystem] currentClockCycle = 696
current clock cycle = 697
current clock cycle = 697
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1046
[MultiChannelMemorySystem] currentClockCycle = 697
current clock cycle = 698
current clock cycle = 698
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1047
[MultiChannelMemorySystem] currentClockCycle = 698
current clock cycle = 698
current clock cycle = 698
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1048
[MultiChannelMemorySystem] currentClockCycle = 698
[Callback] read complete: channel = 0, address = 0x1040, cycle = 698
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 699
current clock cycle = 699
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1049
[MultiChannelMemorySystem] currentClockCycle = 699
current clock cycle = 700
current clock cycle = 700
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1050
[MultiChannelMemorySystem] currentClockCycle = 700
current clock cycle = 700
current clock cycle = 700
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1051
[MultiChannelMemorySystem] currentClockCycle = 700
current clock cycle = 701
current clock cycle = 701
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1052
[MultiChannelMemorySystem] currentClockCycle = 701
current clock cycle = 702
current clock cycle = 702
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1053
[MultiChannelMemorySystem] currentClockCycle = 702
current clock cycle = 702
current clock cycle = 702
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1054
[MultiChannelMemorySystem] currentClockCycle = 702
[Callback] read complete: channel = 0, address = 0x1040, cycle = 702
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 703
current clock cycle = 703
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1055
[MultiChannelMemorySystem] currentClockCycle = 703
current clock cycle = 704
current clock cycle = 704
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1056
[MultiChannelMemorySystem] currentClockCycle = 704
current clock cycle = 704
current clock cycle = 704
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1057
[MultiChannelMemorySystem] currentClockCycle = 704
current clock cycle = 705
current clock cycle = 705
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1058
[MultiChannelMemorySystem] currentClockCycle = 705
current clock cycle = 706
current clock cycle = 706
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1059
[MultiChannelMemorySystem] currentClockCycle = 706
current clock cycle = 706
current clock cycle = 706
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1060
[MultiChannelMemorySystem] currentClockCycle = 706
[Callback] read complete: channel = 0, address = 0x1000, cycle = 706
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 707
current clock cycle = 707
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1061
[MultiChannelMemorySystem] currentClockCycle = 707
current clock cycle = 708
current clock cycle = 708
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1062
[MultiChannelMemorySystem] currentClockCycle = 708
current clock cycle = 708
current clock cycle = 708
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1063
[MultiChannelMemorySystem] currentClockCycle = 708
current clock cycle = 709
current clock cycle = 709
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1064
[MultiChannelMemorySystem] currentClockCycle = 709
current clock cycle = 710
current clock cycle = 710
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1065
[MultiChannelMemorySystem] currentClockCycle = 710
current clock cycle = 710
current clock cycle = 710
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1066
[MultiChannelMemorySystem] currentClockCycle = 710
[Callback] read complete: channel = 0, address = 0x1000, cycle = 710
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 711
current clock cycle = 711
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1067
[MultiChannelMemorySystem] currentClockCycle = 711
current clock cycle = 712
current clock cycle = 712
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1068
[MultiChannelMemorySystem] currentClockCycle = 712
current clock cycle = 712
current clock cycle = 712
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1069
[MultiChannelMemorySystem] currentClockCycle = 712
current clock cycle = 713
current clock cycle = 713
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1070
[MultiChannelMemorySystem] currentClockCycle = 713
current clock cycle = 714
current clock cycle = 714
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1071
[MultiChannelMemorySystem] currentClockCycle = 714
current clock cycle = 714
current clock cycle = 714
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1072
[MultiChannelMemorySystem] currentClockCycle = 714
[Callback] read complete: channel = 0, address = 0x1000, cycle = 714
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 715
current clock cycle = 715
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1073
[MultiChannelMemorySystem] currentClockCycle = 715
current clock cycle = 716
current clock cycle = 716
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1074
[MultiChannelMemorySystem] currentClockCycle = 716
current clock cycle = 716
current clock cycle = 716
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1075
[MultiChannelMemorySystem] currentClockCycle = 716
current clock cycle = 717
current clock cycle = 717
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1076
[MultiChannelMemorySystem] currentClockCycle = 717
current clock cycle = 718
current clock cycle = 718
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1077
[MultiChannelMemorySystem] currentClockCycle = 718
current clock cycle = 718
current clock cycle = 718
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1078
[MultiChannelMemorySystem] currentClockCycle = 718
[Callback] read complete: channel = 0, address = 0x1000, cycle = 718
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 719
current clock cycle = 719
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1079
[MultiChannelMemorySystem] currentClockCycle = 719
current clock cycle = 720
current clock cycle = 720
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1080
[MultiChannelMemorySystem] currentClockCycle = 720
current clock cycle = 720
current clock cycle = 720
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1081
[MultiChannelMemorySystem] currentClockCycle = 720
current clock cycle = 721
current clock cycle = 721
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1082
[MultiChannelMemorySystem] currentClockCycle = 721
current clock cycle = 722
current clock cycle = 722
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1083
[MultiChannelMemorySystem] currentClockCycle = 722
current clock cycle = 722
current clock cycle = 722
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1084
[MultiChannelMemorySystem] currentClockCycle = 722
[Callback] read complete: channel = 0, address = 0x1000, cycle = 722
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 723
current clock cycle = 723
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1085
[MultiChannelMemorySystem] currentClockCycle = 723
current clock cycle = 724
current clock cycle = 724
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1086
[MultiChannelMemorySystem] currentClockCycle = 724
current clock cycle = 724
current clock cycle = 724
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1087
[MultiChannelMemorySystem] currentClockCycle = 724
current clock cycle = 725
current clock cycle = 725
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1088
[MultiChannelMemorySystem] currentClockCycle = 725
current clock cycle = 726
current clock cycle = 726
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1089
[MultiChannelMemorySystem] currentClockCycle = 726
current clock cycle = 726
current clock cycle = 726
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1090
[MultiChannelMemorySystem] currentClockCycle = 726
[Callback] read complete: channel = 0, address = 0x1080, cycle = 726
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 727
current clock cycle = 727
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1091
[MultiChannelMemorySystem] currentClockCycle = 727
current clock cycle = 728
current clock cycle = 728
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1092
[MultiChannelMemorySystem] currentClockCycle = 728
current clock cycle = 728
current clock cycle = 728
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1093
[MultiChannelMemorySystem] currentClockCycle = 728
current clock cycle = 729
current clock cycle = 729
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1094
[MultiChannelMemorySystem] currentClockCycle = 729
current clock cycle = 730
current clock cycle = 730
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1095
[MultiChannelMemorySystem] currentClockCycle = 730
current clock cycle = 730
current clock cycle = 730
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1096
[MultiChannelMemorySystem] currentClockCycle = 730
[Callback] read complete: channel = 0, address = 0x1040, cycle = 730
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 731
current clock cycle = 731
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1097
[MultiChannelMemorySystem] currentClockCycle = 731
current clock cycle = 732
current clock cycle = 732
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1098
[MultiChannelMemorySystem] currentClockCycle = 732
current clock cycle = 732
current clock cycle = 732
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1099
[MultiChannelMemorySystem] currentClockCycle = 732
current clock cycle = 733
current clock cycle = 733
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1100
[MultiChannelMemorySystem] currentClockCycle = 733
current clock cycle = 734
current clock cycle = 734
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1101
[MultiChannelMemorySystem] currentClockCycle = 734
current clock cycle = 734
current clock cycle = 734
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1102
[MultiChannelMemorySystem] currentClockCycle = 734
[Callback] read complete: channel = 0, address = 0x1040, cycle = 734
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 735
current clock cycle = 735
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1103
[MultiChannelMemorySystem] currentClockCycle = 735
current clock cycle = 736
current clock cycle = 736
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1104
[MultiChannelMemorySystem] currentClockCycle = 736
current clock cycle = 736
current clock cycle = 736
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1105
[MultiChannelMemorySystem] currentClockCycle = 736
current clock cycle = 737
current clock cycle = 737
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1106
[MultiChannelMemorySystem] currentClockCycle = 737
current clock cycle = 738
current clock cycle = 738
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1107
[MultiChannelMemorySystem] currentClockCycle = 738
current clock cycle = 738
current clock cycle = 738
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1108
[MultiChannelMemorySystem] currentClockCycle = 738
[Callback] read complete: channel = 0, address = 0x1040, cycle = 738
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 739
current clock cycle = 739
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1109
[MultiChannelMemorySystem] currentClockCycle = 739
current clock cycle = 740
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1110
[MultiChannelMemorySystem] currentClockCycle = 740
current clock cycle = 740
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1111
[MultiChannelMemorySystem] currentClockCycle = 740
current clock cycle = 741
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1112
[MultiChannelMemorySystem] currentClockCycle = 741
current clock cycle = 742
current clock cycle = 740
current clock cycle = 740
current clock cycle = 741
current clock cycle = 742
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1113
[MultiChannelMemorySystem] currentClockCycle = 742
current clock cycle = 742
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1114
[MultiChannelMemorySystem] currentClockCycle = 742
[Callback] read complete: channel = 0, address = 0x1040, cycle = 742
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 743
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1115
[MultiChannelMemorySystem] currentClockCycle = 743
current clock cycle = 744
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1116
[MultiChannelMemorySystem] currentClockCycle = 744
current clock cycle = 744
current clock cycle = 742
current clock cycle = 743
current clock cycle = 744
current clock cycle = 744
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1117
[MultiChannelMemorySystem] currentClockCycle = 744
current clock cycle = 745
current clock cycle = 745
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1118
[MultiChannelMemorySystem] currentClockCycle = 745
current clock cycle = 746
current clock cycle = 746
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1119
[MultiChannelMemorySystem] currentClockCycle = 746
current clock cycle = 746
current clock cycle = 746
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1120
[MultiChannelMemorySystem] currentClockCycle = 746
[Callback] read complete: channel = 0, address = 0x1040, cycle = 746
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 747
current clock cycle = 747
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1121
[MultiChannelMemorySystem] currentClockCycle = 747
current clock cycle = 748
current clock cycle = 748
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1122
[MultiChannelMemorySystem] currentClockCycle = 748
current clock cycle = 748
current clock cycle = 748
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1123
[MultiChannelMemorySystem] currentClockCycle = 748
current clock cycle = 749
current clock cycle = 749
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1124
[MultiChannelMemorySystem] currentClockCycle = 749
current clock cycle = 750
current clock cycle = 750
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1125
[MultiChannelMemorySystem] currentClockCycle = 750
current clock cycle = 750
current clock cycle = 750
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1126
[MultiChannelMemorySystem] currentClockCycle = 750
[Callback] read complete: channel = 0, address = 0x1000, cycle = 750
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 751
current clock cycle = 751
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1127
[MultiChannelMemorySystem] currentClockCycle = 751
current clock cycle = 752
current clock cycle = 752
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1128
[MultiChannelMemorySystem] currentClockCycle = 752
current clock cycle = 752
current clock cycle = 752
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1129
[MultiChannelMemorySystem] currentClockCycle = 752
current clock cycle = 753
current clock cycle = 753
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1130
[MultiChannelMemorySystem] currentClockCycle = 753
current clock cycle = 754
current clock cycle = 754
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1131
[MultiChannelMemorySystem] currentClockCycle = 754
current clock cycle = 754
current clock cycle = 754
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1132
[MultiChannelMemorySystem] currentClockCycle = 754
[Callback] read complete: channel = 0, address = 0x1000, cycle = 754
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 755
current clock cycle = 755
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1133
[MultiChannelMemorySystem] currentClockCycle = 755
current clock cycle = 756
current clock cycle = 756
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1134
[MultiChannelMemorySystem] currentClockCycle = 756
current clock cycle = 756
current clock cycle = 756
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1135
[MultiChannelMemorySystem] currentClockCycle = 756
current clock cycle = 757
current clock cycle = 757
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1136
[MultiChannelMemorySystem] currentClockCycle = 757
current clock cycle = 758
current clock cycle = 758
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1137
[MultiChannelMemorySystem] currentClockCycle = 758
current clock cycle = 758
current clock cycle = 758
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1138
[MultiChannelMemorySystem] currentClockCycle = 758
[Callback] read complete: channel = 0, address = 0x1000, cycle = 758
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 759
current clock cycle = 759
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1139
[MultiChannelMemorySystem] currentClockCycle = 759
current clock cycle = 760
current clock cycle = 760
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1140
[MultiChannelMemorySystem] currentClockCycle = 760
current clock cycle = 760
current clock cycle = 760
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1141
[MultiChannelMemorySystem] currentClockCycle = 760
current clock cycle = 761
current clock cycle = 761
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1142
[MultiChannelMemorySystem] currentClockCycle = 761
current clock cycle = 762
current clock cycle = 762
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1143
[MultiChannelMemorySystem] currentClockCycle = 762
current clock cycle = 762
current clock cycle = 762
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1144
[MultiChannelMemorySystem] currentClockCycle = 762
[Callback] read complete: channel = 0, address = 0x1000, cycle = 762
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 763
current clock cycle = 763
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1145
[MultiChannelMemorySystem] currentClockCycle = 763
current clock cycle = 764
current clock cycle = 764
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1146
[MultiChannelMemorySystem] currentClockCycle = 764
current clock cycle = 764
current clock cycle = 764
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1147
[MultiChannelMemorySystem] currentClockCycle = 764
current clock cycle = 765
current clock cycle = 765
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1148
[MultiChannelMemorySystem] currentClockCycle = 765
current clock cycle = 766
current clock cycle = 766
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1149
[MultiChannelMemorySystem] currentClockCycle = 766
current clock cycle = 766
current clock cycle = 766
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1150
[MultiChannelMemorySystem] currentClockCycle = 766
[Callback] read complete: channel = 0, address = 0x1000, cycle = 766
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 767
current clock cycle = 767
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1151
[MultiChannelMemorySystem] currentClockCycle = 767
current clock cycle = 768
current clock cycle = 768
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1152
[MultiChannelMemorySystem] currentClockCycle = 768
current clock cycle = 768
current clock cycle = 768
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1153
[MultiChannelMemorySystem] currentClockCycle = 768
current clock cycle = 769
current clock cycle = 769
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1154
[MultiChannelMemorySystem] currentClockCycle = 769
current clock cycle = 770
current clock cycle = 770
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1155
[MultiChannelMemorySystem] currentClockCycle = 770
current clock cycle = 770
current clock cycle = 770
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1156
[MultiChannelMemorySystem] currentClockCycle = 770
[Callback] read complete: channel = 0, address = 0x1080, cycle = 770
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 771
current clock cycle = 771
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1157
[MultiChannelMemorySystem] currentClockCycle = 771
current clock cycle = 772
current clock cycle = 772
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1158
[MultiChannelMemorySystem] currentClockCycle = 772
current clock cycle = 772
current clock cycle = 772
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1159
[MultiChannelMemorySystem] currentClockCycle = 772
current clock cycle = 773
current clock cycle = 773
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1160
[MultiChannelMemorySystem] currentClockCycle = 773
current clock cycle = 774
current clock cycle = 774
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1161
[MultiChannelMemorySystem] currentClockCycle = 774
current clock cycle = 774
current clock cycle = 774
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1162
[MultiChannelMemorySystem] currentClockCycle = 774
[Callback] read complete: channel = 0, address = 0x1040, cycle = 774
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 775
current clock cycle = 775
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1163
[MultiChannelMemorySystem] currentClockCycle = 775
current clock cycle = 776
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1164
current clock cycle = 776
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1165
current clock cycle = 777
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1166
current clock cycle = 778
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1167
current clock cycle = 778
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1168
current clock cycle = 779
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1169
current clock cycle = 776
[MultiChannelMemorySystem] currentClockCycle = 776
current clock cycle = 776
[MultiChannelMemorySystem] currentClockCycle = 776
current clock cycle = 777
[MultiChannelMemorySystem] currentClockCycle = 777
current clock cycle = 778
[MultiChannelMemorySystem] currentClockCycle = 778
current clock cycle = 778
[MultiChannelMemorySystem] currentClockCycle = 778
[Callback] read complete: channel = 0, address = 0x1040, cycle = 778
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 779
[MultiChannelMemorySystem] currentClockCycle = 779
current clock cycle = 780
current clock cycle = 780
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1170
[MultiChannelMemorySystem] currentClockCycle = 780
current clock cycle = 780
current clock cycle = 780
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1171
[MultiChannelMemorySystem] currentClockCycle = 780
current clock cycle = 781
current clock cycle = 781
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1172
[MultiChannelMemorySystem] currentClockCycle = 781
current clock cycle = 782
current clock cycle = 782
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1173
[MultiChannelMemorySystem] currentClockCycle = 782
current clock cycle = 782
current clock cycle = 782
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1174
[MultiChannelMemorySystem] currentClockCycle = 782
[Callback] read complete: channel = 0, address = 0x1040, cycle = 782
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 783
current clock cycle = 783
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1175
[MultiChannelMemorySystem] currentClockCycle = 783
current clock cycle = 784
current clock cycle = 784
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1176
[MultiChannelMemorySystem] currentClockCycle = 784
current clock cycle = 784
current clock cycle = 784
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1177
[MultiChannelMemorySystem] currentClockCycle = 784
current clock cycle = 785
current clock cycle = 785
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1178
[MultiChannelMemorySystem] currentClockCycle = 785
current clock cycle = 786
current clock cycle = 786
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1179
[MultiChannelMemorySystem] currentClockCycle = 786
current clock cycle = 786
current clock cycle = 786
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1180
[MultiChannelMemorySystem] currentClockCycle = 786
[Callback] read complete: channel = 0, address = 0x1040, cycle = 786
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 787
current clock cycle = 787
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1181
[MultiChannelMemorySystem] currentClockCycle = 787
current clock cycle = 788
current clock cycle = 788
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1182
[MultiChannelMemorySystem] currentClockCycle = 788
current clock cycle = 788
current clock cycle = 788
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1183
[MultiChannelMemorySystem] currentClockCycle = 788
current clock cycle = 789
current clock cycle = 789
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1184
[MultiChannelMemorySystem] currentClockCycle = 789
current clock cycle = 790
current clock cycle = 790
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1185
[MultiChannelMemorySystem] currentClockCycle = 790
current clock cycle = 790
current clock cycle = 790
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1186
[MultiChannelMemorySystem] currentClockCycle = 790
[Callback] read complete: channel = 0, address = 0x1040, cycle = 790
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 791
current clock cycle = 791
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1187
[MultiChannelMemorySystem] currentClockCycle = 791
current clock cycle = 792
current clock cycle = 792
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1188
[MultiChannelMemorySystem] currentClockCycle = 792
current clock cycle = 792
current clock cycle = 792
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1189
[MultiChannelMemorySystem] currentClockCycle = 792
current clock cycle = 793
current clock cycle = 793
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1190
[MultiChannelMemorySystem] currentClockCycle = 793
current clock cycle = 794
current clock cycle = 794
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1191
[MultiChannelMemorySystem] currentClockCycle = 794
current clock cycle = 794
current clock cycle = 794
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1192
[MultiChannelMemorySystem] currentClockCycle = 794
[Callback] read complete: channel = 0, address = 0x1000, cycle = 794
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 795
current clock cycle = 795
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1193
[MultiChannelMemorySystem] currentClockCycle = 795
current clock cycle = 796
current clock cycle = 796
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1194
[MultiChannelMemorySystem] currentClockCycle = 796
current clock cycle = 796
current clock cycle = 796
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1195
[MultiChannelMemorySystem] currentClockCycle = 796
current clock cycle = 797
current clock cycle = 797
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1196
[MultiChannelMemorySystem] currentClockCycle = 797
current clock cycle = 798
current clock cycle = 798
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1197
[MultiChannelMemorySystem] currentClockCycle = 798
current clock cycle = 798
current clock cycle = 798
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1198
[MultiChannelMemorySystem] currentClockCycle = 798
[Callback] read complete: channel = 0, address = 0x1000, cycle = 798
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 799
current clock cycle = 799
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1199
[MultiChannelMemorySystem] currentClockCycle = 799
current clock cycle = 800
current clock cycle = 800
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1200
[MultiChannelMemorySystem] currentClockCycle = 800
current clock cycle = 800
current clock cycle = 800
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1201
[MultiChannelMemorySystem] currentClockCycle = 800
current clock cycle = 801
current clock cycle = 801
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1202
[MultiChannelMemorySystem] currentClockCycle = 801
current clock cycle = 802
current clock cycle = 802
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1203
[MultiChannelMemorySystem] currentClockCycle = 802
current clock cycle = 802
current clock cycle = 802
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1204
[MultiChannelMemorySystem] currentClockCycle = 802
[Callback] read complete: channel = 0, address = 0x1000, cycle = 802
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 803
current clock cycle = 803
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1205
[MultiChannelMemorySystem] currentClockCycle = 803
current clock cycle = 804
current clock cycle = 804
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1206
[MultiChannelMemorySystem] currentClockCycle = 804
current clock cycle = 804
current clock cycle = 804
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1207
[MultiChannelMemorySystem] currentClockCycle = 804
current clock cycle = 805
current clock cycle = 805
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1208
[MultiChannelMemorySystem] currentClockCycle = 805
current clock cycle = 806
current clock cycle = 806
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1209
[MultiChannelMemorySystem] currentClockCycle = 806
current clock cycle = 806
current clock cycle = 806
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1210
[MultiChannelMemorySystem] currentClockCycle = 806
[Callback] read complete: channel = 0, address = 0x1000, cycle = 806
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 807
current clock cycle = 807
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1211
[MultiChannelMemorySystem] currentClockCycle = 807
current clock cycle = 808
current clock cycle = 808
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1212
[MultiChannelMemorySystem] currentClockCycle = 808
current clock cycle = 808
current clock cycle = 808
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1213
[MultiChannelMemorySystem] currentClockCycle = 808
current clock cycle = 809
current clock cycle = 809
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1214
[MultiChannelMemorySystem] currentClockCycle = 809
current clock cycle = 810
current clock cycle = 810
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1215
[MultiChannelMemorySystem] currentClockCycle = 810
current clock cycle = 810
current clock cycle = 810
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1216
[MultiChannelMemorySystem] currentClockCycle = 810
[Callback] read complete: channel = 0, address = 0x1000, cycle = 810
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 811
current clock cycle = 811
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1217
[MultiChannelMemorySystem] currentClockCycle = 811
current clock cycle = 812
current clock cycle = 812
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1218
[MultiChannelMemorySystem] currentClockCycle = 812
current clock cycle = 812
current clock cycle = 812
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1219
[MultiChannelMemorySystem] currentClockCycle = 812
current clock cycle = 813
current clock cycle = 813
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1220
[MultiChannelMemorySystem] currentClockCycle = 813
current clock cycle = 814
current clock cycle = 814
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1221
[MultiChannelMemorySystem] currentClockCycle = 814
current clock cycle = 814
current clock cycle = 814
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1222
[MultiChannelMemorySystem] currentClockCycle = 814
[Callback] read complete: channel = 0, address = 0x1080, cycle = 814
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 815
current clock cycle = 815
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1223
[MultiChannelMemorySystem] currentClockCycle = 815
current clock cycle = 816
current clock cycle = 816
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1224
[MultiChannelMemorySystem] currentClockCycle = 816
current clock cycle = 816
current clock cycle = 816
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1225
[MultiChannelMemorySystem] currentClockCycle = 816
current clock cycle = 817
current clock cycle = 817
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1226
[MultiChannelMemorySystem] currentClockCycle = 817
current clock cycle = 818
current clock cycle = 818
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1227
[MultiChannelMemorySystem] currentClockCycle = 818
current clock cycle = 818
current clock cycle = 818
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1228
[MultiChannelMemorySystem] currentClockCycle = 818
[Callback] read complete: channel = 0, address = 0x1040, cycle = 818
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 819
current clock cycle = 819
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1229
[MultiChannelMemorySystem] currentClockCycle = 819
current clock cycle = 820
current clock cycle = 820
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1230
[MultiChannelMemorySystem] currentClockCycle = 820
current clock cycle = 820
current clock cycle = 820
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1231
[MultiChannelMemorySystem] currentClockCycle = 820
current clock cycle = 821
current clock cycle = 821
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1232
[MultiChannelMemorySystem] currentClockCycle = 821
current clock cycle = 822
current clock cycle = 822
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1233
[MultiChannelMemorySystem] currentClockCycle = 822
current clock cycle = 822
current clock cycle = 822
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1234
[MultiChannelMemorySystem] currentClockCycle = 822
[Callback] read complete: channel = 0, address = 0x1040, cycle = 822
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 823
current clock cycle = 823
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1235
[MultiChannelMemorySystem] currentClockCycle = 823
current clock cycle = 824
current clock cycle = 824
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1236
[MultiChannelMemorySystem] currentClockCycle = 824
current clock cycle = 824
current clock cycle = 824
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1237
[MultiChannelMemorySystem] currentClockCycle = 824
current clock cycle = 825
current clock cycle = 825
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1238
[MultiChannelMemorySystem] currentClockCycle = 825
current clock cycle = 826
current clock cycle = 826
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1239
[MultiChannelMemorySystem] currentClockCycle = 826
current clock cycle = 826
current clock cycle = 826
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1240
[MultiChannelMemorySystem] currentClockCycle = 826
[Callback] read complete: channel = 0, address = 0x1040, cycle = 826
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 827
current clock cycle = 827
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1241
[MultiChannelMemorySystem] currentClockCycle = 827
current clock cycle = 828
current clock cycle = 828
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1242
[MultiChannelMemorySystem] currentClockCycle = 828
current clock cycle = 828
current clock cycle = 828
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1243
[MultiChannelMemorySystem] currentClockCycle = 828
current clock cycle = 829
current clock cycle = 829
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1244
[MultiChannelMemorySystem] currentClockCycle = 829
current clock cycle = 830
current clock cycle = 830
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1245
[MultiChannelMemorySystem] currentClockCycle = 830
current clock cycle = 830
current clock cycle = 830
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1246
[MultiChannelMemorySystem] currentClockCycle = 830
[Callback] read complete: channel = 0, address = 0x1040, cycle = 830
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 831
current clock cycle = 831
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1247
[MultiChannelMemorySystem] currentClockCycle = 831
current clock cycle = 832
current clock cycle = 832
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1248
[MultiChannelMemorySystem] currentClockCycle = 832
current clock cycle = 832
current clock cycle = 832
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1249
[MultiChannelMemorySystem] currentClockCycle = 832
current clock cycle = 833
current clock cycle = 833
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1250
[MultiChannelMemorySystem] currentClockCycle = 833
current clock cycle = 834
current clock cycle = 834
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1251
[MultiChannelMemorySystem] currentClockCycle = 834
current clock cycle = 834
current clock cycle = 834
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1252
[MultiChannelMemorySystem] currentClockCycle = 834
[Callback] read complete: channel = 0, address = 0x1040, cycle = 834
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 835
current clock cycle = 835
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1253
[MultiChannelMemorySystem] currentClockCycle = 835
current clock cycle = 836
current clock cycle = 836
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1254
[MultiChannelMemorySystem] currentClockCycle = 836
current clock cycle = 836
current clock cycle = 836
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1255
[MultiChannelMemorySystem] currentClockCycle = 836
current clock cycle = 837
current clock cycle = 837
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1256
[MultiChannelMemorySystem] currentClockCycle = 837
current clock cycle = 838
current clock cycle = 838
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1257
[MultiChannelMemorySystem] currentClockCycle = 838
current clock cycle = 838
current clock cycle = 838
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1258
[MultiChannelMemorySystem] currentClockCycle = 838
[Callback] read complete: channel = 0, address = 0x1000, cycle = 838
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 839
current clock cycle = 839
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1259
[MultiChannelMemorySystem] currentClockCycle = 839
current clock cycle = 840
current clock cycle = 840
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1260
[MultiChannelMemorySystem] currentClockCycle = 840
current clock cycle = 840
current clock cycle = 840
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1261
[MultiChannelMemorySystem] currentClockCycle = 840
current clock cycle = 841
current clock cycle = 841
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1262
[MultiChannelMemorySystem] currentClockCycle = 841
current clock cycle = 842
current clock cycle = 842
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1263
[MultiChannelMemorySystem] currentClockCycle = 842
current clock cycle = 842
current clock cycle = 842
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1264
[MultiChannelMemorySystem] currentClockCycle = 842
[Callback] read complete: channel = 0, address = 0x1000, cycle = 842
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 843
current clock cycle = 843
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1265
[MultiChannelMemorySystem] currentClockCycle = 843
current clock cycle = 844
current clock cycle = 844
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1266
[MultiChannelMemorySystem] currentClockCycle = 844
current clock cycle = 844
current clock cycle = 844
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1267
[MultiChannelMemorySystem] currentClockCycle = 844
current clock cycle = 845
current clock cycle = 845
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1268
[MultiChannelMemorySystem] currentClockCycle = 845
current clock cycle = 846
current clock cycle = 846
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1269
[MultiChannelMemorySystem] currentClockCycle = 846
current clock cycle = 846
current clock cycle = 846
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1270
[MultiChannelMemorySystem] currentClockCycle = 846
[Callback] read complete: channel = 0, address = 0x1000, cycle = 846
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 847
current clock cycle = 847
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1271
[MultiChannelMemorySystem] currentClockCycle = 847
current clock cycle = 848
current clock cycle = 848
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1272
[MultiChannelMemorySystem] currentClockCycle = 848
current clock cycle = 848
current clock cycle = 848
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1273
[MultiChannelMemorySystem] currentClockCycle = 848
current clock cycle = 849
current clock cycle = 849
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1274
[MultiChannelMemorySystem] currentClockCycle = 849
current clock cycle = 850
current clock cycle = 850
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1275
[MultiChannelMemorySystem] currentClockCycle = 850
current clock cycle = 850
current clock cycle = 850
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1276
[MultiChannelMemorySystem] currentClockCycle = 850
[Callback] read complete: channel = 0, address = 0x1000, cycle = 850
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 851
current clock cycle = 851
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1277
[MultiChannelMemorySystem] currentClockCycle = 851
current clock cycle = 852
current clock cycle = 852
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1278
[MultiChannelMemorySystem] currentClockCycle = 852
current clock cycle = 852
current clock cycle = 852
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1279
[MultiChannelMemorySystem] currentClockCycle = 852
current clock cycle = 853
current clock cycle = 853
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1280
[MultiChannelMemorySystem] currentClockCycle = 853
current clock cycle = 854
current clock cycle = 854
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1281
[MultiChannelMemorySystem] currentClockCycle = 854
current clock cycle = 854
current clock cycle = 854
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1282
[MultiChannelMemorySystem] currentClockCycle = 854
[Callback] read complete: channel = 0, address = 0x1000, cycle = 854
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 855
current clock cycle = 855
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1283
[MultiChannelMemorySystem] currentClockCycle = 855
current clock cycle = 856
current clock cycle = 856
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1284
[MultiChannelMemorySystem] currentClockCycle = 856
current clock cycle = 856
current clock cycle = 856
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1285
[MultiChannelMemorySystem] currentClockCycle = 856
current clock cycle = 857
current clock cycle = 857
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1286
[MultiChannelMemorySystem] currentClockCycle = 857
current clock cycle = 858
current clock cycle = 858
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1287
[MultiChannelMemorySystem] currentClockCycle = 858
current clock cycle = 858
current clock cycle = 858
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1288
[MultiChannelMemorySystem] currentClockCycle = 858
[Callback] read complete: channel = 0, address = 0x1080, cycle = 858
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 859
current clock cycle = 859
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1289
[MultiChannelMemorySystem] currentClockCycle = 859
current clock cycle = 860
current clock cycle = 860
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1290
[MultiChannelMemorySystem] currentClockCycle = 860
current clock cycle = 860
current clock cycle = 860
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1291
[MultiChannelMemorySystem] currentClockCycle = 860
current clock cycle = 861
current clock cycle = 861
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1292
[MultiChannelMemorySystem] currentClockCycle = 861
current clock cycle = 862
current clock cycle = 862
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1293
[MultiChannelMemorySystem] currentClockCycle = 862
current clock cycle = 862
current clock cycle = 862
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1294
[MultiChannelMemorySystem] currentClockCycle = 862
[Callback] read complete: channel = 0, address = 0x1040, cycle = 862
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 863
current clock cycle = 863
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1295
[MultiChannelMemorySystem] currentClockCycle = 863
current clock cycle = 864
current clock cycle = 864
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1296
[MultiChannelMemorySystem] currentClockCycle = 864
current clock cycle = 864
current clock cycle = 864
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1297
[MultiChannelMemorySystem] currentClockCycle = 864
current clock cycle = 865
current clock cycle = 865
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1298
[MultiChannelMemorySystem] currentClockCycle = 865
current clock cycle = 866
current clock cycle = 866
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1299
[MultiChannelMemorySystem] currentClockCycle = 866
current clock cycle = 866
current clock cycle = 866
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1300
[MultiChannelMemorySystem] currentClockCycle = 866
[Callback] read complete: channel = 0, address = 0x1040, cycle = 866
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 867
current clock cycle = 867
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1301
[MultiChannelMemorySystem] currentClockCycle = 867
current clock cycle = 868
current clock cycle = 868
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1302
[MultiChannelMemorySystem] currentClockCycle = 868
current clock cycle = 868
current clock cycle = 868
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1303
[MultiChannelMemorySystem] currentClockCycle = 868
current clock cycle = 869
current clock cycle = 869
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1304
[MultiChannelMemorySystem] currentClockCycle = 869
current clock cycle = 870
current clock cycle = 870
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1305
[MultiChannelMemorySystem] currentClockCycle = 870
current clock cycle = 870
current clock cycle = 870
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1306
[MultiChannelMemorySystem] currentClockCycle = 870
[Callback] read complete: channel = 0, address = 0x1040, cycle = 870
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 871
current clock cycle = 871
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1307
[MultiChannelMemorySystem] currentClockCycle = 871
current clock cycle = 872
current clock cycle = 872
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1308
[MultiChannelMemorySystem] currentClockCycle = 872
current clock cycle = 872
current clock cycle = 872
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1309
[MultiChannelMemorySystem] currentClockCycle = 872
current clock cycle = 873
current clock cycle = 873
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1310
[MultiChannelMemorySystem] currentClockCycle = 873
current clock cycle = 874
current clock cycle = 874
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1311
[MultiChannelMemorySystem] currentClockCycle = 874
current clock cycle = 874
current clock cycle = 874
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1312
[MultiChannelMemorySystem] currentClockCycle = 874
[Callback] read complete: channel = 0, address = 0x1040, cycle = 874
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 875
current clock cycle = 875
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1313
[MultiChannelMemorySystem] currentClockCycle = 875
current clock cycle = 876
current clock cycle = 876
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1314
[MultiChannelMemorySystem] currentClockCycle = 876
current clock cycle = 876
current clock cycle = 876
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1315
[MultiChannelMemorySystem] currentClockCycle = 876
current clock cycle = 877
current clock cycle = 877
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1316
[MultiChannelMemorySystem] currentClockCycle = 877
current clock cycle = 878
current clock cycle = 878
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1317
[MultiChannelMemorySystem] currentClockCycle = 878
current clock cycle = 878
current clock cycle = 878
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1318
[MultiChannelMemorySystem] currentClockCycle = 878
[Callback] read complete: channel = 0, address = 0x1040, cycle = 878
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 879
current clock cycle = 879
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1319
[MultiChannelMemorySystem] currentClockCycle = 879
current clock cycle = 880
current clock cycle = 880
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1320
[MultiChannelMemorySystem] currentClockCycle = 880
current clock cycle = 880
current clock cycle = 880
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1321
[MultiChannelMemorySystem] currentClockCycle = 880
current clock cycle = 881
current clock cycle = 881
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1322
[MultiChannelMemorySystem] currentClockCycle = 881
current clock cycle = 882
current clock cycle = 882
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1323
[MultiChannelMemorySystem] currentClockCycle = 882
current clock cycle = 882
current clock cycle = 882
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1324
[MultiChannelMemorySystem] currentClockCycle = 882
[Callback] read complete: channel = 0, address = 0x1000, cycle = 882
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 883
current clock cycle = 883
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1325
[MultiChannelMemorySystem] currentClockCycle = 883
current clock cycle = 884
current clock cycle = 884
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1326
[MultiChannelMemorySystem] currentClockCycle = 884
current clock cycle = 884
current clock cycle = 884
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1327
[MultiChannelMemorySystem] currentClockCycle = 884
current clock cycle = 885
current clock cycle = 885
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1328
[MultiChannelMemorySystem] currentClockCycle = 885
current clock cycle = 886
current clock cycle = 886
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1329
[MultiChannelMemorySystem] currentClockCycle = 886
current clock cycle = 886
current clock cycle = 886
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1330
[MultiChannelMemorySystem] currentClockCycle = 886
[Callback] read complete: channel = 0, address = 0x1000, cycle = 886
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 887
current clock cycle = 887
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1331
[MultiChannelMemorySystem] currentClockCycle = 887
current clock cycle = 888
current clock cycle = 888
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1332
[MultiChannelMemorySystem] currentClockCycle = 888
current clock cycle = 888
current clock cycle = 888
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1333
[MultiChannelMemorySystem] currentClockCycle = 888
current clock cycle = 889
current clock cycle = 889
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1334
[MultiChannelMemorySystem] currentClockCycle = 889
current clock cycle = 890
current clock cycle = 890
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1335
[MultiChannelMemorySystem] currentClockCycle = 890
current clock cycle = 890
current clock cycle = 890
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1336
[MultiChannelMemorySystem] currentClockCycle = 890
[Callback] read complete: channel = 0, address = 0x1000, cycle = 890
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 891
current clock cycle = 891
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1337
[MultiChannelMemorySystem] currentClockCycle = 891
current clock cycle = 892
current clock cycle = 892
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1338
[MultiChannelMemorySystem] currentClockCycle = 892
current clock cycle = 892
current clock cycle = 892
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1339
[MultiChannelMemorySystem] currentClockCycle = 892
current clock cycle = 893
current clock cycle = 893
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1340
[MultiChannelMemorySystem] currentClockCycle = 893
current clock cycle = 894
current clock cycle = 894
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1341
[MultiChannelMemorySystem] currentClockCycle = 894
current clock cycle = 894
current clock cycle = 894
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1342
[MultiChannelMemorySystem] currentClockCycle = 894
[Callback] read complete: channel = 0, address = 0x1000, cycle = 894
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 895
current clock cycle = 895
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1343
[MultiChannelMemorySystem] currentClockCycle = 895
current clock cycle = 896
current clock cycle = 896
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1344
[MultiChannelMemorySystem] currentClockCycle = 896
current clock cycle = 896
current clock cycle = 896
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1345
[MultiChannelMemorySystem] currentClockCycle = 896
current clock cycle = 897
current clock cycle = 897
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1346
[MultiChannelMemorySystem] currentClockCycle = 897
current clock cycle = 898
current clock cycle = 898
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1347
[MultiChannelMemorySystem] currentClockCycle = 898
current clock cycle = 898
current clock cycle = 898
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1348
[MultiChannelMemorySystem] currentClockCycle = 898
[Callback] read complete: channel = 0, address = 0x1000, cycle = 898
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 899
current clock cycle = 899
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1349
[MultiChannelMemorySystem] currentClockCycle = 899
current clock cycle = 900
current clock cycle = 900
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1350
[MultiChannelMemorySystem] currentClockCycle = 900
current clock cycle = 900
current clock cycle = 900
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1351
[MultiChannelMemorySystem] currentClockCycle = 900
current clock cycle = 901
current clock cycle = 901
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1352
[MultiChannelMemorySystem] currentClockCycle = 901
current clock cycle = 902
current clock cycle = 902
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1353
[MultiChannelMemorySystem] currentClockCycle = 902
current clock cycle = 902
current clock cycle = 902
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1354
[MultiChannelMemorySystem] currentClockCycle = 902
[Callback] read complete: channel = 0, address = 0x1080, cycle = 902
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 903
current clock cycle = 903
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1355
[MultiChannelMemorySystem] currentClockCycle = 903
current clock cycle = 904
current clock cycle = 904
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1356
[MultiChannelMemorySystem] currentClockCycle = 904
current clock cycle = 904
current clock cycle = 904
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1357
[MultiChannelMemorySystem] currentClockCycle = 904
current clock cycle = 905
current clock cycle = 905
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1358
[MultiChannelMemorySystem] currentClockCycle = 905
current clock cycle = 906
current clock cycle = 906
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1359
[MultiChannelMemorySystem] currentClockCycle = 906
current clock cycle = 906
current clock cycle = 906
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1360
[MultiChannelMemorySystem] currentClockCycle = 906
[Callback] read complete: channel = 0, address = 0x1040, cycle = 906
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 907
current clock cycle = 907
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1361
[MultiChannelMemorySystem] currentClockCycle = 907
current clock cycle = 908
current clock cycle = 908
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1362
[MultiChannelMemorySystem] currentClockCycle = 908
current clock cycle = 908
current clock cycle = 908
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1363
[MultiChannelMemorySystem] currentClockCycle = 908
current clock cycle = 909
current clock cycle = 909
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1364
[MultiChannelMemorySystem] currentClockCycle = 909
current clock cycle = 910
current clock cycle = 910
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1365
[MultiChannelMemorySystem] currentClockCycle = 910
current clock cycle = 910
current clock cycle = 910
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1366
[MultiChannelMemorySystem] currentClockCycle = 910
[Callback] read complete: channel = 0, address = 0x1040, cycle = 910
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 911
current clock cycle = 911
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1367
[MultiChannelMemorySystem] currentClockCycle = 911
current clock cycle = 912
current clock cycle = 912
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1368
[MultiChannelMemorySystem] currentClockCycle = 912
current clock cycle = 912
current clock cycle = 912
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1369
[MultiChannelMemorySystem] currentClockCycle = 912
current clock cycle = 913
current clock cycle = 913
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1370
[MultiChannelMemorySystem] currentClockCycle = 913
current clock cycle = 914
current clock cycle = 914
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1371
[MultiChannelMemorySystem] currentClockCycle = 914
current clock cycle = 914
current clock cycle = 914
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1372
[MultiChannelMemorySystem] currentClockCycle = 914
[Callback] read complete: channel = 0, address = 0x1040, cycle = 914
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 915
current clock cycle = 915
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1373
[MultiChannelMemorySystem] currentClockCycle = 915
current clock cycle = 916
current clock cycle = 916
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1374
[MultiChannelMemorySystem] currentClockCycle = 916
current clock cycle = 916
current clock cycle = 916
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1375
[MultiChannelMemorySystem] currentClockCycle = 916
current clock cycle = 917
current clock cycle = 917
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1376
[MultiChannelMemorySystem] currentClockCycle = 917
current clock cycle = 918
current clock cycle = 918
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1377
[MultiChannelMemorySystem] currentClockCycle = 918
current clock cycle = 918
current clock cycle = 918
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1378
[MultiChannelMemorySystem] currentClockCycle = 918
[Callback] read complete: channel = 0, address = 0x1040, cycle = 918
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 919
current clock cycle = 919
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1379
[MultiChannelMemorySystem] currentClockCycle = 919
current clock cycle = 920
current clock cycle = 920
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1380
[MultiChannelMemorySystem] currentClockCycle = 920
current clock cycle = 920
current clock cycle = 920
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1381
[MultiChannelMemorySystem] currentClockCycle = 920
current clock cycle = 921
current clock cycle = 921
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1382
[MultiChannelMemorySystem] currentClockCycle = 921
current clock cycle = 922
current clock cycle = 922
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1383
[MultiChannelMemorySystem] currentClockCycle = 922
current clock cycle = 922
current clock cycle = 922
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1384
[MultiChannelMemorySystem] currentClockCycle = 922
[Callback] read complete: channel = 0, address = 0x1040, cycle = 922
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 923
current clock cycle = 923
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1385
[MultiChannelMemorySystem] currentClockCycle = 923
current clock cycle = 924
current clock cycle = 924
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1386
[MultiChannelMemorySystem] currentClockCycle = 924
current clock cycle = 924
current clock cycle = 924
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1387
[MultiChannelMemorySystem] currentClockCycle = 924
current clock cycle = 925
current clock cycle = 925
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1388
[MultiChannelMemorySystem] currentClockCycle = 925
current clock cycle = 926
current clock cycle = 926
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1389
[MultiChannelMemorySystem] currentClockCycle = 926
current clock cycle = 926
current clock cycle = 926
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1390
[MultiChannelMemorySystem] currentClockCycle = 926
[Callback] read complete: channel = 0, address = 0x1000, cycle = 926
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 927
current clock cycle = 927
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1391
[MultiChannelMemorySystem] currentClockCycle = 927
current clock cycle = 928
current clock cycle = 928
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1392
[MultiChannelMemorySystem] currentClockCycle = 928
current clock cycle = 928
current clock cycle = 928
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1393
[MultiChannelMemorySystem] currentClockCycle = 928
current clock cycle = 929
current clock cycle = 929
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1394
[MultiChannelMemorySystem] currentClockCycle = 929
current clock cycle = 930
current clock cycle = 930
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1395
[MultiChannelMemorySystem] currentClockCycle = 930
current clock cycle = 930
current clock cycle = 930
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1396
[MultiChannelMemorySystem] currentClockCycle = 930
[Callback] read complete: channel = 0, address = 0x1000, cycle = 930
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 931
current clock cycle = 931
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1397
[MultiChannelMemorySystem] currentClockCycle = 931
current clock cycle = 932
current clock cycle = 932
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1398
[MultiChannelMemorySystem] currentClockCycle = 932
current clock cycle = 932
current clock cycle = 932
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1399
[MultiChannelMemorySystem] currentClockCycle = 932
current clock cycle = 933
current clock cycle = 933
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1400
[MultiChannelMemorySystem] currentClockCycle = 933
current clock cycle = 934
current clock cycle = 934
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1401
[MultiChannelMemorySystem] currentClockCycle = 934
current clock cycle = 934
current clock cycle = 934
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1402
[MultiChannelMemorySystem] currentClockCycle = 934
[Callback] read complete: channel = 0, address = 0x1000, cycle = 934
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 935
current clock cycle = 935
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1403
[MultiChannelMemorySystem] currentClockCycle = 935
current clock cycle = 936
current clock cycle = 936
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1404
[MultiChannelMemorySystem] currentClockCycle = 936
current clock cycle = 936
current clock cycle = 936
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1405
[MultiChannelMemorySystem] currentClockCycle = 936
current clock cycle = 937
current clock cycle = 937
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1406
[MultiChannelMemorySystem] currentClockCycle = 937
current clock cycle = 938
current clock cycle = 938
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1407
[MultiChannelMemorySystem] currentClockCycle = 938
current clock cycle = 938
current clock cycle = 938
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1408
[MultiChannelMemorySystem] currentClockCycle = 938
[Callback] read complete: channel = 0, address = 0x1000, cycle = 938
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 939
current clock cycle = 939
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1409
[MultiChannelMemorySystem] currentClockCycle = 939
current clock cycle = 940
current clock cycle = 940
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1410
[MultiChannelMemorySystem] currentClockCycle = 940
current clock cycle = 940
current clock cycle = 940
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1411
[MultiChannelMemorySystem] currentClockCycle = 940
current clock cycle = 941
current clock cycle = 941
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1412
[MultiChannelMemorySystem] currentClockCycle = 941
current clock cycle = 942
current clock cycle = 942
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1413
[MultiChannelMemorySystem] currentClockCycle = 942
current clock cycle = 942
current clock cycle = 942
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1414
[MultiChannelMemorySystem] currentClockCycle = 942
[Callback] read complete: channel = 0, address = 0x1000, cycle = 942
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 943
current clock cycle = 943
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1415
[MultiChannelMemorySystem] currentClockCycle = 943
current clock cycle = 944
current clock cycle = 944
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1416
[MultiChannelMemorySystem] currentClockCycle = 944
current clock cycle = 944
current clock cycle = 944
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1417
[MultiChannelMemorySystem] currentClockCycle = 944
current clock cycle = 945
current clock cycle = 945
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1418
[MultiChannelMemorySystem] currentClockCycle = 945
current clock cycle = 946
current clock cycle = 946
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1419
[MultiChannelMemorySystem] currentClockCycle = 946
current clock cycle = 946
current clock cycle = 946
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1420
[MultiChannelMemorySystem] currentClockCycle = 946
[Callback] read complete: channel = 0, address = 0x1080, cycle = 946
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 947
current clock cycle = 947
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1421
[MultiChannelMemorySystem] currentClockCycle = 947
current clock cycle = 948
current clock cycle = 948
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1422
[MultiChannelMemorySystem] currentClockCycle = 948
current clock cycle = 948
current clock cycle = 948
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1423
[MultiChannelMemorySystem] currentClockCycle = 948
current clock cycle = 949
current clock cycle = 949
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1424
[MultiChannelMemorySystem] currentClockCycle = 949
current clock cycle = 950
current clock cycle = 950
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1425
[MultiChannelMemorySystem] currentClockCycle = 950
current clock cycle = 950
current clock cycle = 950
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1426
[MultiChannelMemorySystem] currentClockCycle = 950
[Callback] read complete: channel = 0, address = 0x1040, cycle = 950
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 951
current clock cycle = 951
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1427
[MultiChannelMemorySystem] currentClockCycle = 951
current clock cycle = 952
current clock cycle = 952
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1428
[MultiChannelMemorySystem] currentClockCycle = 952
current clock cycle = 952
current clock cycle = 952
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1429
[MultiChannelMemorySystem] currentClockCycle = 952
current clock cycle = 953
current clock cycle = 953
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1430
[MultiChannelMemorySystem] currentClockCycle = 953
current clock cycle = 954
current clock cycle = 954
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1431
[MultiChannelMemorySystem] currentClockCycle = 954
current clock cycle = 954
current clock cycle = 954
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1432
[MultiChannelMemorySystem] currentClockCycle = 954
[Callback] read complete: channel = 0, address = 0x1040, cycle = 954
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 955
current clock cycle = 955
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1433
[MultiChannelMemorySystem] currentClockCycle = 955
current clock cycle = 956
current clock cycle = 956
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1434
[MultiChannelMemorySystem] currentClockCycle = 956
current clock cycle = 956
current clock cycle = 956
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1435
[MultiChannelMemorySystem] currentClockCycle = 956
current clock cycle = 957
current clock cycle = 957
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1436
[MultiChannelMemorySystem] currentClockCycle = 957
current clock cycle = 958
current clock cycle = 958
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1437
[MultiChannelMemorySystem] currentClockCycle = 958
current clock cycle = 958
current clock cycle = 958
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1438
[MultiChannelMemorySystem] currentClockCycle = 958
[Callback] read complete: channel = 0, address = 0x1040, cycle = 958
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 959
current clock cycle = 959
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1439
[MultiChannelMemorySystem] currentClockCycle = 959
current clock cycle = 960
current clock cycle = 960
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1440
[MultiChannelMemorySystem] currentClockCycle = 960
current clock cycle = 960
current clock cycle = 960
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1441
[MultiChannelMemorySystem] currentClockCycle = 960
current clock cycle = 961
current clock cycle = 961
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1442
[MultiChannelMemorySystem] currentClockCycle = 961
current clock cycle = 962
current clock cycle = 962
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1443
[MultiChannelMemorySystem] currentClockCycle = 962
current clock cycle = 962
current clock cycle = 962
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1444
[MultiChannelMemorySystem] currentClockCycle = 962
[Callback] read complete: channel = 0, address = 0x1040, cycle = 962
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 963
current clock cycle = 963
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1445
[MultiChannelMemorySystem] currentClockCycle = 963
current clock cycle = 964
current clock cycle = 964
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1446
[MultiChannelMemorySystem] currentClockCycle = 964
current clock cycle = 964
current clock cycle = 964
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1447
[MultiChannelMemorySystem] currentClockCycle = 964
current clock cycle = 965
current clock cycle = 965
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1448
[MultiChannelMemorySystem] currentClockCycle = 965
current clock cycle = 966
current clock cycle = 966
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1449
[MultiChannelMemorySystem] currentClockCycle = 966
current clock cycle = 966
current clock cycle = 966
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1450
[MultiChannelMemorySystem] currentClockCycle = 966
[Callback] read complete: channel = 0, address = 0x1040, cycle = 966
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 967
current clock cycle = 967
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1451
[MultiChannelMemorySystem] currentClockCycle = 967
current clock cycle = 968
current clock cycle = 968
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1452
[MultiChannelMemorySystem] currentClockCycle = 968
current clock cycle = 968
current clock cycle = 968
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1453
[MultiChannelMemorySystem] currentClockCycle = 968
current clock cycle = 969
current clock cycle = 969
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1454
[MultiChannelMemorySystem] currentClockCycle = 969
current clock cycle = 970
current clock cycle = 970
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1455
[MultiChannelMemorySystem] currentClockCycle = 970
current clock cycle = 970
current clock cycle = 970
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1456
[MultiChannelMemorySystem] currentClockCycle = 970
[Callback] read complete: channel = 0, address = 0x1000, cycle = 970
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 971
current clock cycle = 971
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1457
[MultiChannelMemorySystem] currentClockCycle = 971
current clock cycle = 972
current clock cycle = 972
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1458
[MultiChannelMemorySystem] currentClockCycle = 972
current clock cycle = 972
current clock cycle = 972
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1459
[MultiChannelMemorySystem] currentClockCycle = 972
current clock cycle = 973
current clock cycle = 973
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1460
[MultiChannelMemorySystem] currentClockCycle = 973
current clock cycle = 974
current clock cycle = 974
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1461
[MultiChannelMemorySystem] currentClockCycle = 974
current clock cycle = 974
current clock cycle = 974
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1462
[MultiChannelMemorySystem] currentClockCycle = 974
[Callback] read complete: channel = 0, address = 0x1000, cycle = 974
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 975
current clock cycle = 975
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1463
[MultiChannelMemorySystem] currentClockCycle = 975
current clock cycle = 976
current clock cycle = 976
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1464
[MultiChannelMemorySystem] currentClockCycle = 976
current clock cycle = 976
current clock cycle = 976
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1465
[MultiChannelMemorySystem] currentClockCycle = 976
current clock cycle = 977
current clock cycle = 977
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1466
[MultiChannelMemorySystem] currentClockCycle = 977
current clock cycle = 978
current clock cycle = 978
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1467
[MultiChannelMemorySystem] currentClockCycle = 978
current clock cycle = 978
current clock cycle = 978
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1468
[MultiChannelMemorySystem] currentClockCycle = 978
[Callback] read complete: channel = 0, address = 0x1000, cycle = 978
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 979
current clock cycle = 979
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1469
[MultiChannelMemorySystem] currentClockCycle = 979
current clock cycle = 980
current clock cycle = 980
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1470
[MultiChannelMemorySystem] currentClockCycle = 980
current clock cycle = 980
current clock cycle = 980
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1471
[MultiChannelMemorySystem] currentClockCycle = 980
current clock cycle = 981
current clock cycle = 981
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1472
[MultiChannelMemorySystem] currentClockCycle = 981
current clock cycle = 982
current clock cycle = 982
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1473
[MultiChannelMemorySystem] currentClockCycle = 982
current clock cycle = 982
current clock cycle = 982
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1474
[MultiChannelMemorySystem] currentClockCycle = 982
[Callback] read complete: channel = 0, address = 0x1000, cycle = 982
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 983
current clock cycle = 983
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1475
[MultiChannelMemorySystem] currentClockCycle = 983
current clock cycle = 984
current clock cycle = 984
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1476
[MultiChannelMemorySystem] currentClockCycle = 984
current clock cycle = 984
current clock cycle = 984
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1477
[MultiChannelMemorySystem] currentClockCycle = 984
current clock cycle = 985
current clock cycle = 985
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1478
[MultiChannelMemorySystem] currentClockCycle = 985
current clock cycle = 986
current clock cycle = 986
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1479
[MultiChannelMemorySystem] currentClockCycle = 986
current clock cycle = 986
current clock cycle = 986
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1480
[MultiChannelMemorySystem] currentClockCycle = 986
[Callback] read complete: channel = 0, address = 0x1000, cycle = 986
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 987
current clock cycle = 987
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1481
[MultiChannelMemorySystem] currentClockCycle = 987
current clock cycle = 988
current clock cycle = 988
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1482
[MultiChannelMemorySystem] currentClockCycle = 988
current clock cycle = 988
current clock cycle = 988
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1483
[MultiChannelMemorySystem] currentClockCycle = 988
current clock cycle = 989
current clock cycle = 989
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1484
[MultiChannelMemorySystem] currentClockCycle = 989
current clock cycle = 990
current clock cycle = 990
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1485
[MultiChannelMemorySystem] currentClockCycle = 990
current clock cycle = 990
current clock cycle = 990
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1486
[MultiChannelMemorySystem] currentClockCycle = 990
[Callback] read complete: channel = 0, address = 0x1080, cycle = 990
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 991
current clock cycle = 991
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1487
[MultiChannelMemorySystem] currentClockCycle = 991
current clock cycle = 992
current clock cycle = 992
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1488
[MultiChannelMemorySystem] currentClockCycle = 992
current clock cycle = 992
current clock cycle = 992
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1489
[MultiChannelMemorySystem] currentClockCycle = 992
current clock cycle = 993
current clock cycle = 993
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1490
[MultiChannelMemorySystem] currentClockCycle = 993
current clock cycle = 994
current clock cycle = 994
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1491
[MultiChannelMemorySystem] currentClockCycle = 994
current clock cycle = 994
current clock cycle = 994
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1492
[MultiChannelMemorySystem] currentClockCycle = 994
[Callback] read complete: channel = 0, address = 0x1040, cycle = 994
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 995
current clock cycle = 995
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1493
[MultiChannelMemorySystem] currentClockCycle = 995
current clock cycle = 996
current clock cycle = 996
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1494
[MultiChannelMemorySystem] currentClockCycle = 996
current clock cycle = 996
current clock cycle = 996
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1495
[MultiChannelMemorySystem] currentClockCycle = 996
current clock cycle = 997
current clock cycle = 997
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1496
[MultiChannelMemorySystem] currentClockCycle = 997
current clock cycle = 998
current clock cycle = 998
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1497
[MultiChannelMemorySystem] currentClockCycle = 998
current clock cycle = 998
current clock cycle = 998
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1498
[MultiChannelMemorySystem] currentClockCycle = 998
[Callback] read complete: channel = 0, address = 0x1040, cycle = 998
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 999
current clock cycle = 999
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1499
[MultiChannelMemorySystem] currentClockCycle = 999
current clock cycle = 1000
current clock cycle = 1000
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1500
[MultiChannelMemorySystem] currentClockCycle = 1000
current clock cycle = 1000
current clock cycle = 1000
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1501
[MultiChannelMemorySystem] currentClockCycle = 1000
current clock cycle = 1001
current clock cycle = 1001
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1502
[MultiChannelMemorySystem] currentClockCycle = 1001
current clock cycle = 1002
current clock cycle = 1002
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1503
[MultiChannelMemorySystem] currentClockCycle = 1002
current clock cycle = 1002
current clock cycle = 1002
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1504
[MultiChannelMemorySystem] currentClockCycle = 1002
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1002
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1003
current clock cycle = 1003
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1505
[MultiChannelMemorySystem] currentClockCycle = 1003
current clock cycle = 1004
current clock cycle = 1004
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1506
[MultiChannelMemorySystem] currentClockCycle = 1004
current clock cycle = 1004
current clock cycle = 1004
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1507
[MultiChannelMemorySystem] currentClockCycle = 1004
current clock cycle = 1005
current clock cycle = 1005
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1508
[MultiChannelMemorySystem] currentClockCycle = 1005
current clock cycle = 1006
current clock cycle = 1006
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1509
[MultiChannelMemorySystem] currentClockCycle = 1006
current clock cycle = 1006
current clock cycle = 1006
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1510
[MultiChannelMemorySystem] currentClockCycle = 1006
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1006
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1007
current clock cycle = 1007
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1511
[MultiChannelMemorySystem] currentClockCycle = 1007
current clock cycle = 1008
current clock cycle = 1008
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1512
[MultiChannelMemorySystem] currentClockCycle = 1008
current clock cycle = 1008
current clock cycle = 1008
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1513
[MultiChannelMemorySystem] currentClockCycle = 1008
current clock cycle = 1009
current clock cycle = 1009
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1514
[MultiChannelMemorySystem] currentClockCycle = 1009
current clock cycle = 1010
current clock cycle = 1010
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1515
[MultiChannelMemorySystem] currentClockCycle = 1010
current clock cycle = 1010
current clock cycle = 1010
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1516
[MultiChannelMemorySystem] currentClockCycle = 1010
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1010
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1011
current clock cycle = 1011
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1517
[MultiChannelMemorySystem] currentClockCycle = 1011
current clock cycle = 1012
current clock cycle = 1012
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1518
[MultiChannelMemorySystem] currentClockCycle = 1012
current clock cycle = 1012
current clock cycle = 1012
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1519
[MultiChannelMemorySystem] currentClockCycle = 1012
current clock cycle = 1013
current clock cycle = 1013
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1520
[MultiChannelMemorySystem] currentClockCycle = 1013
current clock cycle = 1014
current clock cycle = 1014
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1521
[MultiChannelMemorySystem] currentClockCycle = 1014
current clock cycle = 1014
current clock cycle = 1014
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1522
[MultiChannelMemorySystem] currentClockCycle = 1014
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1014
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1015
current clock cycle = 1015
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1523
[MultiChannelMemorySystem] currentClockCycle = 1015
current clock cycle = 1016
current clock cycle = 1016
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1524
[MultiChannelMemorySystem] currentClockCycle = 1016
current clock cycle = 1016
current clock cycle = 1016
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1525
[MultiChannelMemorySystem] currentClockCycle = 1016
current clock cycle = 1017
current clock cycle = 1017
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1526
[MultiChannelMemorySystem] currentClockCycle = 1017
current clock cycle = 1018
current clock cycle = 1018
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1527
[MultiChannelMemorySystem] currentClockCycle = 1018
current clock cycle = 1018
current clock cycle = 1018
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1528
[MultiChannelMemorySystem] currentClockCycle = 1018
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1018
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1019
current clock cycle = 1019
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1529
[MultiChannelMemorySystem] currentClockCycle = 1019
current clock cycle = 1020
current clock cycle = 1020
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1530
[MultiChannelMemorySystem] currentClockCycle = 1020
current clock cycle = 1020
current clock cycle = 1020
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1531
[MultiChannelMemorySystem] currentClockCycle = 1020
current clock cycle = 1021
current clock cycle = 1021
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1532
[MultiChannelMemorySystem] currentClockCycle = 1021
current clock cycle = 1022
current clock cycle = 1022
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1533
[MultiChannelMemorySystem] currentClockCycle = 1022
current clock cycle = 1022
current clock cycle = 1022
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1534
[MultiChannelMemorySystem] currentClockCycle = 1022
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1022
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1023
current clock cycle = 1023
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1535
[MultiChannelMemorySystem] currentClockCycle = 1023
current clock cycle = 1024
current clock cycle = 1024
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1536
[MultiChannelMemorySystem] currentClockCycle = 1024
current clock cycle = 1024
current clock cycle = 1024
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1537
[MultiChannelMemorySystem] currentClockCycle = 1024
current clock cycle = 1025
current clock cycle = 1025
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1538
[MultiChannelMemorySystem] currentClockCycle = 1025
current clock cycle = 1026
current clock cycle = 1026
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1539
[MultiChannelMemorySystem] currentClockCycle = 1026
current clock cycle = 1026
current clock cycle = 1026
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1540
[MultiChannelMemorySystem] currentClockCycle = 1026
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1026
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1027
current clock cycle = 1027
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1541
[MultiChannelMemorySystem] currentClockCycle = 1027
current clock cycle = 1028
current clock cycle = 1028
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1542
[MultiChannelMemorySystem] currentClockCycle = 1028
current clock cycle = 1028
current clock cycle = 1028
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1543
[MultiChannelMemorySystem] currentClockCycle = 1028
current clock cycle = 1029
current clock cycle = 1029
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1544
[MultiChannelMemorySystem] currentClockCycle = 1029
current clock cycle = 1030
current clock cycle = 1030
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1545
[MultiChannelMemorySystem] currentClockCycle = 1030
current clock cycle = 1030
current clock cycle = 1030
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1546
[MultiChannelMemorySystem] currentClockCycle = 1030
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1030
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1031
current clock cycle = 1031
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1547
[MultiChannelMemorySystem] currentClockCycle = 1031
current clock cycle = 1032
current clock cycle = 1032
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1548
[MultiChannelMemorySystem] currentClockCycle = 1032
current clock cycle = 1032
current clock cycle = 1032
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1549
[MultiChannelMemorySystem] currentClockCycle = 1032
current clock cycle = 1033
current clock cycle = 1033
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1550
[MultiChannelMemorySystem] currentClockCycle = 1033
current clock cycle = 1034
current clock cycle = 1034
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1551
[MultiChannelMemorySystem] currentClockCycle = 1034
current clock cycle = 1034
current clock cycle = 1034
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1552
[MultiChannelMemorySystem] currentClockCycle = 1034
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1034
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1035
current clock cycle = 1035
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1553
[MultiChannelMemorySystem] currentClockCycle = 1035
current clock cycle = 1036
current clock cycle = 1036
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1554
[MultiChannelMemorySystem] currentClockCycle = 1036
current clock cycle = 1036
current clock cycle = 1036
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1555
[MultiChannelMemorySystem] currentClockCycle = 1036
current clock cycle = 1037
current clock cycle = 1037
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1556
[MultiChannelMemorySystem] currentClockCycle = 1037
current clock cycle = 1038
current clock cycle = 1038
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1557
[MultiChannelMemorySystem] currentClockCycle = 1038
current clock cycle = 1038
current clock cycle = 1038
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1558
[MultiChannelMemorySystem] currentClockCycle = 1038
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1038
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1039
current clock cycle = 1039
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1559
[MultiChannelMemorySystem] currentClockCycle = 1039
current clock cycle = 1040
current clock cycle = 1040
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1560
[MultiChannelMemorySystem] currentClockCycle = 1040
current clock cycle = 1040
current clock cycle = 1040
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1561
[MultiChannelMemorySystem] currentClockCycle = 1040
current clock cycle = 1041
current clock cycle = 1041
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1562
[MultiChannelMemorySystem] currentClockCycle = 1041
current clock cycle = 1042
current clock cycle = 1042
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1563
[MultiChannelMemorySystem] currentClockCycle = 1042
current clock cycle = 1042
current clock cycle = 1042
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1564
[MultiChannelMemorySystem] currentClockCycle = 1042
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1042
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1043
current clock cycle = 1043
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1565
[MultiChannelMemorySystem] currentClockCycle = 1043
current clock cycle = 1044
current clock cycle = 1044
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1566
[MultiChannelMemorySystem] currentClockCycle = 1044
current clock cycle = 1044
current clock cycle = 1044
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1567
[MultiChannelMemorySystem] currentClockCycle = 1044
current clock cycle = 1045
current clock cycle = 1045
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1568
[MultiChannelMemorySystem] currentClockCycle = 1045
current clock cycle = 1046
current clock cycle = 1046
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1569
[MultiChannelMemorySystem] currentClockCycle = 1046
current clock cycle = 1046
current clock cycle = 1046
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1570
[MultiChannelMemorySystem] currentClockCycle = 1046
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1046
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1047
current clock cycle = 1047
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1571
[MultiChannelMemorySystem] currentClockCycle = 1047
current clock cycle = 1048
current clock cycle = 1048
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1572
[MultiChannelMemorySystem] currentClockCycle = 1048
current clock cycle = 1048
current clock cycle = 1048
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1573
[MultiChannelMemorySystem] currentClockCycle = 1048
current clock cycle = 1049
current clock cycle = 1049
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1574
[MultiChannelMemorySystem] currentClockCycle = 1049
current clock cycle = 1050
current clock cycle = 1050
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1575
[MultiChannelMemorySystem] currentClockCycle = 1050
current clock cycle = 1050
current clock cycle = 1050
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1576
[MultiChannelMemorySystem] currentClockCycle = 1050
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1050
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1051
current clock cycle = 1051
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1577
[MultiChannelMemorySystem] currentClockCycle = 1051
current clock cycle = 1052
current clock cycle = 1052
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1578
[MultiChannelMemorySystem] currentClockCycle = 1052
current clock cycle = 1052
current clock cycle = 1052
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1579
[MultiChannelMemorySystem] currentClockCycle = 1052
current clock cycle = 1053
current clock cycle = 1053
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1580
[MultiChannelMemorySystem] currentClockCycle = 1053
current clock cycle = 1054
current clock cycle = 1054
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1581
[MultiChannelMemorySystem] currentClockCycle = 1054
current clock cycle = 1054
current clock cycle = 1054
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1582
[MultiChannelMemorySystem] currentClockCycle = 1054
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1054
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1055
current clock cycle = 1055
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1583
[MultiChannelMemorySystem] currentClockCycle = 1055
current clock cycle = 1056
current clock cycle = 1056
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1584
[MultiChannelMemorySystem] currentClockCycle = 1056
current clock cycle = 1056
current clock cycle = 1056
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1585
[MultiChannelMemorySystem] currentClockCycle = 1056
current clock cycle = 1057
current clock cycle = 1057
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1586
[MultiChannelMemorySystem] currentClockCycle = 1057
current clock cycle = 1058
current clock cycle = 1058
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1587
[MultiChannelMemorySystem] currentClockCycle = 1058
current clock cycle = 1058
current clock cycle = 1058
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1588
[MultiChannelMemorySystem] currentClockCycle = 1058
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1058
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1059
current clock cycle = 1059
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1589
[MultiChannelMemorySystem] currentClockCycle = 1059
current clock cycle = 1060
current clock cycle = 1060
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1590
[MultiChannelMemorySystem] currentClockCycle = 1060
current clock cycle = 1060
current clock cycle = 1060
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1591
[MultiChannelMemorySystem] currentClockCycle = 1060
current clock cycle = 1061
current clock cycle = 1061
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1592
[MultiChannelMemorySystem] currentClockCycle = 1061
current clock cycle = 1062
current clock cycle = 1062
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1593
[MultiChannelMemorySystem] currentClockCycle = 1062
current clock cycle = 1062
current clock cycle = 1062
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1594
[MultiChannelMemorySystem] currentClockCycle = 1062
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1062
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1063
current clock cycle = 1063
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1595
[MultiChannelMemorySystem] currentClockCycle = 1063
current clock cycle = 1064
current clock cycle = 1064
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1596
[MultiChannelMemorySystem] currentClockCycle = 1064
current clock cycle = 1064
current clock cycle = 1064
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1597
[MultiChannelMemorySystem] currentClockCycle = 1064
current clock cycle = 1065
current clock cycle = 1065
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1598
[MultiChannelMemorySystem] currentClockCycle = 1065
current clock cycle = 1066
current clock cycle = 1066
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1599
[MultiChannelMemorySystem] currentClockCycle = 1066
current clock cycle = 1066
current clock cycle = 1066
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1600
[MultiChannelMemorySystem] currentClockCycle = 1066
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1066
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1067
current clock cycle = 1067
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1601
[MultiChannelMemorySystem] currentClockCycle = 1067
current clock cycle = 1068
current clock cycle = 1068
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1602
[MultiChannelMemorySystem] currentClockCycle = 1068
current clock cycle = 1068
current clock cycle = 1068
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1603
[MultiChannelMemorySystem] currentClockCycle = 1068
current clock cycle = 1069
current clock cycle = 1069
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1604
[MultiChannelMemorySystem] currentClockCycle = 1069
current clock cycle = 1070
current clock cycle = 1070
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1605
[MultiChannelMemorySystem] currentClockCycle = 1070
current clock cycle = 1070
current clock cycle = 1070
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1606
[MultiChannelMemorySystem] currentClockCycle = 1070
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1070
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1071
current clock cycle = 1071
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1607
[MultiChannelMemorySystem] currentClockCycle = 1071
current clock cycle = 1072
current clock cycle = 1072
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1608
[MultiChannelMemorySystem] currentClockCycle = 1072
current clock cycle = 1072
current clock cycle = 1072
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1609
[MultiChannelMemorySystem] currentClockCycle = 1072
current clock cycle = 1073
current clock cycle = 1073
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1610
[MultiChannelMemorySystem] currentClockCycle = 1073
current clock cycle = 1074
current clock cycle = 1074
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1611
[MultiChannelMemorySystem] currentClockCycle = 1074
current clock cycle = 1074
current clock cycle = 1074
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1612
[MultiChannelMemorySystem] currentClockCycle = 1074
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1074
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1075
current clock cycle = 1075
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1613
[MultiChannelMemorySystem] currentClockCycle = 1075
current clock cycle = 1076
current clock cycle = 1076
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1614
[MultiChannelMemorySystem] currentClockCycle = 1076
current clock cycle = 1076
current clock cycle = 1076
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1615
[MultiChannelMemorySystem] currentClockCycle = 1076
current clock cycle = 1077
current clock cycle = 1077
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1616
[MultiChannelMemorySystem] currentClockCycle = 1077
current clock cycle = 1078
current clock cycle = 1078
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1617
[MultiChannelMemorySystem] currentClockCycle = 1078
current clock cycle = 1078
current clock cycle = 1078
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1618
[MultiChannelMemorySystem] currentClockCycle = 1078
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1078
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1079
current clock cycle = 1079
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1619
[MultiChannelMemorySystem] currentClockCycle = 1079
current clock cycle = 1080
current clock cycle = 1080
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1620
[MultiChannelMemorySystem] currentClockCycle = 1080
current clock cycle = 1080
current clock cycle = 1080
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1621
[MultiChannelMemorySystem] currentClockCycle = 1080
current clock cycle = 1081
current clock cycle = 1081
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1622
[MultiChannelMemorySystem] currentClockCycle = 1081
current clock cycle = 1082
current clock cycle = 1082
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1623
[MultiChannelMemorySystem] currentClockCycle = 1082
current clock cycle = 1082
current clock cycle = 1082
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1624
[MultiChannelMemorySystem] currentClockCycle = 1082
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1082
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1083
current clock cycle = 1083
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1625
[MultiChannelMemorySystem] currentClockCycle = 1083
current clock cycle = 1084
current clock cycle = 1084
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1626
[MultiChannelMemorySystem] currentClockCycle = 1084
current clock cycle = 1084
current clock cycle = 1084
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1627
[MultiChannelMemorySystem] currentClockCycle = 1084
current clock cycle = 1085
current clock cycle = 1085
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1628
[MultiChannelMemorySystem] currentClockCycle = 1085
current clock cycle = 1086
current clock cycle = 1086
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1629
[MultiChannelMemorySystem] currentClockCycle = 1086
current clock cycle = 1086
current clock cycle = 1086
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1630
[MultiChannelMemorySystem] currentClockCycle = 1086
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1086
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1087
current clock cycle = 1087
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1631
[MultiChannelMemorySystem] currentClockCycle = 1087
current clock cycle = 1088
current clock cycle = 1088
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1632
[MultiChannelMemorySystem] currentClockCycle = 1088
current clock cycle = 1088
current clock cycle = 1088
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1633
[MultiChannelMemorySystem] currentClockCycle = 1088
current clock cycle = 1089
current clock cycle = 1089
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1634
[MultiChannelMemorySystem] currentClockCycle = 1089
current clock cycle = 1090
current clock cycle = 1090
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1635
[MultiChannelMemorySystem] currentClockCycle = 1090
current clock cycle = 1090
current clock cycle = 1090
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1636
[MultiChannelMemorySystem] currentClockCycle = 1090
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1090
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1091
current clock cycle = 1091
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1637
[MultiChannelMemorySystem] currentClockCycle = 1091
current clock cycle = 1092
current clock cycle = 1092
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1638
[MultiChannelMemorySystem] currentClockCycle = 1092
current clock cycle = 1092
current clock cycle = 1092
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1639
[MultiChannelMemorySystem] currentClockCycle = 1092
current clock cycle = 1093
current clock cycle = 1093
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1640
[MultiChannelMemorySystem] currentClockCycle = 1093
current clock cycle = 1094
current clock cycle = 1094
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1641
[MultiChannelMemorySystem] currentClockCycle = 1094
current clock cycle = 1094
current clock cycle = 1094
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1642
[MultiChannelMemorySystem] currentClockCycle = 1094
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1094
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1095
current clock cycle = 1095
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1643
[MultiChannelMemorySystem] currentClockCycle = 1095
current clock cycle = 1096
current clock cycle = 1096
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1644
[MultiChannelMemorySystem] currentClockCycle = 1096
current clock cycle = 1096
current clock cycle = 1096
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1645
[MultiChannelMemorySystem] currentClockCycle = 1096
current clock cycle = 1097
current clock cycle = 1097
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1646
[MultiChannelMemorySystem] currentClockCycle = 1097
current clock cycle = 1098
current clock cycle = 1098
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1647
[MultiChannelMemorySystem] currentClockCycle = 1098
current clock cycle = 1098
current clock cycle = 1098
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1648
[MultiChannelMemorySystem] currentClockCycle = 1098
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1098
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1099
current clock cycle = 1099
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1649
[MultiChannelMemorySystem] currentClockCycle = 1099
current clock cycle = 1100
current clock cycle = 1100
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1650
[MultiChannelMemorySystem] currentClockCycle = 1100
current clock cycle = 1100
current clock cycle = 1100
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1651
[MultiChannelMemorySystem] currentClockCycle = 1100
current clock cycle = 1101
current clock cycle = 1101
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1652
[MultiChannelMemorySystem] currentClockCycle = 1101
current clock cycle = 1102
current clock cycle = 1102
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1653
[MultiChannelMemorySystem] currentClockCycle = 1102
current clock cycle = 1102
current clock cycle = 1102
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1654
[MultiChannelMemorySystem] currentClockCycle = 1102
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1102
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1103
current clock cycle = 1103
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1655
[MultiChannelMemorySystem] currentClockCycle = 1103
current clock cycle = 1104
current clock cycle = 1104
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1656
[MultiChannelMemorySystem] currentClockCycle = 1104
current clock cycle = 1104
current clock cycle = 1104
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1657
[MultiChannelMemorySystem] currentClockCycle = 1104
current clock cycle = 1105
current clock cycle = 1105
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1658
[MultiChannelMemorySystem] currentClockCycle = 1105
current clock cycle = 1106
current clock cycle = 1106
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1659
[MultiChannelMemorySystem] currentClockCycle = 1106
current clock cycle = 1106
current clock cycle = 1106
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1660
[MultiChannelMemorySystem] currentClockCycle = 1106
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1106
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1107
current clock cycle = 1107
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1661
[MultiChannelMemorySystem] currentClockCycle = 1107
current clock cycle = 1108
current clock cycle = 1108
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1662
[MultiChannelMemorySystem] currentClockCycle = 1108
current clock cycle = 1108
current clock cycle = 1108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1663
[MultiChannelMemorySystem] currentClockCycle = 1108
current clock cycle = 1109
current clock cycle = 1109
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1664
[MultiChannelMemorySystem] currentClockCycle = 1109
current clock cycle = 1110
current clock cycle = 1110
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1665
[MultiChannelMemorySystem] currentClockCycle = 1110
current clock cycle = 1110
current clock cycle = 1110
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1666
[MultiChannelMemorySystem] currentClockCycle = 1110
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1110
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1111
current clock cycle = 1111
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1667
[MultiChannelMemorySystem] currentClockCycle = 1111
current clock cycle = 1112
current clock cycle = 1112
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1668
[MultiChannelMemorySystem] currentClockCycle = 1112
current clock cycle = 1112
current clock cycle = 1112
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1669
[MultiChannelMemorySystem] currentClockCycle = 1112
current clock cycle = 1113
current clock cycle = 1113
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1670
[MultiChannelMemorySystem] currentClockCycle = 1113
current clock cycle = 1114
current clock cycle = 1114
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1671
[MultiChannelMemorySystem] currentClockCycle = 1114
current clock cycle = 1114
current clock cycle = 1114
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1672
[MultiChannelMemorySystem] currentClockCycle = 1114
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1114
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1115
current clock cycle = 1115
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1673
[MultiChannelMemorySystem] currentClockCycle = 1115
current clock cycle = 1116
current clock cycle = 1116
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1674
[MultiChannelMemorySystem] currentClockCycle = 1116
current clock cycle = 1116
current clock cycle = 1116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1675
[MultiChannelMemorySystem] currentClockCycle = 1116
current clock cycle = 1117
current clock cycle = 1117
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1676
[MultiChannelMemorySystem] currentClockCycle = 1117
current clock cycle = 1118
current clock cycle = 1118
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1677
[MultiChannelMemorySystem] currentClockCycle = 1118
current clock cycle = 1118
current clock cycle = 1118
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1678
[MultiChannelMemorySystem] currentClockCycle = 1118
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1118
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1119
current clock cycle = 1119
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1679
[MultiChannelMemorySystem] currentClockCycle = 1119
current clock cycle = 1120
current clock cycle = 1120
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1680
[MultiChannelMemorySystem] currentClockCycle = 1120
current clock cycle = 1120
current clock cycle = 1120
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1681
[MultiChannelMemorySystem] currentClockCycle = 1120
current clock cycle = 1121
current clock cycle = 1121
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1682
[MultiChannelMemorySystem] currentClockCycle = 1121
current clock cycle = 1122
current clock cycle = 1122
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1683
[MultiChannelMemorySystem] currentClockCycle = 1122
current clock cycle = 1122
current clock cycle = 1122
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1684
[MultiChannelMemorySystem] currentClockCycle = 1122
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1122
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1123
current clock cycle = 1123
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1685
[MultiChannelMemorySystem] currentClockCycle = 1123
current clock cycle = 1124
current clock cycle = 1124
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1686
[MultiChannelMemorySystem] currentClockCycle = 1124
current clock cycle = 1124
current clock cycle = 1124
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1687
[MultiChannelMemorySystem] currentClockCycle = 1124
current clock cycle = 1125
current clock cycle = 1125
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1688
[MultiChannelMemorySystem] currentClockCycle = 1125
current clock cycle = 1126
current clock cycle = 1126
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1689
[MultiChannelMemorySystem] currentClockCycle = 1126
current clock cycle = 1126
current clock cycle = 1126
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1690
[MultiChannelMemorySystem] currentClockCycle = 1126
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1126
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1127
current clock cycle = 1127
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1691
[MultiChannelMemorySystem] currentClockCycle = 1127
current clock cycle = 1128
current clock cycle = 1128
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1692
[MultiChannelMemorySystem] currentClockCycle = 1128
current clock cycle = 1128
current clock cycle = 1128
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1693
[MultiChannelMemorySystem] currentClockCycle = 1128
current clock cycle = 1129
current clock cycle = 1129
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1694
[MultiChannelMemorySystem] currentClockCycle = 1129
current clock cycle = 1130
current clock cycle = 1130
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1695
[MultiChannelMemorySystem] currentClockCycle = 1130
current clock cycle = 1130
current clock cycle = 1130
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1696
[MultiChannelMemorySystem] currentClockCycle = 1130
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1130
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1131
current clock cycle = 1131
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1697
[MultiChannelMemorySystem] currentClockCycle = 1131
current clock cycle = 1132
current clock cycle = 1132
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1698
[MultiChannelMemorySystem] currentClockCycle = 1132
current clock cycle = 1132
current clock cycle = 1132
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1699
[MultiChannelMemorySystem] currentClockCycle = 1132
current clock cycle = 1133
current clock cycle = 1133
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1700
[MultiChannelMemorySystem] currentClockCycle = 1133
current clock cycle = 1134
current clock cycle = 1134
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1701
[MultiChannelMemorySystem] currentClockCycle = 1134
current clock cycle = 1134
current clock cycle = 1134
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1702
[MultiChannelMemorySystem] currentClockCycle = 1134
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1134
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1135
current clock cycle = 1135
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1703
[MultiChannelMemorySystem] currentClockCycle = 1135
current clock cycle = 1136
current clock cycle = 1136
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1704
[MultiChannelMemorySystem] currentClockCycle = 1136
current clock cycle = 1136
current clock cycle = 1136
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1705
[MultiChannelMemorySystem] currentClockCycle = 1136
current clock cycle = 1137
current clock cycle = 1137
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1706
[MultiChannelMemorySystem] currentClockCycle = 1137
current clock cycle = 1138
current clock cycle = 1138
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1707
[MultiChannelMemorySystem] currentClockCycle = 1138
current clock cycle = 1138
current clock cycle = 1138
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1708
[MultiChannelMemorySystem] currentClockCycle = 1138
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1138
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1139
current clock cycle = 1139
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1709
[MultiChannelMemorySystem] currentClockCycle = 1139
current clock cycle = 1140
current clock cycle = 1140
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1710
[MultiChannelMemorySystem] currentClockCycle = 1140
current clock cycle = 1140
current clock cycle = 1140
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1711
[MultiChannelMemorySystem] currentClockCycle = 1140
current clock cycle = 1141
current clock cycle = 1141
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1712
[MultiChannelMemorySystem] currentClockCycle = 1141
current clock cycle = 1142
current clock cycle = 1142
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1713
[MultiChannelMemorySystem] currentClockCycle = 1142
current clock cycle = 1142
current clock cycle = 1142
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1714
[MultiChannelMemorySystem] currentClockCycle = 1142
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1142
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1143
current clock cycle = 1143
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1715
[MultiChannelMemorySystem] currentClockCycle = 1143
current clock cycle = 1144
current clock cycle = 1144
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1716
[MultiChannelMemorySystem] currentClockCycle = 1144
current clock cycle = 1144
current clock cycle = 1144
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1717
[MultiChannelMemorySystem] currentClockCycle = 1144
current clock cycle = 1145
current clock cycle = 1145
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1718
[MultiChannelMemorySystem] currentClockCycle = 1145
current clock cycle = 1146
current clock cycle = 1146
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1719
[MultiChannelMemorySystem] currentClockCycle = 1146
current clock cycle = 1146
current clock cycle = 1146
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1720
[MultiChannelMemorySystem] currentClockCycle = 1146
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1146
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1147
current clock cycle = 1147
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1721
[MultiChannelMemorySystem] currentClockCycle = 1147
current clock cycle = 1148
current clock cycle = 1148
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1722
[MultiChannelMemorySystem] currentClockCycle = 1148
current clock cycle = 1148
current clock cycle = 1148
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1723
[MultiChannelMemorySystem] currentClockCycle = 1148
current clock cycle = 1149
current clock cycle = 1149
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1724
[MultiChannelMemorySystem] currentClockCycle = 1149
current clock cycle = 1150
current clock cycle = 1150
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1725
[MultiChannelMemorySystem] currentClockCycle = 1150
current clock cycle = 1150
current clock cycle = 1150
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1726
[MultiChannelMemorySystem] currentClockCycle = 1150
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1150
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1151
current clock cycle = 1151
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1727
[MultiChannelMemorySystem] currentClockCycle = 1151
current clock cycle = 1152
current clock cycle = 1152
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1728
[MultiChannelMemorySystem] currentClockCycle = 1152
current clock cycle = 1152
current clock cycle = 1152
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1729
[MultiChannelMemorySystem] currentClockCycle = 1152
current clock cycle = 1153
current clock cycle = 1153
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1730
[MultiChannelMemorySystem] currentClockCycle = 1153
current clock cycle = 1154
current clock cycle = 1154
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1731
[MultiChannelMemorySystem] currentClockCycle = 1154
current clock cycle = 1154
current clock cycle = 1154
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1732
[MultiChannelMemorySystem] currentClockCycle = 1154
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1154
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1155
current clock cycle = 1155
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1733
[MultiChannelMemorySystem] currentClockCycle = 1155
current clock cycle = 1156
current clock cycle = 1156
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1734
[MultiChannelMemorySystem] currentClockCycle = 1156
current clock cycle = 1156
current clock cycle = 1156
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1735
[MultiChannelMemorySystem] currentClockCycle = 1156
current clock cycle = 1157
current clock cycle = 1157
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1736
[MultiChannelMemorySystem] currentClockCycle = 1157
current clock cycle = 1158
current clock cycle = 1158
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1737
[MultiChannelMemorySystem] currentClockCycle = 1158
current clock cycle = 1158
current clock cycle = 1158
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1738
[MultiChannelMemorySystem] currentClockCycle = 1158
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1158
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1159
current clock cycle = 1159
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1739
[MultiChannelMemorySystem] currentClockCycle = 1159
current clock cycle = 1160
current clock cycle = 1160
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1740
[MultiChannelMemorySystem] currentClockCycle = 1160
current clock cycle = 1160
current clock cycle = 1160
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1741
[MultiChannelMemorySystem] currentClockCycle = 1160
current clock cycle = 1161
current clock cycle = 1161
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1742
[MultiChannelMemorySystem] currentClockCycle = 1161
current clock cycle = 1162
current clock cycle = 1162
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1743
[MultiChannelMemorySystem] currentClockCycle = 1162
current clock cycle = 1162
current clock cycle = 1162
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1744
[MultiChannelMemorySystem] currentClockCycle = 1162
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1162
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1163
current clock cycle = 1163
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1745
[MultiChannelMemorySystem] currentClockCycle = 1163
current clock cycle = 1164
current clock cycle = 1164
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1746
[MultiChannelMemorySystem] currentClockCycle = 1164
current clock cycle = 1164
current clock cycle = 1164
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1747
[MultiChannelMemorySystem] currentClockCycle = 1164
current clock cycle = 1165
current clock cycle = 1165
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1748
[MultiChannelMemorySystem] currentClockCycle = 1165
current clock cycle = 1166
current clock cycle = 1166
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1749
[MultiChannelMemorySystem] currentClockCycle = 1166
current clock cycle = 1166
current clock cycle = 1166
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1750
[MultiChannelMemorySystem] currentClockCycle = 1166
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1166
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1167
current clock cycle = 1167
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1751
[MultiChannelMemorySystem] currentClockCycle = 1167
current clock cycle = 1168
current clock cycle = 1168
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1752
[MultiChannelMemorySystem] currentClockCycle = 1168
current clock cycle = 1168
current clock cycle = 1168
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1753
[MultiChannelMemorySystem] currentClockCycle = 1168
current clock cycle = 1169
current clock cycle = 1169
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1754
[MultiChannelMemorySystem] currentClockCycle = 1169
current clock cycle = 1170
current clock cycle = 1170
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1755
[MultiChannelMemorySystem] currentClockCycle = 1170
current clock cycle = 1170
current clock cycle = 1170
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1756
[MultiChannelMemorySystem] currentClockCycle = 1170
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1170
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1171
current clock cycle = 1171
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1757
[MultiChannelMemorySystem] currentClockCycle = 1171
current clock cycle = 1172
current clock cycle = 1172
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1758
[MultiChannelMemorySystem] currentClockCycle = 1172
current clock cycle = 1172
current clock cycle = 1172
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1759
[MultiChannelMemorySystem] currentClockCycle = 1172
current clock cycle = 1173
current clock cycle = 1173
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1760
[MultiChannelMemorySystem] currentClockCycle = 1173
current clock cycle = 1174
current clock cycle = 1174
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1761
[MultiChannelMemorySystem] currentClockCycle = 1174
current clock cycle = 1174
current clock cycle = 1174
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1762
[MultiChannelMemorySystem] currentClockCycle = 1174
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1174
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1175
current clock cycle = 1175
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1763
[MultiChannelMemorySystem] currentClockCycle = 1175
current clock cycle = 1176
current clock cycle = 1176
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1764
[MultiChannelMemorySystem] currentClockCycle = 1176
current clock cycle = 1176
current clock cycle = 1176
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1765
[MultiChannelMemorySystem] currentClockCycle = 1176
current clock cycle = 1177
current clock cycle = 1177
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1766
[MultiChannelMemorySystem] currentClockCycle = 1177
current clock cycle = 1178
current clock cycle = 1178
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1767
[MultiChannelMemorySystem] currentClockCycle = 1178
current clock cycle = 1178
current clock cycle = 1178
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1768
[MultiChannelMemorySystem] currentClockCycle = 1178
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1178
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1179
current clock cycle = 1179
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1769
[MultiChannelMemorySystem] currentClockCycle = 1179
current clock cycle = 1180
current clock cycle = 1180
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1770
[MultiChannelMemorySystem] currentClockCycle = 1180
current clock cycle = 1180
current clock cycle = 1180
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1771
[MultiChannelMemorySystem] currentClockCycle = 1180
current clock cycle = 1181
current clock cycle = 1181
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1772
[MultiChannelMemorySystem] currentClockCycle = 1181
current clock cycle = 1182
current clock cycle = 1182
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1773
[MultiChannelMemorySystem] currentClockCycle = 1182
current clock cycle = 1182
current clock cycle = 1182
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1774
[MultiChannelMemorySystem] currentClockCycle = 1182
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1182
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1183
current clock cycle = 1183
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1775
[MultiChannelMemorySystem] currentClockCycle = 1183
current clock cycle = 1184
current clock cycle = 1184
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1776
[MultiChannelMemorySystem] currentClockCycle = 1184
current clock cycle = 1184
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1777
current clock cycle = 1185
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1778
current clock cycle = 1186
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1779
current clock cycle = 1186
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1780
current clock cycle = 1187
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
current clock cycle = 1184
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bd
[MultiChannelMemorySystem] currentClockCycle = 1184
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
current clock cycle = 1185
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 1185
current clock cycle = 1186
[MultiChannelMemorySystem] currentClockCycle = 1186
current clock cycle = 1186
[MultiChannelMemorySystem] currentClockCycle = 1186
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1186
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1187
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1781
[MultiChannelMemorySystem] currentClockCycle = 1187
current clock cycle = 1188
current clock cycle = 1188
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1782
[MultiChannelMemorySystem] currentClockCycle = 1188
current clock cycle = 1188
current clock cycle = 1188
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1783
[MultiChannelMemorySystem] currentClockCycle = 1188
current clock cycle = 1189
current clock cycle = 1189
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1784
[MultiChannelMemorySystem] currentClockCycle = 1189
current clock cycle = 1190
current clock cycle = 1190
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1785
[MultiChannelMemorySystem] currentClockCycle = 1190
current clock cycle = 1190
current clock cycle = 1190
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1786
[MultiChannelMemorySystem] currentClockCycle = 1190
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1190
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1191
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1787
[MultiChannelMemorySystem] currentClockCycle = 1191
current clock cycle = 1192
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1788
[MultiChannelMemorySystem] currentClockCycle = 1192
current clock cycle = 1192
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1789
[MultiChannelMemorySystem] currentClockCycle = 1192
current clock cycle = 1193
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1790
[MultiChannelMemorySystem] currentClockCycle = 1193
current clock cycle = 1194
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1791
[MultiChannelMemorySystem] currentClockCycle = 1194
current clock cycle = 1194
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1792
[MultiChannelMemorySystem] currentClockCycle = 1194
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1194
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1195
current clock cycle = 1191
current clock cycle = 1192
current clock cycle = 1192
current clock cycle = 1193
current clock cycle = 1194
current clock cycle = 1194
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1793
[MultiChannelMemorySystem] currentClockCycle = 1195
current clock cycle = 1196
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1794
[MultiChannelMemorySystem] currentClockCycle = 1196
current clock cycle = 1196
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1795
[MultiChannelMemorySystem] currentClockCycle = 1196
current clock cycle = 1197
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1796
[MultiChannelMemorySystem] currentClockCycle = 1197
current clock cycle = 1198
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1797
[MultiChannelMemorySystem] currentClockCycle = 1198
current clock cycle = 1198
current clock cycle = 1195
current clock cycle = 1196
current clock cycle = 1196
current clock cycle = 1197
current clock cycle = 1198
current clock cycle = 1198
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1798
[MultiChannelMemorySystem] currentClockCycle = 1198
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1198
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1199
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1799
[MultiChannelMemorySystem] currentClockCycle = 1199
current clock cycle = 1200
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1800
[MultiChannelMemorySystem] currentClockCycle = 1200
current clock cycle = 1200
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1801
[MultiChannelMemorySystem] currentClockCycle = 1200
current clock cycle = 1201
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1802
[MultiChannelMemorySystem] currentClockCycle = 1201
current clock cycle = 1202
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1803
[MultiChannelMemorySystem] currentClockCycle = 1202
current clock cycle = 1202
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1804
[MultiChannelMemorySystem] currentClockCycle = 1202
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1202
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1203
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1805
[MultiChannelMemorySystem] currentClockCycle = 1203
current clock cycle = 1204
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1806
[MultiChannelMemorySystem] currentClockCycle = 1204
current clock cycle = 1204
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1807
[MultiChannelMemorySystem] currentClockCycle = 1204
current clock cycle = 1205
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1808
[MultiChannelMemorySystem] currentClockCycle = 1205
current clock cycle = 1206
current clock cycle = 1199
current clock cycle = 1200
current clock cycle = 1200
current clock cycle = 1201
current clock cycle = 1202
current clock cycle = 1202
current clock cycle = 1203
current clock cycle = 1204
current clock cycle = 1204
current clock cycle = 1205
current clock cycle = 1206
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1809
[MultiChannelMemorySystem] currentClockCycle = 1206
current clock cycle = 1206
current clock cycle = 1206
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1810
[MultiChannelMemorySystem] currentClockCycle = 1206
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1206
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1207
current clock cycle = 1207
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1811
[MultiChannelMemorySystem] currentClockCycle = 1207
current clock cycle = 1208
current clock cycle = 1208
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1812
[MultiChannelMemorySystem] currentClockCycle = 1208
current clock cycle = 1208
current clock cycle = 1208
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1813
[MultiChannelMemorySystem] currentClockCycle = 1208
current clock cycle = 1209
current clock cycle = 1209
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1814
[MultiChannelMemorySystem] currentClockCycle = 1209
current clock cycle = 1210
current clock cycle = 1210
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1815
[MultiChannelMemorySystem] currentClockCycle = 1210
current clock cycle = 1210
current clock cycle = 1210
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1816
[MultiChannelMemorySystem] currentClockCycle = 1210
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1210
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1211
current clock cycle = 1211
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1817
[MultiChannelMemorySystem] currentClockCycle = 1211
current clock cycle = 1212
current clock cycle = 1212
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1818
[MultiChannelMemorySystem] currentClockCycle = 1212
current clock cycle = 1212
current clock cycle = 1212
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1819
[MultiChannelMemorySystem] currentClockCycle = 1212
current clock cycle = 1213
current clock cycle = 1213
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1820
[MultiChannelMemorySystem] currentClockCycle = 1213
current clock cycle = 1214
current clock cycle = 1214
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1821
[MultiChannelMemorySystem] currentClockCycle = 1214
current clock cycle = 1214
current clock cycle = 1214
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1822
[MultiChannelMemorySystem] currentClockCycle = 1214
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1214
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1215
current clock cycle = 1215
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1823
[MultiChannelMemorySystem] currentClockCycle = 1215
current clock cycle = 1216
current clock cycle = 1216
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1824
[MultiChannelMemorySystem] currentClockCycle = 1216
current clock cycle = 1216
current clock cycle = 1216
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1825
[MultiChannelMemorySystem] currentClockCycle = 1216
current clock cycle = 1217
current clock cycle = 1217
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1826
[MultiChannelMemorySystem] currentClockCycle = 1217
current clock cycle = 1218
current clock cycle = 1218
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1827
[MultiChannelMemorySystem] currentClockCycle = 1218
current clock cycle = 1218
current clock cycle = 1218
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1828
[MultiChannelMemorySystem] currentClockCycle = 1218
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1218
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1219
current clock cycle = 1219
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1829
[MultiChannelMemorySystem] currentClockCycle = 1219
current clock cycle = 1220
current clock cycle = 1220
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1830
[MultiChannelMemorySystem] currentClockCycle = 1220
current clock cycle = 1220
current clock cycle = 1220
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1831
[MultiChannelMemorySystem] currentClockCycle = 1220
current clock cycle = 1221
current clock cycle = 1221
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1832
[MultiChannelMemorySystem] currentClockCycle = 1221
current clock cycle = 1222
current clock cycle = 1222
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1833
[MultiChannelMemorySystem] currentClockCycle = 1222
current clock cycle = 1222
current clock cycle = 1222
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1834
[MultiChannelMemorySystem] currentClockCycle = 1222
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1222
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1223
current clock cycle = 1223
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1835
[MultiChannelMemorySystem] currentClockCycle = 1223
current clock cycle = 1224
current clock cycle = 1224
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1836
[MultiChannelMemorySystem] currentClockCycle = 1224
current clock cycle = 1224
current clock cycle = 1224
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1837
[MultiChannelMemorySystem] currentClockCycle = 1224
current clock cycle = 1225
current clock cycle = 1225
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1838
[MultiChannelMemorySystem] currentClockCycle = 1225
current clock cycle = 1226
current clock cycle = 1226
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1839
[MultiChannelMemorySystem] currentClockCycle = 1226
current clock cycle = 1226
current clock cycle = 1226
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1840
[MultiChannelMemorySystem] currentClockCycle = 1226
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1226
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1227
current clock cycle = 1227
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1841
[MultiChannelMemorySystem] currentClockCycle = 1227
current clock cycle = 1228
current clock cycle = 1228
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1842
[MultiChannelMemorySystem] currentClockCycle = 1228
current clock cycle = 1228
current clock cycle = 1228
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1843
[MultiChannelMemorySystem] currentClockCycle = 1228
current clock cycle = 1229
current clock cycle = 1229
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1844
[MultiChannelMemorySystem] currentClockCycle = 1229
current clock cycle = 1230
current clock cycle = 1230
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1845
[MultiChannelMemorySystem] currentClockCycle = 1230
current clock cycle = 1230
current clock cycle = 1230
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1846
[MultiChannelMemorySystem] currentClockCycle = 1230
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1230
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1231
current clock cycle = 1231
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1847
[MultiChannelMemorySystem] currentClockCycle = 1231
current clock cycle = 1232
current clock cycle = 1232
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1848
[MultiChannelMemorySystem] currentClockCycle = 1232
current clock cycle = 1232
current clock cycle = 1232
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1849
[MultiChannelMemorySystem] currentClockCycle = 1232
current clock cycle = 1233
current clock cycle = 1233
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1850
[MultiChannelMemorySystem] currentClockCycle = 1233
current clock cycle = 1234
current clock cycle = 1234
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1851
[MultiChannelMemorySystem] currentClockCycle = 1234
current clock cycle = 1234
current clock cycle = 1234
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1852
[MultiChannelMemorySystem] currentClockCycle = 1234
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1234
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1235
current clock cycle = 1235
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1853
[MultiChannelMemorySystem] currentClockCycle = 1235
current clock cycle = 1236
current clock cycle = 1236
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1854
[MultiChannelMemorySystem] currentClockCycle = 1236
current clock cycle = 1236
current clock cycle = 1236
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1855
[MultiChannelMemorySystem] currentClockCycle = 1236
current clock cycle = 1237
current clock cycle = 1237
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1856
[MultiChannelMemorySystem] currentClockCycle = 1237
current clock cycle = 1238
current clock cycle = 1238
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1857
[MultiChannelMemorySystem] currentClockCycle = 1238
current clock cycle = 1238
current clock cycle = 1238
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1858
[MultiChannelMemorySystem] currentClockCycle = 1238
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1239
current clock cycle = 1239
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1859
[MultiChannelMemorySystem] currentClockCycle = 1239
current clock cycle = 1240
current clock cycle = 1240
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1860
[MultiChannelMemorySystem] currentClockCycle = 1240
current clock cycle = 1240
current clock cycle = 1240
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1861
[MultiChannelMemorySystem] currentClockCycle = 1240
current clock cycle = 1241
current clock cycle = 1241
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1862
[MultiChannelMemorySystem] currentClockCycle = 1241
current clock cycle = 1242
current clock cycle = 1242
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1863
[MultiChannelMemorySystem] currentClockCycle = 1242
current clock cycle = 1242
current clock cycle = 1242
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1864
[MultiChannelMemorySystem] currentClockCycle = 1242
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1243
current clock cycle = 1243
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1865
[MultiChannelMemorySystem] currentClockCycle = 1243
current clock cycle = 1244
current clock cycle = 1244
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1866
[MultiChannelMemorySystem] currentClockCycle = 1244
current clock cycle = 1244
current clock cycle = 1244
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1867
[MultiChannelMemorySystem] currentClockCycle = 1244
current clock cycle = 1245
current clock cycle = 1245
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1868
[MultiChannelMemorySystem] currentClockCycle = 1245
current clock cycle = 1246
current clock cycle = 1246
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1869
[MultiChannelMemorySystem] currentClockCycle = 1246
current clock cycle = 1246
current clock cycle = 1246
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1870
[MultiChannelMemorySystem] currentClockCycle = 1246
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1246
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1247
current clock cycle = 1247
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1871
[MultiChannelMemorySystem] currentClockCycle = 1247
current clock cycle = 1248
current clock cycle = 1248
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1872
[MultiChannelMemorySystem] currentClockCycle = 1248
current clock cycle = 1248
current clock cycle = 1248
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1873
[MultiChannelMemorySystem] currentClockCycle = 1248
current clock cycle = 1249
current clock cycle = 1249
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1874
[MultiChannelMemorySystem] currentClockCycle = 1249
current clock cycle = 1250
current clock cycle = 1250
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1875
[MultiChannelMemorySystem] currentClockCycle = 1250
current clock cycle = 1250
current clock cycle = 1250
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1876
[MultiChannelMemorySystem] currentClockCycle = 1250
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1250
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1251
current clock cycle = 1251
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1877
[MultiChannelMemorySystem] currentClockCycle = 1251
current clock cycle = 1252
current clock cycle = 1252
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1878
[MultiChannelMemorySystem] currentClockCycle = 1252
current clock cycle = 1252
current clock cycle = 1252
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1879
[MultiChannelMemorySystem] currentClockCycle = 1252
current clock cycle = 1253
current clock cycle = 1253
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1880
[MultiChannelMemorySystem] currentClockCycle = 1253
current clock cycle = 1254
current clock cycle = 1254
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1881
[MultiChannelMemorySystem] currentClockCycle = 1254
current clock cycle = 1254
current clock cycle = 1254
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1882
[MultiChannelMemorySystem] currentClockCycle = 1254
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1254
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1255
current clock cycle = 1255
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1883
[MultiChannelMemorySystem] currentClockCycle = 1255
current clock cycle = 1256
current clock cycle = 1256
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1884
[MultiChannelMemorySystem] currentClockCycle = 1256
current clock cycle = 1256
current clock cycle = 1256
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1885
[MultiChannelMemorySystem] currentClockCycle = 1256
current clock cycle = 1257
current clock cycle = 1257
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1886
[MultiChannelMemorySystem] currentClockCycle = 1257
current clock cycle = 1258
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1887
current clock cycle = 1258
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1888
current clock cycle = 1259
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1889
current clock cycle = 1260
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1890
current clock cycle = 1258
[MultiChannelMemorySystem] currentClockCycle = 1258
current clock cycle = 1258
[MultiChannelMemorySystem] currentClockCycle = 1258
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1258
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1259
[MultiChannelMemorySystem] currentClockCycle = 1259
current clock cycle = 1260
current clock cycle = 1260
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1891
current clock cycle = 1261
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1892
current clock cycle = 1262
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1893
current clock cycle = 1262
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1894
[MultiChannelMemorySystem] currentClockCycle = 1260
current clock cycle = 1260
current clock cycle = 1263
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
[MultiChannelMemorySystem] currentClockCycle = 1260
current clock cycle = 1261
[MultiChannelMemorySystem] currentClockCycle = 1261
current clock cycle = 1262
STEP 1 -> 1895
[MultiChannelMemorySystem] currentClockCycle = 1262
current clock cycle = 1262
[MultiChannelMemorySystem] currentClockCycle = 1262
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1262
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1263
[MultiChannelMemorySystem] currentClockCycle = 1263
current clock cycle = 1264
current clock cycle = 1264
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1896
[MultiChannelMemorySystem] currentClockCycle = 1264
current clock cycle = 1264
current clock cycle = 1264
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1897
[MultiChannelMemorySystem] currentClockCycle = 1264
current clock cycle = 1265
current clock cycle = 1265
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1898
[MultiChannelMemorySystem] currentClockCycle = 1265
current clock cycle = 1266
current clock cycle = 1266
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1899
[MultiChannelMemorySystem] currentClockCycle = 1266
current clock cycle = 1266
current clock cycle = 1266
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1900
[MultiChannelMemorySystem] currentClockCycle = 1266
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1266
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1267
current clock cycle = 1267
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1901
[MultiChannelMemorySystem] currentClockCycle = 1267
current clock cycle = 1268
current clock cycle = 1268
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1902
[MultiChannelMemorySystem] currentClockCycle = 1268
current clock cycle = 1268
current clock cycle = 1268
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1903
[MultiChannelMemorySystem] currentClockCycle = 1268
current clock cycle = 1269
current clock cycle = 1269
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1904
[MultiChannelMemorySystem] currentClockCycle = 1269
current clock cycle = 1270
current clock cycle = 1270
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1905
[MultiChannelMemorySystem] currentClockCycle = 1270
current clock cycle = 1270
current clock cycle = 1270
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1906
[MultiChannelMemorySystem] currentClockCycle = 1270
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1270
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1271
current clock cycle = 1271
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1907
[MultiChannelMemorySystem] currentClockCycle = 1271
current clock cycle = 1272
current clock cycle = 1272
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1908
[MultiChannelMemorySystem] currentClockCycle = 1272
current clock cycle = 1272
current clock cycle = 1272
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1909
[MultiChannelMemorySystem] currentClockCycle = 1272
current clock cycle = 1273
current clock cycle = 1273
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1910
[MultiChannelMemorySystem] currentClockCycle = 1273
current clock cycle = 1274
current clock cycle = 1274
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1911
[MultiChannelMemorySystem] currentClockCycle = 1274
current clock cycle = 1274
current clock cycle = 1274
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1912
[MultiChannelMemorySystem] currentClockCycle = 1274
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1274
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1275
current clock cycle = 1275
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1913
[MultiChannelMemorySystem] currentClockCycle = 1275
current clock cycle = 1276
current clock cycle = 1276
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1914
[MultiChannelMemorySystem] currentClockCycle = 1276
current clock cycle = 1276
current clock cycle = 1276
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1915
[MultiChannelMemorySystem] currentClockCycle = 1276
current clock cycle = 1277
current clock cycle = 1277
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1916
[MultiChannelMemorySystem] currentClockCycle = 1277
current clock cycle = 1278
current clock cycle = 1278
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1917
[MultiChannelMemorySystem] currentClockCycle = 1278
current clock cycle = 1278
current clock cycle = 1278
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1918
[MultiChannelMemorySystem] currentClockCycle = 1278
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1278
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1279
current clock cycle = 1279
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1919
[MultiChannelMemorySystem] currentClockCycle = 1279
current clock cycle = 1280
current clock cycle = 1280
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1920
[MultiChannelMemorySystem] currentClockCycle = 1280
current clock cycle = 1280
current clock cycle = 1280
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1921
[MultiChannelMemorySystem] currentClockCycle = 1280
current clock cycle = 1281
current clock cycle = 1281
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1922
[MultiChannelMemorySystem] currentClockCycle = 1281
current clock cycle = 1282
current clock cycle = 1282
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1923
[MultiChannelMemorySystem] currentClockCycle = 1282
current clock cycle = 1282
current clock cycle = 1282
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1924
[MultiChannelMemorySystem] currentClockCycle = 1282
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1282
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1283
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1925
[MultiChannelMemorySystem] currentClockCycle = 1283
current clock cycle = 1284
current clock cycle = 1283
current clock cycle = 1284
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1926
[MultiChannelMemorySystem] currentClockCycle = 1284
current clock cycle = 1284
current clock cycle = 1284
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1927
[MultiChannelMemorySystem] currentClockCycle = 1284
current clock cycle = 1285
current clock cycle = 1285
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1928
[MultiChannelMemorySystem] currentClockCycle = 1285
current clock cycle = 1286
current clock cycle = 1286
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1929
[MultiChannelMemorySystem] currentClockCycle = 1286
current clock cycle = 1286
current clock cycle = 1286
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1930
[MultiChannelMemorySystem] currentClockCycle = 1286
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1286
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1287
current clock cycle = 1287
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1931
[MultiChannelMemorySystem] currentClockCycle = 1287
current clock cycle = 1288
current clock cycle = 1288
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1932
[MultiChannelMemorySystem] currentClockCycle = 1288
current clock cycle = 1288
current clock cycle = 1288
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1933
[MultiChannelMemorySystem] currentClockCycle = 1288
current clock cycle = 1289
current clock cycle = 1289
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1934
[MultiChannelMemorySystem] currentClockCycle = 1289
current clock cycle = 1290
current clock cycle = 1290
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1935
[MultiChannelMemorySystem] currentClockCycle = 1290
current clock cycle = 1290
current clock cycle = 1290
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1936
[MultiChannelMemorySystem] currentClockCycle = 1290
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1290
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1291
current clock cycle = 1291
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1937
[MultiChannelMemorySystem] currentClockCycle = 1291
current clock cycle = 1292
current clock cycle = 1292
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1938
[MultiChannelMemorySystem] currentClockCycle = 1292
current clock cycle = 1292
current clock cycle = 1292
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1939
[MultiChannelMemorySystem] currentClockCycle = 1292
current clock cycle = 1293
current clock cycle = 1293
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1940
[MultiChannelMemorySystem] currentClockCycle = 1293
current clock cycle = 1294
current clock cycle = 1294
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1941
[MultiChannelMemorySystem] currentClockCycle = 1294
current clock cycle = 1294
current clock cycle = 1294
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1942
[MultiChannelMemorySystem] currentClockCycle = 1294
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1294
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1295
current clock cycle = 1295
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1943
[MultiChannelMemorySystem] currentClockCycle = 1295
current clock cycle = 1296
current clock cycle = 1296
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1944
[MultiChannelMemorySystem] currentClockCycle = 1296
current clock cycle = 1296
current clock cycle = 1296
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1945
[MultiChannelMemorySystem] currentClockCycle = 1296
current clock cycle = 1297
current clock cycle = 1297
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1946
[MultiChannelMemorySystem] currentClockCycle = 1297
current clock cycle = 1298
current clock cycle = 1298
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1947
[MultiChannelMemorySystem] currentClockCycle = 1298
current clock cycle = 1298
current clock cycle = 1298
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1948
[MultiChannelMemorySystem] currentClockCycle = 1298
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1298
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1299
current clock cycle = 1299
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1949
[MultiChannelMemorySystem] currentClockCycle = 1299
current clock cycle = 1300
current clock cycle = 1300
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1950
[MultiChannelMemorySystem] currentClockCycle = 1300
current clock cycle = 1300
current clock cycle = 1300
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1951
[MultiChannelMemorySystem] currentClockCycle = 1300
current clock cycle = 1301
current clock cycle = 1301
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1952
[MultiChannelMemorySystem] currentClockCycle = 1301
current clock cycle = 1302
current clock cycle = 1302
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1953
[MultiChannelMemorySystem] currentClockCycle = 1302
current clock cycle = 1302
current clock cycle = 1302
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1954
[MultiChannelMemorySystem] currentClockCycle = 1302
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1302
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1303
current clock cycle = 1303
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1955
[MultiChannelMemorySystem] currentClockCycle = 1303
current clock cycle = 1304
current clock cycle = 1304
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1956
[MultiChannelMemorySystem] currentClockCycle = 1304
current clock cycle = 1304
current clock cycle = 1304
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1957
[MultiChannelMemorySystem] currentClockCycle = 1304
current clock cycle = 1305
current clock cycle = 1305
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1958
[MultiChannelMemorySystem] currentClockCycle = 1305
current clock cycle = 1306
current clock cycle = 1306
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1959
[MultiChannelMemorySystem] currentClockCycle = 1306
current clock cycle = 1306
current clock cycle = 1306
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1960
[MultiChannelMemorySystem] currentClockCycle = 1306
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1306
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1307
current clock cycle = 1307
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1961
[MultiChannelMemorySystem] currentClockCycle = 1307
current clock cycle = 1308
current clock cycle = 1308
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1962
[MultiChannelMemorySystem] currentClockCycle = 1308
current clock cycle = 1308
current clock cycle = 1308
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1963
[MultiChannelMemorySystem] currentClockCycle = 1308
current clock cycle = 1309
current clock cycle = 1309
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1964
[MultiChannelMemorySystem] currentClockCycle = 1309
current clock cycle = 1310
current clock cycle = 1310
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1965
[MultiChannelMemorySystem] currentClockCycle = 1310
current clock cycle = 1310
current clock cycle = 1310
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1966
[MultiChannelMemorySystem] currentClockCycle = 1310
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1310
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1311
current clock cycle = 1311
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1967
[MultiChannelMemorySystem] currentClockCycle = 1311
current clock cycle = 1312
current clock cycle = 1312
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1968
[MultiChannelMemorySystem] currentClockCycle = 1312
current clock cycle = 1312
current clock cycle = 1312
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1969
[MultiChannelMemorySystem] currentClockCycle = 1312
current clock cycle = 1313
current clock cycle = 1313
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1970
[MultiChannelMemorySystem] currentClockCycle = 1313
current clock cycle = 1314
current clock cycle = 1314
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1971
[MultiChannelMemorySystem] currentClockCycle = 1314
current clock cycle = 1314
current clock cycle = 1314
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1972
[MultiChannelMemorySystem] currentClockCycle = 1314
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1314
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1315
current clock cycle = 1315
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1973
[MultiChannelMemorySystem] currentClockCycle = 1315
current clock cycle = 1316
current clock cycle = 1316
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1974
[MultiChannelMemorySystem] currentClockCycle = 1316
current clock cycle = 1316
current clock cycle = 1316
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1975
[MultiChannelMemorySystem] currentClockCycle = 1316
current clock cycle = 1317
current clock cycle = 1317
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1976
[MultiChannelMemorySystem] currentClockCycle = 1317
current clock cycle = 1318
current clock cycle = 1318
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1977
[MultiChannelMemorySystem] currentClockCycle = 1318
current clock cycle = 1318
current clock cycle = 1318
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1978
[MultiChannelMemorySystem] currentClockCycle = 1318
current clock cycle = 1319
current clock cycle = 1319
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1979
[MultiChannelMemorySystem] currentClockCycle = 1319
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1319
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1320
current clock cycle = 1320
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1980
[MultiChannelMemorySystem] currentClockCycle = 1320
current clock cycle = 1320
current clock cycle = 1320
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1981
[MultiChannelMemorySystem] currentClockCycle = 1320
current clock cycle = 1321
current clock cycle = 1321
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1982
[MultiChannelMemorySystem] currentClockCycle = 1321
current clock cycle = 1322
current clock cycle = 1322
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1983
[MultiChannelMemorySystem] currentClockCycle = 1322
current clock cycle = 1322
current clock cycle = 1322
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1984
[MultiChannelMemorySystem] currentClockCycle = 1322
current clock cycle = 1323
current clock cycle = 1323
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1985
[MultiChannelMemorySystem] currentClockCycle = 1323
current clock cycle = 1324
current clock cycle = 1324
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1986
[MultiChannelMemorySystem] currentClockCycle = 1324
current clock cycle = 1324
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1987
[MultiChannelMemorySystem] currentClockCycle = 1324
current clock cycle = 1325
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1988
[MultiChannelMemorySystem] currentClockCycle = 1325
current clock cycle = 1326
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1989
[MultiChannelMemorySystem] currentClockCycle = 1326
current clock cycle = 1326
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1990
[MultiChannelMemorySystem] currentClockCycle = 1326
current clock cycle = 1327
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1991
[MultiChannelMemorySystem] currentClockCycle = 1327
current clock cycle = 1328
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1992
[MultiChannelMemorySystem] currentClockCycle = 1328
current clock cycle = 1328
current clock cycle = 1324
current clock cycle = 1325
current clock cycle = 1326
current clock cycle = 1326
current clock cycle = 1327
current clock cycle = 1328
current clock cycle = 1328
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1993
[MultiChannelMemorySystem] currentClockCycle = 1328
current clock cycle = 1329
current clock cycle = 1329
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1994
[MultiChannelMemorySystem] currentClockCycle = 1329
current clock cycle = 1330
current clock cycle = 1330
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1995
[MultiChannelMemorySystem] currentClockCycle = 1330
current clock cycle = 1330
current clock cycle = 1330
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 1996
[MultiChannelMemorySystem] currentClockCycle = 1330
current clock cycle = 1331
current clock cycle = 1331
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_0_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_0_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_0_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 1997
[MultiChannelMemorySystem] currentClockCycle = 1331
current clock cycle = 1332
current clock cycle = 1332
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 1998
[MultiChannelMemorySystem] currentClockCycle = 1332
current clock cycle = 1332
current clock cycle = 1332
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 1999
[MultiChannelMemorySystem] currentClockCycle = 1332
current clock cycle = 1333
current clock cycle = 1333
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2000
[MultiChannelMemorySystem] currentClockCycle = 1333
current clock cycle = 1334
current clock cycle = 1334
  POKE MultiMemoryUnitTester.io_interconnects_0_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_0_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x1
STEP 1 -> 2001
[MultiChannelMemorySystem] currentClockCycle = 1334
current clock cycle = 1334
current clock cycle = 1334
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2002
[MultiChannelMemorySystem] currentClockCycle = 1334
current clock cycle = 1335
current clock cycle = 1335
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2003
[MultiChannelMemorySystem] currentClockCycle = 1335
current clock cycle = 1336
current clock cycle = 1336
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2004
[MultiChannelMemorySystem] currentClockCycle = 1336
current clock cycle = 1336
current clock cycle = 1336
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2005
[MultiChannelMemorySystem] currentClockCycle = 1336
current clock cycle = 1337
current clock cycle = 1337
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2006
[MultiChannelMemorySystem] currentClockCycle = 1337
current clock cycle = 1338
current clock cycle = 1338
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2007
[MultiChannelMemorySystem] currentClockCycle = 1338
current clock cycle = 1338
current clock cycle = 1338
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2008
[MultiChannelMemorySystem] currentClockCycle = 1338
current clock cycle = 1339
current clock cycle = 1339
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2009
[MultiChannelMemorySystem] currentClockCycle = 1339
current clock cycle = 1340
current clock cycle = 1340
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2010
[MultiChannelMemorySystem] currentClockCycle = 1340
current clock cycle = 1340
current clock cycle = 1340
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2011
[MultiChannelMemorySystem] currentClockCycle = 1340
current clock cycle = 1341
current clock cycle = 1341
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2012
[MultiChannelMemorySystem] currentClockCycle = 1341
current clock cycle = 1342
current clock cycle = 1342
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2013
[MultiChannelMemorySystem] currentClockCycle = 1342
current clock cycle = 1342
current clock cycle = 1342
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2014
[MultiChannelMemorySystem] currentClockCycle = 1342
current clock cycle = 1343
current clock cycle = 1343
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2015
[MultiChannelMemorySystem] currentClockCycle = 1343
current clock cycle = 1344
current clock cycle = 1344
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2016
[MultiChannelMemorySystem] currentClockCycle = 1344
current clock cycle = 1344
current clock cycle = 1344
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2017
[MultiChannelMemorySystem] currentClockCycle = 1344
current clock cycle = 1345
current clock cycle = 1345
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2018
[MultiChannelMemorySystem] currentClockCycle = 1345
current clock cycle = 1346
current clock cycle = 1346
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2019
[MultiChannelMemorySystem] currentClockCycle = 1346
current clock cycle = 1346
current clock cycle = 1346
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2020
[MultiChannelMemorySystem] currentClockCycle = 1346
current clock cycle = 1347
current clock cycle = 1347
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2021
[MultiChannelMemorySystem] currentClockCycle = 1347
current clock cycle = 1348
current clock cycle = 1348
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2022
[MultiChannelMemorySystem] currentClockCycle = 1348
current clock cycle = 1348
current clock cycle = 1348
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2023
[MultiChannelMemorySystem] currentClockCycle = 1348
current clock cycle = 1349
current clock cycle = 1349
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2024
[MultiChannelMemorySystem] currentClockCycle = 1349
current clock cycle = 1350
current clock cycle = 1350
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2025
[MultiChannelMemorySystem] currentClockCycle = 1350
current clock cycle = 1350
current clock cycle = 1350
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2026
[MultiChannelMemorySystem] currentClockCycle = 1350
current clock cycle = 1351
current clock cycle = 1351
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2027
[MultiChannelMemorySystem] currentClockCycle = 1351
current clock cycle = 1352
current clock cycle = 1352
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2028
[MultiChannelMemorySystem] currentClockCycle = 1352
current clock cycle = 1352
current clock cycle = 1352
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2029
[MultiChannelMemorySystem] currentClockCycle = 1352
current clock cycle = 1353
current clock cycle = 1353
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2030
[MultiChannelMemorySystem] currentClockCycle = 1353
current clock cycle = 1354
current clock cycle = 1354
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2031
[MultiChannelMemorySystem] currentClockCycle = 1354
current clock cycle = 1354
current clock cycle = 1354
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2032
[MultiChannelMemorySystem] currentClockCycle = 1354
current clock cycle = 1355
current clock cycle = 1355
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2033
[MultiChannelMemorySystem] currentClockCycle = 1355
current clock cycle = 1356
current clock cycle = 1356
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2034
[MultiChannelMemorySystem] currentClockCycle = 1356
current clock cycle = 1356
current clock cycle = 1356
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2035
[MultiChannelMemorySystem] currentClockCycle = 1356
current clock cycle = 1357
current clock cycle = 1357
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2036
[MultiChannelMemorySystem] currentClockCycle = 1357
current clock cycle = 1358
current clock cycle = 1358
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2037
[MultiChannelMemorySystem] currentClockCycle = 1358
current clock cycle = 1358
current clock cycle = 1358
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2038
[MultiChannelMemorySystem] currentClockCycle = 1358
current clock cycle = 1359
current clock cycle = 1359
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2039
[MultiChannelMemorySystem] currentClockCycle = 1359
current clock cycle = 1360
current clock cycle = 1360
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2040
[MultiChannelMemorySystem] currentClockCycle = 1360
current clock cycle = 1360
current clock cycle = 1360
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2041
[MultiChannelMemorySystem] currentClockCycle = 1360
current clock cycle = 1361
current clock cycle = 1361
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2042
[MultiChannelMemorySystem] currentClockCycle = 1361
current clock cycle = 1362
current clock cycle = 1362
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2043
[MultiChannelMemorySystem] currentClockCycle = 1362
current clock cycle = 1362
current clock cycle = 1362
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2044
[MultiChannelMemorySystem] currentClockCycle = 1362
current clock cycle = 1363
current clock cycle = 1363
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2045
[MultiChannelMemorySystem] currentClockCycle = 1363
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 1363
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1364
current clock cycle = 1364
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2046
[MultiChannelMemorySystem] currentClockCycle = 1364
current clock cycle = 1364
current clock cycle = 1364
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2047
[MultiChannelMemorySystem] currentClockCycle = 1364
current clock cycle = 1365
current clock cycle = 1365
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2048
[MultiChannelMemorySystem] currentClockCycle = 1365
current clock cycle = 1366
current clock cycle = 1366
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2049
[MultiChannelMemorySystem] currentClockCycle = 1366
current clock cycle = 1366
current clock cycle = 1366
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2050
[MultiChannelMemorySystem] currentClockCycle = 1366
current clock cycle = 1367
current clock cycle = 1367
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2051
[MultiChannelMemorySystem] currentClockCycle = 1367
current clock cycle = 1368
current clock cycle = 1368
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2052
[MultiChannelMemorySystem] currentClockCycle = 1368
current clock cycle = 1368
current clock cycle = 1368
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2053
[MultiChannelMemorySystem] currentClockCycle = 1368
current clock cycle = 1369
current clock cycle = 1369
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2054
[MultiChannelMemorySystem] currentClockCycle = 1369
current clock cycle = 1370
current clock cycle = 1370
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2055
[MultiChannelMemorySystem] currentClockCycle = 1370
current clock cycle = 1370
current clock cycle = 1370
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2056
[MultiChannelMemorySystem] currentClockCycle = 1370
current clock cycle = 1371
current clock cycle = 1371
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2057
[MultiChannelMemorySystem] currentClockCycle = 1371
current clock cycle = 1372
current clock cycle = 1372
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2058
[MultiChannelMemorySystem] currentClockCycle = 1372
current clock cycle = 1372
current clock cycle = 1372
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2059
[MultiChannelMemorySystem] currentClockCycle = 1372
current clock cycle = 1373
current clock cycle = 1373
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2060
[MultiChannelMemorySystem] currentClockCycle = 1373
current clock cycle = 1374
current clock cycle = 1374
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2061
[MultiChannelMemorySystem] currentClockCycle = 1374
current clock cycle = 1374
current clock cycle = 1374
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2062
[MultiChannelMemorySystem] currentClockCycle = 1374
current clock cycle = 1375
current clock cycle = 1375
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2063
[MultiChannelMemorySystem] currentClockCycle = 1375
current clock cycle = 1376
current clock cycle = 1376
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2064
[MultiChannelMemorySystem] currentClockCycle = 1376
current clock cycle = 1376
current clock cycle = 1376
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2065
[MultiChannelMemorySystem] currentClockCycle = 1376
current clock cycle = 1377
current clock cycle = 1377
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2066
[MultiChannelMemorySystem] currentClockCycle = 1377
current clock cycle = 1378
current clock cycle = 1378
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2067
[MultiChannelMemorySystem] currentClockCycle = 1378
current clock cycle = 1378
current clock cycle = 1378
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2068
[MultiChannelMemorySystem] currentClockCycle = 1378
current clock cycle = 1379
current clock cycle = 1379
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2069
[MultiChannelMemorySystem] currentClockCycle = 1379
current clock cycle = 1380
current clock cycle = 1380
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2070
[MultiChannelMemorySystem] currentClockCycle = 1380
current clock cycle = 1380
current clock cycle = 1380
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2071
[MultiChannelMemorySystem] currentClockCycle = 1380
current clock cycle = 1381
current clock cycle = 1381
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2072
[MultiChannelMemorySystem] currentClockCycle = 1381
current clock cycle = 1382
current clock cycle = 1382
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2073
[MultiChannelMemorySystem] currentClockCycle = 1382
current clock cycle = 1382
current clock cycle = 1382
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2074
[MultiChannelMemorySystem] currentClockCycle = 1382
current clock cycle = 1383
current clock cycle = 1383
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2075
[MultiChannelMemorySystem] currentClockCycle = 1383
current clock cycle = 1384
current clock cycle = 1384
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2076
[MultiChannelMemorySystem] currentClockCycle = 1384
current clock cycle = 1384
current clock cycle = 1384
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2077
[MultiChannelMemorySystem] currentClockCycle = 1384
current clock cycle = 1385
current clock cycle = 1385
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2078
[MultiChannelMemorySystem] currentClockCycle = 1385
current clock cycle = 1386
current clock cycle = 1386
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2079
[MultiChannelMemorySystem] currentClockCycle = 1386
current clock cycle = 1386
current clock cycle = 1386
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2080
[MultiChannelMemorySystem] currentClockCycle = 1386
current clock cycle = 1387
current clock cycle = 1387
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2081
[MultiChannelMemorySystem] currentClockCycle = 1387
current clock cycle = 1388
current clock cycle = 1388
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2082
[MultiChannelMemorySystem] currentClockCycle = 1388
current clock cycle = 1388
current clock cycle = 1388
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2083
[MultiChannelMemorySystem] currentClockCycle = 1388
current clock cycle = 1389
current clock cycle = 1389
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2084
[MultiChannelMemorySystem] currentClockCycle = 1389
current clock cycle = 1390
current clock cycle = 1390
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2085
[MultiChannelMemorySystem] currentClockCycle = 1390
current clock cycle = 1390
current clock cycle = 1390
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2086
[MultiChannelMemorySystem] currentClockCycle = 1390
current clock cycle = 1391
current clock cycle = 1391
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2087
[MultiChannelMemorySystem] currentClockCycle = 1391
current clock cycle = 1392
current clock cycle = 1392
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2088
[MultiChannelMemorySystem] currentClockCycle = 1392
current clock cycle = 1392
current clock cycle = 1392
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2089
[MultiChannelMemorySystem] currentClockCycle = 1392
current clock cycle = 1393
current clock cycle = 1393
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2090
[MultiChannelMemorySystem] currentClockCycle = 1393
current clock cycle = 1394
current clock cycle = 1394
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2091
[MultiChannelMemorySystem] currentClockCycle = 1394
current clock cycle = 1394
current clock cycle = 1394
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2092
[MultiChannelMemorySystem] currentClockCycle = 1394
current clock cycle = 1395
current clock cycle = 1395
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2093
[MultiChannelMemorySystem] currentClockCycle = 1395
current clock cycle = 1396
current clock cycle = 1396
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2094
[MultiChannelMemorySystem] currentClockCycle = 1396
current clock cycle = 1396
current clock cycle = 1396
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2095
[MultiChannelMemorySystem] currentClockCycle = 1396
current clock cycle = 1397
current clock cycle = 1397
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2096
[MultiChannelMemorySystem] currentClockCycle = 1397
current clock cycle = 1398
current clock cycle = 1398
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2097
[MultiChannelMemorySystem] currentClockCycle = 1398
current clock cycle = 1398
current clock cycle = 1398
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2098
[MultiChannelMemorySystem] currentClockCycle = 1398
current clock cycle = 1399
current clock cycle = 1399
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2099
[MultiChannelMemorySystem] currentClockCycle = 1399
current clock cycle = 1400
current clock cycle = 1400
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2100
[MultiChannelMemorySystem] currentClockCycle = 1400
current clock cycle = 1400
current clock cycle = 1400
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2101
[MultiChannelMemorySystem] currentClockCycle = 1400
current clock cycle = 1401
current clock cycle = 1401
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2102
[MultiChannelMemorySystem] currentClockCycle = 1401
current clock cycle = 1402
current clock cycle = 1402
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2103
[MultiChannelMemorySystem] currentClockCycle = 1402
current clock cycle = 1402
current clock cycle = 1402
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2104
[MultiChannelMemorySystem] currentClockCycle = 1402
current clock cycle = 1403
current clock cycle = 1403
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2105
[MultiChannelMemorySystem] currentClockCycle = 1403
current clock cycle = 1404
current clock cycle = 1404
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2106
[MultiChannelMemorySystem] currentClockCycle = 1404
current clock cycle = 1404
current clock cycle = 1404
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2107
[MultiChannelMemorySystem] currentClockCycle = 1404
current clock cycle = 1405
current clock cycle = 1405
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2108
[MultiChannelMemorySystem] currentClockCycle = 1405
current clock cycle = 1406
current clock cycle = 1406
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2109
[MultiChannelMemorySystem] currentClockCycle = 1406
current clock cycle = 1406
current clock cycle = 1406
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2110
[MultiChannelMemorySystem] currentClockCycle = 1406
current clock cycle = 1407
current clock cycle = 1407
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2111
[MultiChannelMemorySystem] currentClockCycle = 1407
current clock cycle = 1408
current clock cycle = 1408
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2112
[MultiChannelMemorySystem] currentClockCycle = 1408
current clock cycle = 1408
current clock cycle = 1408
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2113
[MultiChannelMemorySystem] currentClockCycle = 1408
current clock cycle = 1409
current clock cycle = 1409
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2114
[MultiChannelMemorySystem] currentClockCycle = 1409
current clock cycle = 1410
current clock cycle = 1410
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2115
[MultiChannelMemorySystem] currentClockCycle = 1410
current clock cycle = 1410
current clock cycle = 1410
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2116
[MultiChannelMemorySystem] currentClockCycle = 1410
current clock cycle = 1411
current clock cycle = 1411
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2117
[MultiChannelMemorySystem] currentClockCycle = 1411
current clock cycle = 1412
current clock cycle = 1412
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2118
[MultiChannelMemorySystem] currentClockCycle = 1412
current clock cycle = 1412
current clock cycle = 1412
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2119
[MultiChannelMemorySystem] currentClockCycle = 1412
current clock cycle = 1413
current clock cycle = 1413
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2120
[MultiChannelMemorySystem] currentClockCycle = 1413
current clock cycle = 1414
current clock cycle = 1414
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2121
[MultiChannelMemorySystem] currentClockCycle = 1414
current clock cycle = 1414
current clock cycle = 1414
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2122
[MultiChannelMemorySystem] currentClockCycle = 1414
current clock cycle = 1415
current clock cycle = 1415
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2123
[MultiChannelMemorySystem] currentClockCycle = 1415
current clock cycle = 1416
current clock cycle = 1416
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2124
[MultiChannelMemorySystem] currentClockCycle = 1416
current clock cycle = 1416
current clock cycle = 1416
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2125
[MultiChannelMemorySystem] currentClockCycle = 1416
current clock cycle = 1417
current clock cycle = 1417
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2126
[MultiChannelMemorySystem] currentClockCycle = 1417
current clock cycle = 1418
current clock cycle = 1418
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2127
[MultiChannelMemorySystem] currentClockCycle = 1418
current clock cycle = 1418
current clock cycle = 1418
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2128
[MultiChannelMemorySystem] currentClockCycle = 1418
current clock cycle = 1419
current clock cycle = 1419
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2129
[MultiChannelMemorySystem] currentClockCycle = 1419
current clock cycle = 1420
current clock cycle = 1420
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2130
[MultiChannelMemorySystem] currentClockCycle = 1420
current clock cycle = 1420
current clock cycle = 1420
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2131
[MultiChannelMemorySystem] currentClockCycle = 1420
current clock cycle = 1421
current clock cycle = 1421
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2132
[MultiChannelMemorySystem] currentClockCycle = 1421
current clock cycle = 1422
current clock cycle = 1422
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2133
[MultiChannelMemorySystem] currentClockCycle = 1422
current clock cycle = 1422
current clock cycle = 1422
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2134
[MultiChannelMemorySystem] currentClockCycle = 1422
current clock cycle = 1423
current clock cycle = 1423
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2135
[MultiChannelMemorySystem] currentClockCycle = 1423
current clock cycle = 1424
current clock cycle = 1424
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2136
[MultiChannelMemorySystem] currentClockCycle = 1424
current clock cycle = 1424
current clock cycle = 1424
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2137
[MultiChannelMemorySystem] currentClockCycle = 1424
current clock cycle = 1425
current clock cycle = 1425
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2138
[MultiChannelMemorySystem] currentClockCycle = 1425
current clock cycle = 1426
current clock cycle = 1426
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2139
[MultiChannelMemorySystem] currentClockCycle = 1426
current clock cycle = 1426
current clock cycle = 1426
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2140
[MultiChannelMemorySystem] currentClockCycle = 1426
current clock cycle = 1427
current clock cycle = 1427
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2141
[MultiChannelMemorySystem] currentClockCycle = 1427
current clock cycle = 1428
current clock cycle = 1428
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2142
[MultiChannelMemorySystem] currentClockCycle = 1428
current clock cycle = 1428
current clock cycle = 1428
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2143
[MultiChannelMemorySystem] currentClockCycle = 1428
current clock cycle = 1429
current clock cycle = 1429
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2144
[MultiChannelMemorySystem] currentClockCycle = 1429
current clock cycle = 1430
current clock cycle = 1430
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2145
[MultiChannelMemorySystem] currentClockCycle = 1430
current clock cycle = 1430
current clock cycle = 1430
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2146
[MultiChannelMemorySystem] currentClockCycle = 1430
current clock cycle = 1431
current clock cycle = 1431
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2147
[MultiChannelMemorySystem] currentClockCycle = 1431
current clock cycle = 1432
current clock cycle = 1432
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2148
[MultiChannelMemorySystem] currentClockCycle = 1432
current clock cycle = 1432
current clock cycle = 1432
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2149
[MultiChannelMemorySystem] currentClockCycle = 1432
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1432
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1433
current clock cycle = 1433
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2150
[MultiChannelMemorySystem] currentClockCycle = 1433
current clock cycle = 1434
current clock cycle = 1434
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2151
[MultiChannelMemorySystem] currentClockCycle = 1434
current clock cycle = 1434
current clock cycle = 1434
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2152
[MultiChannelMemorySystem] currentClockCycle = 1434
current clock cycle = 1435
current clock cycle = 1435
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2153
[MultiChannelMemorySystem] currentClockCycle = 1435
current clock cycle = 1436
current clock cycle = 1436
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2154
[MultiChannelMemorySystem] currentClockCycle = 1436
current clock cycle = 1436
current clock cycle = 1436
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2155
[MultiChannelMemorySystem] currentClockCycle = 1436
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1436
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1437
current clock cycle = 1437
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2156
[MultiChannelMemorySystem] currentClockCycle = 1437
current clock cycle = 1438
current clock cycle = 1438
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2157
[MultiChannelMemorySystem] currentClockCycle = 1438
current clock cycle = 1438
current clock cycle = 1438
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2158
[MultiChannelMemorySystem] currentClockCycle = 1438
current clock cycle = 1439
current clock cycle = 1439
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2159
[MultiChannelMemorySystem] currentClockCycle = 1439
current clock cycle = 1440
current clock cycle = 1440
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2160
[MultiChannelMemorySystem] currentClockCycle = 1440
current clock cycle = 1440
current clock cycle = 1440
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2161
[MultiChannelMemorySystem] currentClockCycle = 1440
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1440
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1441
current clock cycle = 1441
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2162
[MultiChannelMemorySystem] currentClockCycle = 1441
current clock cycle = 1442
current clock cycle = 1442
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2163
[MultiChannelMemorySystem] currentClockCycle = 1442
current clock cycle = 1442
current clock cycle = 1442
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2164
[MultiChannelMemorySystem] currentClockCycle = 1442
current clock cycle = 1443
current clock cycle = 1443
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2165
[MultiChannelMemorySystem] currentClockCycle = 1443
current clock cycle = 1444
current clock cycle = 1444
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2166
[MultiChannelMemorySystem] currentClockCycle = 1444
current clock cycle = 1444
current clock cycle = 1444
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2167
[MultiChannelMemorySystem] currentClockCycle = 1444
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1444
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1445
current clock cycle = 1445
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2168
[MultiChannelMemorySystem] currentClockCycle = 1445
current clock cycle = 1446
current clock cycle = 1446
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2169
[MultiChannelMemorySystem] currentClockCycle = 1446
current clock cycle = 1446
current clock cycle = 1446
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2170
[MultiChannelMemorySystem] currentClockCycle = 1446
current clock cycle = 1447
current clock cycle = 1447
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2171
[MultiChannelMemorySystem] currentClockCycle = 1447
current clock cycle = 1448
current clock cycle = 1448
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2172
[MultiChannelMemorySystem] currentClockCycle = 1448
current clock cycle = 1448
current clock cycle = 1448
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2173
[MultiChannelMemorySystem] currentClockCycle = 1448
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1448
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1449
current clock cycle = 1449
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2174
[MultiChannelMemorySystem] currentClockCycle = 1449
current clock cycle = 1450
current clock cycle = 1450
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2175
[MultiChannelMemorySystem] currentClockCycle = 1450
current clock cycle = 1450
current clock cycle = 1450
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2176
[MultiChannelMemorySystem] currentClockCycle = 1450
current clock cycle = 1451
current clock cycle = 1451
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2177
[MultiChannelMemorySystem] currentClockCycle = 1451
current clock cycle = 1452
current clock cycle = 1452
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2178
[MultiChannelMemorySystem] currentClockCycle = 1452
current clock cycle = 1452
current clock cycle = 1452
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2179
[MultiChannelMemorySystem] currentClockCycle = 1452
current clock cycle = 1453
current clock cycle = 1453
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2180
[MultiChannelMemorySystem] currentClockCycle = 1453
current clock cycle = 1454
current clock cycle = 1454
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2181
[MultiChannelMemorySystem] currentClockCycle = 1454
current clock cycle = 1454
current clock cycle = 1454
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2182
[MultiChannelMemorySystem] currentClockCycle = 1454
current clock cycle = 1455
current clock cycle = 1455
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2183
[MultiChannelMemorySystem] currentClockCycle = 1455
current clock cycle = 1456
current clock cycle = 1456
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2184
[MultiChannelMemorySystem] currentClockCycle = 1456
current clock cycle = 1456
current clock cycle = 1456
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2185
[MultiChannelMemorySystem] currentClockCycle = 1456
current clock cycle = 1457
current clock cycle = 1457
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2186
[MultiChannelMemorySystem] currentClockCycle = 1457
current clock cycle = 1458
current clock cycle = 1458
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2187
[MultiChannelMemorySystem] currentClockCycle = 1458
current clock cycle = 1458
current clock cycle = 1458
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2188
[MultiChannelMemorySystem] currentClockCycle = 1458
current clock cycle = 1459
current clock cycle = 1459
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2189
[MultiChannelMemorySystem] currentClockCycle = 1459
current clock cycle = 1460
current clock cycle = 1460
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2190
[MultiChannelMemorySystem] currentClockCycle = 1460
current clock cycle = 1460
current clock cycle = 1460
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2191
[MultiChannelMemorySystem] currentClockCycle = 1460
current clock cycle = 1461
current clock cycle = 1461
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2192
[MultiChannelMemorySystem] currentClockCycle = 1461
current clock cycle = 1462
current clock cycle = 1462
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2193
[MultiChannelMemorySystem] currentClockCycle = 1462
current clock cycle = 1462
current clock cycle = 1462
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2194
[MultiChannelMemorySystem] currentClockCycle = 1462
current clock cycle = 1463
current clock cycle = 1463
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2195
[MultiChannelMemorySystem] currentClockCycle = 1463
current clock cycle = 1464
current clock cycle = 1464
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2196
[MultiChannelMemorySystem] currentClockCycle = 1464
current clock cycle = 1464
current clock cycle = 1464
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2197
[MultiChannelMemorySystem] currentClockCycle = 1464
current clock cycle = 1465
current clock cycle = 1465
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2198
[MultiChannelMemorySystem] currentClockCycle = 1465
current clock cycle = 1466
current clock cycle = 1466
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2199
[MultiChannelMemorySystem] currentClockCycle = 1466
current clock cycle = 1466
current clock cycle = 1466
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2200
[MultiChannelMemorySystem] currentClockCycle = 1466
current clock cycle = 1467
current clock cycle = 1467
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2201
[MultiChannelMemorySystem] currentClockCycle = 1467
current clock cycle = 1468
current clock cycle = 1468
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2202
[MultiChannelMemorySystem] currentClockCycle = 1468
current clock cycle = 1468
current clock cycle = 1468
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2203
[MultiChannelMemorySystem] currentClockCycle = 1468
current clock cycle = 1469
current clock cycle = 1469
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2204
[MultiChannelMemorySystem] currentClockCycle = 1469
current clock cycle = 1470
current clock cycle = 1470
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2205
[MultiChannelMemorySystem] currentClockCycle = 1470
current clock cycle = 1470
current clock cycle = 1470
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2206
[MultiChannelMemorySystem] currentClockCycle = 1470
current clock cycle = 1471
current clock cycle = 1471
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2207
[MultiChannelMemorySystem] currentClockCycle = 1471
current clock cycle = 1472
current clock cycle = 1472
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2208
[MultiChannelMemorySystem] currentClockCycle = 1472
current clock cycle = 1472
current clock cycle = 1472
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2209
[MultiChannelMemorySystem] currentClockCycle = 1472
current clock cycle = 1473
current clock cycle = 1473
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2210
[MultiChannelMemorySystem] currentClockCycle = 1473
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1473
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1474
current clock cycle = 1474
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2211
[MultiChannelMemorySystem] currentClockCycle = 1474
current clock cycle = 1474
current clock cycle = 1474
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2212
[MultiChannelMemorySystem] currentClockCycle = 1474
current clock cycle = 1475
current clock cycle = 1475
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2213
[MultiChannelMemorySystem] currentClockCycle = 1475
current clock cycle = 1476
current clock cycle = 1476
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2214
[MultiChannelMemorySystem] currentClockCycle = 1476
current clock cycle = 1476
current clock cycle = 1476
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2215
[MultiChannelMemorySystem] currentClockCycle = 1476
current clock cycle = 1477
current clock cycle = 1477
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2216
[MultiChannelMemorySystem] currentClockCycle = 1477
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1477
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1478
current clock cycle = 1478
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2217
[MultiChannelMemorySystem] currentClockCycle = 1478
current clock cycle = 1478
current clock cycle = 1478
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2218
[MultiChannelMemorySystem] currentClockCycle = 1478
current clock cycle = 1479
current clock cycle = 1479
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2219
[MultiChannelMemorySystem] currentClockCycle = 1479
current clock cycle = 1480
current clock cycle = 1480
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2220
[MultiChannelMemorySystem] currentClockCycle = 1480
current clock cycle = 1480
current clock cycle = 1480
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2221
[MultiChannelMemorySystem] currentClockCycle = 1480
current clock cycle = 1481
current clock cycle = 1481
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2222
[MultiChannelMemorySystem] currentClockCycle = 1481
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1481
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1482
current clock cycle = 1482
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2223
[MultiChannelMemorySystem] currentClockCycle = 1482
current clock cycle = 1482
current clock cycle = 1482
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2224
[MultiChannelMemorySystem] currentClockCycle = 1482
current clock cycle = 1483
current clock cycle = 1483
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2225
[MultiChannelMemorySystem] currentClockCycle = 1483
current clock cycle = 1484
current clock cycle = 1484
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2226
[MultiChannelMemorySystem] currentClockCycle = 1484
current clock cycle = 1484
current clock cycle = 1484
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2227
[MultiChannelMemorySystem] currentClockCycle = 1484
current clock cycle = 1485
current clock cycle = 1485
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2228
[MultiChannelMemorySystem] currentClockCycle = 1485
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1485
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1486
current clock cycle = 1486
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2229
[MultiChannelMemorySystem] currentClockCycle = 1486
current clock cycle = 1486
current clock cycle = 1486
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2230
[MultiChannelMemorySystem] currentClockCycle = 1486
current clock cycle = 1487
current clock cycle = 1487
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2231
[MultiChannelMemorySystem] currentClockCycle = 1487
current clock cycle = 1488
current clock cycle = 1488
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2232
[MultiChannelMemorySystem] currentClockCycle = 1488
current clock cycle = 1488
current clock cycle = 1488
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2233
[MultiChannelMemorySystem] currentClockCycle = 1488
current clock cycle = 1489
current clock cycle = 1489
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2234
[MultiChannelMemorySystem] currentClockCycle = 1489
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1489
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1490
current clock cycle = 1490
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2235
[MultiChannelMemorySystem] currentClockCycle = 1490
current clock cycle = 1490
current clock cycle = 1490
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2236
[MultiChannelMemorySystem] currentClockCycle = 1490
current clock cycle = 1491
current clock cycle = 1491
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2237
[MultiChannelMemorySystem] currentClockCycle = 1491
current clock cycle = 1492
current clock cycle = 1492
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2238
[MultiChannelMemorySystem] currentClockCycle = 1492
current clock cycle = 1492
current clock cycle = 1492
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2239
[MultiChannelMemorySystem] currentClockCycle = 1492
current clock cycle = 1493
current clock cycle = 1493
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2240
[MultiChannelMemorySystem] currentClockCycle = 1493
current clock cycle = 1494
current clock cycle = 1494
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2241
[MultiChannelMemorySystem] currentClockCycle = 1494
current clock cycle = 1494
current clock cycle = 1494
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2242
[MultiChannelMemorySystem] currentClockCycle = 1494
current clock cycle = 1495
current clock cycle = 1495
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2243
[MultiChannelMemorySystem] currentClockCycle = 1495
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1495
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1496
current clock cycle = 1496
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2244
[MultiChannelMemorySystem] currentClockCycle = 1496
current clock cycle = 1496
current clock cycle = 1496
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2245
[MultiChannelMemorySystem] currentClockCycle = 1496
current clock cycle = 1497
current clock cycle = 1497
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2246
[MultiChannelMemorySystem] currentClockCycle = 1497
current clock cycle = 1498
current clock cycle = 1498
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2247
[MultiChannelMemorySystem] currentClockCycle = 1498
current clock cycle = 1498
current clock cycle = 1498
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2248
[MultiChannelMemorySystem] currentClockCycle = 1498
current clock cycle = 1499
current clock cycle = 1499
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2249
[MultiChannelMemorySystem] currentClockCycle = 1499
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1499
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1500
current clock cycle = 1500
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2250
[MultiChannelMemorySystem] currentClockCycle = 1500
current clock cycle = 1500
current clock cycle = 1500
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2251
[MultiChannelMemorySystem] currentClockCycle = 1500
current clock cycle = 1501
current clock cycle = 1501
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2252
[MultiChannelMemorySystem] currentClockCycle = 1501
current clock cycle = 1502
current clock cycle = 1502
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2253
[MultiChannelMemorySystem] currentClockCycle = 1502
current clock cycle = 1502
current clock cycle = 1502
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2254
[MultiChannelMemorySystem] currentClockCycle = 1502
current clock cycle = 1503
current clock cycle = 1503
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2255
[MultiChannelMemorySystem] currentClockCycle = 1503
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1503
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1504
current clock cycle = 1504
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2256
[MultiChannelMemorySystem] currentClockCycle = 1504
current clock cycle = 1504
current clock cycle = 1504
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2257
[MultiChannelMemorySystem] currentClockCycle = 1504
current clock cycle = 1505
current clock cycle = 1505
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2258
[MultiChannelMemorySystem] currentClockCycle = 1505
current clock cycle = 1506
current clock cycle = 1506
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2259
[MultiChannelMemorySystem] currentClockCycle = 1506
current clock cycle = 1506
current clock cycle = 1506
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2260
[MultiChannelMemorySystem] currentClockCycle = 1506
current clock cycle = 1507
current clock cycle = 1507
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2261
[MultiChannelMemorySystem] currentClockCycle = 1507
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1507
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1508
current clock cycle = 1508
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2262
[MultiChannelMemorySystem] currentClockCycle = 1508
current clock cycle = 1508
current clock cycle = 1508
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2263
[MultiChannelMemorySystem] currentClockCycle = 1508
current clock cycle = 1509
current clock cycle = 1509
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2264
[MultiChannelMemorySystem] currentClockCycle = 1509
current clock cycle = 1510
current clock cycle = 1510
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2265
[MultiChannelMemorySystem] currentClockCycle = 1510
current clock cycle = 1510
current clock cycle = 1510
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2266
[MultiChannelMemorySystem] currentClockCycle = 1510
current clock cycle = 1511
current clock cycle = 1511
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2267
[MultiChannelMemorySystem] currentClockCycle = 1511
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1511
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1512
current clock cycle = 1512
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2268
[MultiChannelMemorySystem] currentClockCycle = 1512
current clock cycle = 1512
current clock cycle = 1512
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2269
[MultiChannelMemorySystem] currentClockCycle = 1512
current clock cycle = 1513
current clock cycle = 1513
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2270
[MultiChannelMemorySystem] currentClockCycle = 1513
current clock cycle = 1514
current clock cycle = 1514
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2271
[MultiChannelMemorySystem] currentClockCycle = 1514
current clock cycle = 1514
current clock cycle = 1514
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2272
[MultiChannelMemorySystem] currentClockCycle = 1514
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1514
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1515
current clock cycle = 1515
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2273
[MultiChannelMemorySystem] currentClockCycle = 1515
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1515
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1516
current clock cycle = 1516
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2274
[MultiChannelMemorySystem] currentClockCycle = 1516
current clock cycle = 1516
current clock cycle = 1516
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2275
[MultiChannelMemorySystem] currentClockCycle = 1516
current clock cycle = 1517
current clock cycle = 1517
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2276
[MultiChannelMemorySystem] currentClockCycle = 1517
current clock cycle = 1518
current clock cycle = 1518
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2277
[MultiChannelMemorySystem] currentClockCycle = 1518
current clock cycle = 1518
current clock cycle = 1518
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2278
[MultiChannelMemorySystem] currentClockCycle = 1518
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1518
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1519
current clock cycle = 1519
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2279
[MultiChannelMemorySystem] currentClockCycle = 1519
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1519
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1520
current clock cycle = 1520
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2280
[MultiChannelMemorySystem] currentClockCycle = 1520
current clock cycle = 1520
current clock cycle = 1520
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2281
[MultiChannelMemorySystem] currentClockCycle = 1520
current clock cycle = 1521
current clock cycle = 1521
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2282
[MultiChannelMemorySystem] currentClockCycle = 1521
current clock cycle = 1522
current clock cycle = 1522
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2283
[MultiChannelMemorySystem] currentClockCycle = 1522
current clock cycle = 1522
current clock cycle = 1522
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2284
[MultiChannelMemorySystem] currentClockCycle = 1522
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1522
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1523
current clock cycle = 1523
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2285
[MultiChannelMemorySystem] currentClockCycle = 1523
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1523
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1524
current clock cycle = 1524
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2286
[MultiChannelMemorySystem] currentClockCycle = 1524
current clock cycle = 1524
current clock cycle = 1524
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2287
[MultiChannelMemorySystem] currentClockCycle = 1524
current clock cycle = 1525
current clock cycle = 1525
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2288
[MultiChannelMemorySystem] currentClockCycle = 1525
current clock cycle = 1526
current clock cycle = 1526
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2289
[MultiChannelMemorySystem] currentClockCycle = 1526
current clock cycle = 1526
current clock cycle = 1526
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2290
[MultiChannelMemorySystem] currentClockCycle = 1526
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1526
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1527
current clock cycle = 1527
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2291
[MultiChannelMemorySystem] currentClockCycle = 1527
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1527
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1528
current clock cycle = 1528
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2292
[MultiChannelMemorySystem] currentClockCycle = 1528
current clock cycle = 1528
current clock cycle = 1528
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2293
[MultiChannelMemorySystem] currentClockCycle = 1528
current clock cycle = 1529
current clock cycle = 1529
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2294
[MultiChannelMemorySystem] currentClockCycle = 1529
current clock cycle = 1530
current clock cycle = 1530
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2295
[MultiChannelMemorySystem] currentClockCycle = 1530
current clock cycle = 1530
current clock cycle = 1530
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2296
[MultiChannelMemorySystem] currentClockCycle = 1530
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1530
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1531
current clock cycle = 1531
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2297
[MultiChannelMemorySystem] currentClockCycle = 1531
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1531
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1532
current clock cycle = 1532
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2298
[MultiChannelMemorySystem] currentClockCycle = 1532
current clock cycle = 1532
current clock cycle = 1532
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2299
[MultiChannelMemorySystem] currentClockCycle = 1532
current clock cycle = 1533
current clock cycle = 1533
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2300
[MultiChannelMemorySystem] currentClockCycle = 1533
current clock cycle = 1534
current clock cycle = 1534
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2301
[MultiChannelMemorySystem] currentClockCycle = 1534
current clock cycle = 1534
current clock cycle = 1534
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2302
[MultiChannelMemorySystem] currentClockCycle = 1534
current clock cycle = 1535
current clock cycle = 1535
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2303
[MultiChannelMemorySystem] currentClockCycle = 1535
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1535
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1536
current clock cycle = 1536
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2304
[MultiChannelMemorySystem] currentClockCycle = 1536
current clock cycle = 1536
current clock cycle = 1536
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2305
[MultiChannelMemorySystem] currentClockCycle = 1536
current clock cycle = 1537
current clock cycle = 1537
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2306
[MultiChannelMemorySystem] currentClockCycle = 1537
current clock cycle = 1538
current clock cycle = 1538
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2307
[MultiChannelMemorySystem] currentClockCycle = 1538
current clock cycle = 1538
current clock cycle = 1538
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2308
[MultiChannelMemorySystem] currentClockCycle = 1538
current clock cycle = 1539
current clock cycle = 1539
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2309
[MultiChannelMemorySystem] currentClockCycle = 1539
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1539
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1540
current clock cycle = 1540
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2310
[MultiChannelMemorySystem] currentClockCycle = 1540
current clock cycle = 1540
current clock cycle = 1540
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2311
[MultiChannelMemorySystem] currentClockCycle = 1540
current clock cycle = 1541
current clock cycle = 1541
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2312
[MultiChannelMemorySystem] currentClockCycle = 1541
current clock cycle = 1542
current clock cycle = 1542
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2313
[MultiChannelMemorySystem] currentClockCycle = 1542
current clock cycle = 1542
current clock cycle = 1542
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2314
[MultiChannelMemorySystem] currentClockCycle = 1542
current clock cycle = 1543
current clock cycle = 1543
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2315
[MultiChannelMemorySystem] currentClockCycle = 1543
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1543
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1544
current clock cycle = 1544
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2316
[MultiChannelMemorySystem] currentClockCycle = 1544
current clock cycle = 1544
current clock cycle = 1544
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2317
[MultiChannelMemorySystem] currentClockCycle = 1544
current clock cycle = 1545
current clock cycle = 1545
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2318
[MultiChannelMemorySystem] currentClockCycle = 1545
current clock cycle = 1546
current clock cycle = 1546
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2319
[MultiChannelMemorySystem] currentClockCycle = 1546
current clock cycle = 1546
current clock cycle = 1546
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2320
[MultiChannelMemorySystem] currentClockCycle = 1546
current clock cycle = 1547
current clock cycle = 1547
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2321
[MultiChannelMemorySystem] currentClockCycle = 1547
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1547
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1548
current clock cycle = 1548
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2322
[MultiChannelMemorySystem] currentClockCycle = 1548
current clock cycle = 1548
current clock cycle = 1548
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2323
[MultiChannelMemorySystem] currentClockCycle = 1548
current clock cycle = 1549
current clock cycle = 1549
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2324
[MultiChannelMemorySystem] currentClockCycle = 1549
current clock cycle = 1550
current clock cycle = 1550
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2325
[MultiChannelMemorySystem] currentClockCycle = 1550
current clock cycle = 1550
current clock cycle = 1550
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2326
[MultiChannelMemorySystem] currentClockCycle = 1550
current clock cycle = 1551
current clock cycle = 1551
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2327
[MultiChannelMemorySystem] currentClockCycle = 1551
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1551
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1552
current clock cycle = 1552
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2328
[MultiChannelMemorySystem] currentClockCycle = 1552
current clock cycle = 1552
current clock cycle = 1552
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2329
[MultiChannelMemorySystem] currentClockCycle = 1552
current clock cycle = 1553
current clock cycle = 1553
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2330
[MultiChannelMemorySystem] currentClockCycle = 1553
current clock cycle = 1554
current clock cycle = 1554
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2331
[MultiChannelMemorySystem] currentClockCycle = 1554
current clock cycle = 1554
current clock cycle = 1554
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2332
[MultiChannelMemorySystem] currentClockCycle = 1554
current clock cycle = 1555
current clock cycle = 1555
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2333
[MultiChannelMemorySystem] currentClockCycle = 1555
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1555
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1555
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1556
current clock cycle = 1556
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2334
[MultiChannelMemorySystem] currentClockCycle = 1556
current clock cycle = 1556
current clock cycle = 1556
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2335
[MultiChannelMemorySystem] currentClockCycle = 1556
current clock cycle = 1557
current clock cycle = 1557
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2336
[MultiChannelMemorySystem] currentClockCycle = 1557
current clock cycle = 1558
current clock cycle = 1558
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2337
[MultiChannelMemorySystem] currentClockCycle = 1558
current clock cycle = 1558
current clock cycle = 1558
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2338
[MultiChannelMemorySystem] currentClockCycle = 1558
current clock cycle = 1559
current clock cycle = 1559
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2339
[MultiChannelMemorySystem] currentClockCycle = 1559
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1559
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1559
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1560
current clock cycle = 1560
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2340
[MultiChannelMemorySystem] currentClockCycle = 1560
current clock cycle = 1560
current clock cycle = 1560
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2341
[MultiChannelMemorySystem] currentClockCycle = 1560
current clock cycle = 1561
current clock cycle = 1561
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2342
[MultiChannelMemorySystem] currentClockCycle = 1561
current clock cycle = 1562
current clock cycle = 1562
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2343
[MultiChannelMemorySystem] currentClockCycle = 1562
current clock cycle = 1562
current clock cycle = 1562
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2344
[MultiChannelMemorySystem] currentClockCycle = 1562
current clock cycle = 1563
current clock cycle = 1563
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2345
[MultiChannelMemorySystem] currentClockCycle = 1563
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1563
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1563
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1564
current clock cycle = 1564
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2346
[MultiChannelMemorySystem] currentClockCycle = 1564
current clock cycle = 1564
current clock cycle = 1564
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2347
[MultiChannelMemorySystem] currentClockCycle = 1564
current clock cycle = 1565
current clock cycle = 1565
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2348
[MultiChannelMemorySystem] currentClockCycle = 1565
current clock cycle = 1566
current clock cycle = 1566
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2349
[MultiChannelMemorySystem] currentClockCycle = 1566
current clock cycle = 1566
current clock cycle = 1566
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2350
[MultiChannelMemorySystem] currentClockCycle = 1566
current clock cycle = 1567
current clock cycle = 1567
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2351
[MultiChannelMemorySystem] currentClockCycle = 1567
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1567
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1567
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1568
current clock cycle = 1568
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2352
[MultiChannelMemorySystem] currentClockCycle = 1568
current clock cycle = 1568
current clock cycle = 1568
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2353
[MultiChannelMemorySystem] currentClockCycle = 1568
current clock cycle = 1569
current clock cycle = 1569
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2354
[MultiChannelMemorySystem] currentClockCycle = 1569
current clock cycle = 1570
current clock cycle = 1570
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2355
[MultiChannelMemorySystem] currentClockCycle = 1570
current clock cycle = 1570
current clock cycle = 1570
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2356
[MultiChannelMemorySystem] currentClockCycle = 1570
current clock cycle = 1571
current clock cycle = 1571
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2357
[MultiChannelMemorySystem] currentClockCycle = 1571
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1571
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1571
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1572
current clock cycle = 1572
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2358
[MultiChannelMemorySystem] currentClockCycle = 1572
current clock cycle = 1572
current clock cycle = 1572
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2359
[MultiChannelMemorySystem] currentClockCycle = 1572
current clock cycle = 1573
current clock cycle = 1573
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2360
[MultiChannelMemorySystem] currentClockCycle = 1573
current clock cycle = 1574
current clock cycle = 1574
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2361
[MultiChannelMemorySystem] currentClockCycle = 1574
current clock cycle = 1574
current clock cycle = 1574
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2362
[MultiChannelMemorySystem] currentClockCycle = 1574
current clock cycle = 1575
current clock cycle = 1575
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2363
[MultiChannelMemorySystem] currentClockCycle = 1575
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1575
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1576
current clock cycle = 1576
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2364
[MultiChannelMemorySystem] currentClockCycle = 1576
current clock cycle = 1576
current clock cycle = 1576
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2365
[MultiChannelMemorySystem] currentClockCycle = 1576
current clock cycle = 1577
current clock cycle = 1577
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2366
[MultiChannelMemorySystem] currentClockCycle = 1577
current clock cycle = 1578
current clock cycle = 1578
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2367
[MultiChannelMemorySystem] currentClockCycle = 1578
current clock cycle = 1578
current clock cycle = 1578
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2368
[MultiChannelMemorySystem] currentClockCycle = 1578
current clock cycle = 1579
current clock cycle = 1579
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2369
[MultiChannelMemorySystem] currentClockCycle = 1579
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1579
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1580
current clock cycle = 1580
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2370
[MultiChannelMemorySystem] currentClockCycle = 1580
current clock cycle = 1580
current clock cycle = 1580
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2371
[MultiChannelMemorySystem] currentClockCycle = 1580
current clock cycle = 1581
current clock cycle = 1581
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2372
[MultiChannelMemorySystem] currentClockCycle = 1581
current clock cycle = 1582
current clock cycle = 1582
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2373
[MultiChannelMemorySystem] currentClockCycle = 1582
current clock cycle = 1582
current clock cycle = 1582
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2374
[MultiChannelMemorySystem] currentClockCycle = 1582
current clock cycle = 1583
current clock cycle = 1583
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2375
[MultiChannelMemorySystem] currentClockCycle = 1583
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1583
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1584
current clock cycle = 1584
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2376
[MultiChannelMemorySystem] currentClockCycle = 1584
current clock cycle = 1584
current clock cycle = 1584
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2377
[MultiChannelMemorySystem] currentClockCycle = 1584
current clock cycle = 1585
current clock cycle = 1585
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2378
[MultiChannelMemorySystem] currentClockCycle = 1585
current clock cycle = 1586
current clock cycle = 1586
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2379
[MultiChannelMemorySystem] currentClockCycle = 1586
current clock cycle = 1586
current clock cycle = 1586
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2380
[MultiChannelMemorySystem] currentClockCycle = 1586
current clock cycle = 1587
current clock cycle = 1587
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2381
[MultiChannelMemorySystem] currentClockCycle = 1587
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1587
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1588
current clock cycle = 1588
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2382
[MultiChannelMemorySystem] currentClockCycle = 1588
current clock cycle = 1588
current clock cycle = 1588
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2383
[MultiChannelMemorySystem] currentClockCycle = 1588
current clock cycle = 1589
current clock cycle = 1589
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2384
[MultiChannelMemorySystem] currentClockCycle = 1589
current clock cycle = 1590
current clock cycle = 1590
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2385
[MultiChannelMemorySystem] currentClockCycle = 1590
current clock cycle = 1590
current clock cycle = 1590
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2386
[MultiChannelMemorySystem] currentClockCycle = 1590
current clock cycle = 1591
current clock cycle = 1591
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2387
[MultiChannelMemorySystem] currentClockCycle = 1591
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1591
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1592
current clock cycle = 1592
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2388
[MultiChannelMemorySystem] currentClockCycle = 1592
current clock cycle = 1592
current clock cycle = 1592
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2389
[MultiChannelMemorySystem] currentClockCycle = 1592
current clock cycle = 1593
current clock cycle = 1593
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2390
[MultiChannelMemorySystem] currentClockCycle = 1593
current clock cycle = 1594
current clock cycle = 1594
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2391
[MultiChannelMemorySystem] currentClockCycle = 1594
current clock cycle = 1594
current clock cycle = 1594
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2392
[MultiChannelMemorySystem] currentClockCycle = 1594
current clock cycle = 1595
current clock cycle = 1595
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2393
[MultiChannelMemorySystem] currentClockCycle = 1595
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1595
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1596
current clock cycle = 1596
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2394
[MultiChannelMemorySystem] currentClockCycle = 1596
current clock cycle = 1596
current clock cycle = 1596
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2395
[MultiChannelMemorySystem] currentClockCycle = 1596
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1597
current clock cycle = 1597
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2396
[MultiChannelMemorySystem] currentClockCycle = 1597
current clock cycle = 1598
current clock cycle = 1598
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2397
[MultiChannelMemorySystem] currentClockCycle = 1598
current clock cycle = 1598
current clock cycle = 1598
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2398
[MultiChannelMemorySystem] currentClockCycle = 1598
current clock cycle = 1599
current clock cycle = 1599
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2399
[MultiChannelMemorySystem] currentClockCycle = 1599
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1599
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1600
current clock cycle = 1600
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2400
[MultiChannelMemorySystem] currentClockCycle = 1600
current clock cycle = 1600
current clock cycle = 1600
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2401
[MultiChannelMemorySystem] currentClockCycle = 1600
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1601
current clock cycle = 1601
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2402
[MultiChannelMemorySystem] currentClockCycle = 1601
current clock cycle = 1602
current clock cycle = 1602
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2403
[MultiChannelMemorySystem] currentClockCycle = 1602
current clock cycle = 1602
current clock cycle = 1602
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2404
[MultiChannelMemorySystem] currentClockCycle = 1602
current clock cycle = 1603
current clock cycle = 1603
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2405
[MultiChannelMemorySystem] currentClockCycle = 1603
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1603
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1604
current clock cycle = 1604
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2406
[MultiChannelMemorySystem] currentClockCycle = 1604
current clock cycle = 1604
current clock cycle = 1604
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2407
[MultiChannelMemorySystem] currentClockCycle = 1604
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1605
current clock cycle = 1605
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2408
[MultiChannelMemorySystem] currentClockCycle = 1605
current clock cycle = 1606
current clock cycle = 1606
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2409
[MultiChannelMemorySystem] currentClockCycle = 1606
current clock cycle = 1606
current clock cycle = 1606
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2410
[MultiChannelMemorySystem] currentClockCycle = 1606
current clock cycle = 1607
current clock cycle = 1607
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2411
[MultiChannelMemorySystem] currentClockCycle = 1607
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1607
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1608
current clock cycle = 1608
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2412
[MultiChannelMemorySystem] currentClockCycle = 1608
current clock cycle = 1608
current clock cycle = 1608
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2413
[MultiChannelMemorySystem] currentClockCycle = 1608
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1609
current clock cycle = 1609
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2414
[MultiChannelMemorySystem] currentClockCycle = 1609
current clock cycle = 1610
current clock cycle = 1610
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2415
[MultiChannelMemorySystem] currentClockCycle = 1610
current clock cycle = 1610
current clock cycle = 1610
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2416
[MultiChannelMemorySystem] currentClockCycle = 1610
current clock cycle = 1611
current clock cycle = 1611
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2417
[MultiChannelMemorySystem] currentClockCycle = 1611
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1611
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1612
current clock cycle = 1612
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2418
[MultiChannelMemorySystem] currentClockCycle = 1612
current clock cycle = 1612
current clock cycle = 1612
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2419
[MultiChannelMemorySystem] currentClockCycle = 1612
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1613
current clock cycle = 1613
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2420
[MultiChannelMemorySystem] currentClockCycle = 1613
current clock cycle = 1614
current clock cycle = 1614
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2421
[MultiChannelMemorySystem] currentClockCycle = 1614
current clock cycle = 1614
current clock cycle = 1614
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2422
[MultiChannelMemorySystem] currentClockCycle = 1614
current clock cycle = 1615
current clock cycle = 1615
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2423
[MultiChannelMemorySystem] currentClockCycle = 1615
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1615
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1616
current clock cycle = 1616
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2424
[MultiChannelMemorySystem] currentClockCycle = 1616
current clock cycle = 1616
current clock cycle = 1616
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2425
[MultiChannelMemorySystem] currentClockCycle = 1616
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1617
current clock cycle = 1617
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2426
[MultiChannelMemorySystem] currentClockCycle = 1617
current clock cycle = 1618
current clock cycle = 1618
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2427
[MultiChannelMemorySystem] currentClockCycle = 1618
current clock cycle = 1618
current clock cycle = 1618
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2428
[MultiChannelMemorySystem] currentClockCycle = 1618
current clock cycle = 1619
current clock cycle = 1619
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2429
[MultiChannelMemorySystem] currentClockCycle = 1619
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1619
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1620
current clock cycle = 1620
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2430
[MultiChannelMemorySystem] currentClockCycle = 1620
current clock cycle = 1620
current clock cycle = 1620
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2431
[MultiChannelMemorySystem] currentClockCycle = 1620
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1621
current clock cycle = 1621
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2432
[MultiChannelMemorySystem] currentClockCycle = 1621
current clock cycle = 1622
current clock cycle = 1622
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2433
[MultiChannelMemorySystem] currentClockCycle = 1622
current clock cycle = 1622
current clock cycle = 1622
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2434
[MultiChannelMemorySystem] currentClockCycle = 1622
current clock cycle = 1623
current clock cycle = 1623
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2435
[MultiChannelMemorySystem] currentClockCycle = 1623
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1623
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1624
current clock cycle = 1624
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2436
[MultiChannelMemorySystem] currentClockCycle = 1624
current clock cycle = 1624
current clock cycle = 1624
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2437
[MultiChannelMemorySystem] currentClockCycle = 1624
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1625
current clock cycle = 1625
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2438
[MultiChannelMemorySystem] currentClockCycle = 1625
current clock cycle = 1626
current clock cycle = 1626
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2439
[MultiChannelMemorySystem] currentClockCycle = 1626
current clock cycle = 1626
current clock cycle = 1626
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2440
[MultiChannelMemorySystem] currentClockCycle = 1626
current clock cycle = 1627
current clock cycle = 1627
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2441
[MultiChannelMemorySystem] currentClockCycle = 1627
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1627
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1628
current clock cycle = 1628
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2442
[MultiChannelMemorySystem] currentClockCycle = 1628
current clock cycle = 1628
current clock cycle = 1628
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2443
[MultiChannelMemorySystem] currentClockCycle = 1628
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1629
current clock cycle = 1629
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2444
[MultiChannelMemorySystem] currentClockCycle = 1629
current clock cycle = 1630
current clock cycle = 1630
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2445
[MultiChannelMemorySystem] currentClockCycle = 1630
current clock cycle = 1630
current clock cycle = 1630
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2446
[MultiChannelMemorySystem] currentClockCycle = 1630
current clock cycle = 1631
current clock cycle = 1631
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2447
[MultiChannelMemorySystem] currentClockCycle = 1631
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1631
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1632
current clock cycle = 1632
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2448
[MultiChannelMemorySystem] currentClockCycle = 1632
current clock cycle = 1632
current clock cycle = 1632
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2449
[MultiChannelMemorySystem] currentClockCycle = 1632
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1632
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 1633
size of rdataVec is 0 
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
current clock cycle = 1633
STEP 1 -> 2450
[MultiChannelMemorySystem] currentClockCycle = 1633
current clock cycle = 1634
current clock cycle = 1634
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2451
[MultiChannelMemorySystem] currentClockCycle = 1634
current clock cycle = 1634
current clock cycle = 1634
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2452
[MultiChannelMemorySystem] currentClockCycle = 1634
current clock cycle = 1635
current clock cycle = 1635
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2453
[MultiChannelMemorySystem] currentClockCycle = 1635
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1635
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1636
current clock cycle = 1636
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2454
[MultiChannelMemorySystem] currentClockCycle = 1636
current clock cycle = 1636
current clock cycle = 1636
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2455
[MultiChannelMemorySystem] currentClockCycle = 1636
current clock cycle = 1637
current clock cycle = 1637
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2456
[MultiChannelMemorySystem] currentClockCycle = 1637
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1637
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1638
current clock cycle = 1638
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2457
[MultiChannelMemorySystem] currentClockCycle = 1638
current clock cycle = 1638
current clock cycle = 1638
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2458
[MultiChannelMemorySystem] currentClockCycle = 1638
current clock cycle = 1639
current clock cycle = 1639
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2459
[MultiChannelMemorySystem] currentClockCycle = 1639
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1639
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1640
current clock cycle = 1640
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2460
[MultiChannelMemorySystem] currentClockCycle = 1640
current clock cycle = 1640
current clock cycle = 1640
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2461
[MultiChannelMemorySystem] currentClockCycle = 1640
current clock cycle = 1641
current clock cycle = 1641
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2462
[MultiChannelMemorySystem] currentClockCycle = 1641
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1641
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1642
current clock cycle = 1642
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2463
[MultiChannelMemorySystem] currentClockCycle = 1642
current clock cycle = 1642
current clock cycle = 1642
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2464
[MultiChannelMemorySystem] currentClockCycle = 1642
current clock cycle = 1643
current clock cycle = 1643
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2465
[MultiChannelMemorySystem] currentClockCycle = 1643
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1643
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1644
current clock cycle = 1644
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2466
[MultiChannelMemorySystem] currentClockCycle = 1644
current clock cycle = 1644
current clock cycle = 1644
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2467
[MultiChannelMemorySystem] currentClockCycle = 1644
current clock cycle = 1645
current clock cycle = 1645
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2468
[MultiChannelMemorySystem] currentClockCycle = 1645
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1645
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1646
current clock cycle = 1646
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2469
[MultiChannelMemorySystem] currentClockCycle = 1646
current clock cycle = 1646
current clock cycle = 1646
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2470
[MultiChannelMemorySystem] currentClockCycle = 1646
current clock cycle = 1647
current clock cycle = 1647
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2471
[MultiChannelMemorySystem] currentClockCycle = 1647
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1647
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1648
current clock cycle = 1648
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2472
[MultiChannelMemorySystem] currentClockCycle = 1648
current clock cycle = 1648
current clock cycle = 1648
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2473
[MultiChannelMemorySystem] currentClockCycle = 1648
current clock cycle = 1649
current clock cycle = 1649
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2474
[MultiChannelMemorySystem] currentClockCycle = 1649
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1649
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1650
current clock cycle = 1650
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2475
[MultiChannelMemorySystem] currentClockCycle = 1650
current clock cycle = 1650
current clock cycle = 1650
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2476
[MultiChannelMemorySystem] currentClockCycle = 1650
current clock cycle = 1651
current clock cycle = 1651
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2477
[MultiChannelMemorySystem] currentClockCycle = 1651
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1651
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1652
current clock cycle = 1652
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2478
[MultiChannelMemorySystem] currentClockCycle = 1652
current clock cycle = 1652
current clock cycle = 1652
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2479
[MultiChannelMemorySystem] currentClockCycle = 1652
current clock cycle = 1653
current clock cycle = 1653
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2480
[MultiChannelMemorySystem] currentClockCycle = 1653
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1653
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1654
current clock cycle = 1654
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2481
[MultiChannelMemorySystem] currentClockCycle = 1654
current clock cycle = 1654
current clock cycle = 1654
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2482
[MultiChannelMemorySystem] currentClockCycle = 1654
current clock cycle = 1655
current clock cycle = 1655
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2483
[MultiChannelMemorySystem] currentClockCycle = 1655
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1655
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1656
current clock cycle = 1656
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2484
[MultiChannelMemorySystem] currentClockCycle = 1656
current clock cycle = 1656
current clock cycle = 1656
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2485
[MultiChannelMemorySystem] currentClockCycle = 1656
current clock cycle = 1657
current clock cycle = 1657
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2486
[MultiChannelMemorySystem] currentClockCycle = 1657
current clock cycle = 1658
current clock cycle = 1658
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2487
[MultiChannelMemorySystem] currentClockCycle = 1658
current clock cycle = 1658
current clock cycle = 1658
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2488
[MultiChannelMemorySystem] currentClockCycle = 1658
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1658
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1659
current clock cycle = 1659
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2489
[MultiChannelMemorySystem] currentClockCycle = 1659
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1659
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1660
current clock cycle = 1660
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2490
[MultiChannelMemorySystem] currentClockCycle = 1660
current clock cycle = 1660
current clock cycle = 1660
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2491
[MultiChannelMemorySystem] currentClockCycle = 1660
current clock cycle = 1661
current clock cycle = 1661
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2492
[MultiChannelMemorySystem] currentClockCycle = 1661
current clock cycle = 1662
current clock cycle = 1662
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2493
[MultiChannelMemorySystem] currentClockCycle = 1662
current clock cycle = 1662
current clock cycle = 1662
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2494
[MultiChannelMemorySystem] currentClockCycle = 1662
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1662
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1663
current clock cycle = 1663
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2495
[MultiChannelMemorySystem] currentClockCycle = 1663
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1663
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1664
current clock cycle = 1664
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2496
[MultiChannelMemorySystem] currentClockCycle = 1664
current clock cycle = 1664
current clock cycle = 1664
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2497
[MultiChannelMemorySystem] currentClockCycle = 1664
current clock cycle = 1665
current clock cycle = 1665
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2498
[MultiChannelMemorySystem] currentClockCycle = 1665
current clock cycle = 1666
current clock cycle = 1666
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2499
[MultiChannelMemorySystem] currentClockCycle = 1666
current clock cycle = 1666
current clock cycle = 1666
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2500
[MultiChannelMemorySystem] currentClockCycle = 1666
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1666
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1667
current clock cycle = 1667
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2501
[MultiChannelMemorySystem] currentClockCycle = 1667
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1667
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1668
current clock cycle = 1668
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2502
[MultiChannelMemorySystem] currentClockCycle = 1668
current clock cycle = 1668
current clock cycle = 1668
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2503
[MultiChannelMemorySystem] currentClockCycle = 1668
current clock cycle = 1669
current clock cycle = 1669
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2504
[MultiChannelMemorySystem] currentClockCycle = 1669
current clock cycle = 1670
current clock cycle = 1670
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2505
[MultiChannelMemorySystem] currentClockCycle = 1670
current clock cycle = 1670
current clock cycle = 1670
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2506
[MultiChannelMemorySystem] currentClockCycle = 1670
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1670
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1671
current clock cycle = 1671
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2507
[MultiChannelMemorySystem] currentClockCycle = 1671
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1671
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1672
current clock cycle = 1672
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2508
[MultiChannelMemorySystem] currentClockCycle = 1672
current clock cycle = 1672
current clock cycle = 1672
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2509
[MultiChannelMemorySystem] currentClockCycle = 1672
current clock cycle = 1673
current clock cycle = 1673
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2510
[MultiChannelMemorySystem] currentClockCycle = 1673
current clock cycle = 1674
current clock cycle = 1674
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2511
[MultiChannelMemorySystem] currentClockCycle = 1674
current clock cycle = 1674
current clock cycle = 1674
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2512
[MultiChannelMemorySystem] currentClockCycle = 1674
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1674
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1675
current clock cycle = 1675
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2513
[MultiChannelMemorySystem] currentClockCycle = 1675
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1675
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1676
current clock cycle = 1676
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2514
[MultiChannelMemorySystem] currentClockCycle = 1676
current clock cycle = 1676
current clock cycle = 1676
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2515
[MultiChannelMemorySystem] currentClockCycle = 1676
current clock cycle = 1677
current clock cycle = 1677
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2516
[MultiChannelMemorySystem] currentClockCycle = 1677
current clock cycle = 1678
current clock cycle = 1678
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2517
[MultiChannelMemorySystem] currentClockCycle = 1678
current clock cycle = 1678
current clock cycle = 1678
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2518
[MultiChannelMemorySystem] currentClockCycle = 1678
current clock cycle = 1679
current clock cycle = 1679
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2519
[MultiChannelMemorySystem] currentClockCycle = 1679
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1679
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 1680
size of rdataVec is 0 
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2520
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1679
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1680
[MultiChannelMemorySystem] currentClockCycle = 1680
current clock cycle = 1680
current clock cycle = 1680
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2521
[MultiChannelMemorySystem] currentClockCycle = 1680
current clock cycle = 1681
current clock cycle = 1681
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2522
[MultiChannelMemorySystem] currentClockCycle = 1681
current clock cycle = 1682
current clock cycle = 1682
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2523
[MultiChannelMemorySystem] currentClockCycle = 1682
current clock cycle = 1682
current clock cycle = 1682
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2524
[MultiChannelMemorySystem] currentClockCycle = 1682
current clock cycle = 1683
current clock cycle = 1683
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2525
[MultiChannelMemorySystem] currentClockCycle = 1683
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1683
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1683
starting getting tags 
current clock cycle = 1684
starting getting rdataVec from dataMap 
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2526
size of rdataVec is 0 
current clock cycle = 1684
[MultiChannelMemorySystem] currentClockCycle = 1684
current clock cycle = 1684
current clock cycle = 1684
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2527
[MultiChannelMemorySystem] currentClockCycle = 1684
current clock cycle = 1685
current clock cycle = 1685
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2528
[MultiChannelMemorySystem] currentClockCycle = 1685
current clock cycle = 1686
current clock cycle = 1686
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2529
[MultiChannelMemorySystem] currentClockCycle = 1686
current clock cycle = 1686
current clock cycle = 1686
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2530
[MultiChannelMemorySystem] currentClockCycle = 1686
current clock cycle = 1687
current clock cycle = 1687
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2531
[MultiChannelMemorySystem] currentClockCycle = 1687
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1687
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1687
starting getting tags 
current clock cycle = 1688
starting getting rdataVec from dataMap 
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2532
size of rdataVec is 0 
current clock cycle = 1688
[MultiChannelMemorySystem] currentClockCycle = 1688
current clock cycle = 1688
current clock cycle = 1688
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2533
[MultiChannelMemorySystem] currentClockCycle = 1688
current clock cycle = 1689
current clock cycle = 1689
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2534
[MultiChannelMemorySystem] currentClockCycle = 1689
current clock cycle = 1690
current clock cycle = 1690
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2535
[MultiChannelMemorySystem] currentClockCycle = 1690
current clock cycle = 1690
current clock cycle = 1690
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2536
[MultiChannelMemorySystem] currentClockCycle = 1690
current clock cycle = 1691
current clock cycle = 1691
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2537
[MultiChannelMemorySystem] currentClockCycle = 1691
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1691
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1691
starting getting tags 
current clock cycle = 1692
starting getting rdataVec from dataMap 
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
size of rdataVec is 0 
STEP 1 -> 2538
current clock cycle = 1692
[MultiChannelMemorySystem] currentClockCycle = 1692
current clock cycle = 1692
current clock cycle = 1692
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2539
[MultiChannelMemorySystem] currentClockCycle = 1692
current clock cycle = 1693
current clock cycle = 1693
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2540
[MultiChannelMemorySystem] currentClockCycle = 1693
current clock cycle = 1694
current clock cycle = 1694
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2541
[MultiChannelMemorySystem] currentClockCycle = 1694
current clock cycle = 1694
current clock cycle = 1694
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2542
[MultiChannelMemorySystem] currentClockCycle = 1694
current clock cycle = 1695
current clock cycle = 1695
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2543
[MultiChannelMemorySystem] currentClockCycle = 1695
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1695
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1696
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1695
starting getting tags 
starting getting rdataVec from dataMap 
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2544
size of rdataVec is 0 
current clock cycle = 1696
[MultiChannelMemorySystem] currentClockCycle = 1696
current clock cycle = 1696
current clock cycle = 1696
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2545
[MultiChannelMemorySystem] currentClockCycle = 1696
current clock cycle = 1697
current clock cycle = 1697
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2546
[MultiChannelMemorySystem] currentClockCycle = 1697
current clock cycle = 1698
current clock cycle = 1698
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2547
[MultiChannelMemorySystem] currentClockCycle = 1698
current clock cycle = 1698
current clock cycle = 1698
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2548
[MultiChannelMemorySystem] currentClockCycle = 1698
current clock cycle = 1699
current clock cycle = 1699
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2549
[MultiChannelMemorySystem] currentClockCycle = 1699
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1699
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1700
current clock cycle = 1700
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2550
[MultiChannelMemorySystem] currentClockCycle = 1700
current clock cycle = 1700
current clock cycle = 1700
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2551
[MultiChannelMemorySystem] currentClockCycle = 1700
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1701
current clock cycle = 1701
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2552
[MultiChannelMemorySystem] currentClockCycle = 1701
current clock cycle = 1702
current clock cycle = 1702
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2553
[MultiChannelMemorySystem] currentClockCycle = 1702
current clock cycle = 1702
current clock cycle = 1702
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2554
[MultiChannelMemorySystem] currentClockCycle = 1702
current clock cycle = 1703
current clock cycle = 1703
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2555
[MultiChannelMemorySystem] currentClockCycle = 1703
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1703
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1704
current clock cycle = 1704
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2556
[MultiChannelMemorySystem] currentClockCycle = 1704
current clock cycle = 1704
current clock cycle = 1704
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2557
[MultiChannelMemorySystem] currentClockCycle = 1704
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1705
current clock cycle = 1705
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2558
[MultiChannelMemorySystem] currentClockCycle = 1705
current clock cycle = 1706
current clock cycle = 1706
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2559
[MultiChannelMemorySystem] currentClockCycle = 1706
current clock cycle = 1706
current clock cycle = 1706
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2560
[MultiChannelMemorySystem] currentClockCycle = 1706
current clock cycle = 1707
current clock cycle = 1707
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2561
[MultiChannelMemorySystem] currentClockCycle = 1707
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1707
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1708
current clock cycle = 1708
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2562
[MultiChannelMemorySystem] currentClockCycle = 1708
current clock cycle = 1708
current clock cycle = 1708
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2563
[MultiChannelMemorySystem] currentClockCycle = 1708
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1709
current clock cycle = 1709
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2564
[MultiChannelMemorySystem] currentClockCycle = 1709
current clock cycle = 1710
current clock cycle = 1710
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2565
[MultiChannelMemorySystem] currentClockCycle = 1710
current clock cycle = 1710
current clock cycle = 1710
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2566
[MultiChannelMemorySystem] currentClockCycle = 1710
current clock cycle = 1711
current clock cycle = 1711
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2567
[MultiChannelMemorySystem] currentClockCycle = 1711
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1711
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1712
current clock cycle = 1712
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2568
[MultiChannelMemorySystem] currentClockCycle = 1712
current clock cycle = 1712
current clock cycle = 1712
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2569
[MultiChannelMemorySystem] currentClockCycle = 1712
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1713
current clock cycle = 1713
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2570
[MultiChannelMemorySystem] currentClockCycle = 1713
current clock cycle = 1714
current clock cycle = 1714
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2571
[MultiChannelMemorySystem] currentClockCycle = 1714
current clock cycle = 1714
current clock cycle = 1714
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2572
[MultiChannelMemorySystem] currentClockCycle = 1714
current clock cycle = 1715
current clock cycle = 1715
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2573
[MultiChannelMemorySystem] currentClockCycle = 1715
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1715
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1716
current clock cycle = 1716
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2574
[MultiChannelMemorySystem] currentClockCycle = 1716
current clock cycle = 1716
current clock cycle = 1716
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2575
[MultiChannelMemorySystem] currentClockCycle = 1716
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1717
current clock cycle = 1717
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2576
[MultiChannelMemorySystem] currentClockCycle = 1717
current clock cycle = 1718
current clock cycle = 1718
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2577
[MultiChannelMemorySystem] currentClockCycle = 1718
current clock cycle = 1718
current clock cycle = 1718
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2578
[MultiChannelMemorySystem] currentClockCycle = 1718
current clock cycle = 1719
current clock cycle = 1719
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2579
[MultiChannelMemorySystem] currentClockCycle = 1719
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1719
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1720
current clock cycle = 1720
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2580
[MultiChannelMemorySystem] currentClockCycle = 1720
current clock cycle = 1720
current clock cycle = 1720
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2581
[MultiChannelMemorySystem] currentClockCycle = 1720
current clock cycle = 1721
current clock cycle = 1721
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2582
[MultiChannelMemorySystem] currentClockCycle = 1721
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1721
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1722
current clock cycle = 1722
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2583
[MultiChannelMemorySystem] currentClockCycle = 1722
current clock cycle = 1722
current clock cycle = 1722
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2584
[MultiChannelMemorySystem] currentClockCycle = 1722
current clock cycle = 1723
current clock cycle = 1723
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2585
[MultiChannelMemorySystem] currentClockCycle = 1723
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1723
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1724
current clock cycle = 1724
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2586
[MultiChannelMemorySystem] currentClockCycle = 1724
current clock cycle = 1724
current clock cycle = 1724
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2587
[MultiChannelMemorySystem] currentClockCycle = 1724
current clock cycle = 1725
current clock cycle = 1725
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2588
[MultiChannelMemorySystem] currentClockCycle = 1725
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1725
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1726
current clock cycle = 1726
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2589
[MultiChannelMemorySystem] currentClockCycle = 1726
current clock cycle = 1726
current clock cycle = 1726
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2590
[MultiChannelMemorySystem] currentClockCycle = 1726
current clock cycle = 1727
current clock cycle = 1727
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2591
[MultiChannelMemorySystem] currentClockCycle = 1727
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1727
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1728
current clock cycle = 1728
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2592
[MultiChannelMemorySystem] currentClockCycle = 1728
current clock cycle = 1728
current clock cycle = 1728
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2593
[MultiChannelMemorySystem] currentClockCycle = 1728
current clock cycle = 1729
current clock cycle = 1729
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2594
[MultiChannelMemorySystem] currentClockCycle = 1729
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1729
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1730
current clock cycle = 1730
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2595
[MultiChannelMemorySystem] currentClockCycle = 1730
current clock cycle = 1730
current clock cycle = 1730
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2596
[MultiChannelMemorySystem] currentClockCycle = 1730
current clock cycle = 1731
current clock cycle = 1731
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2597
[MultiChannelMemorySystem] currentClockCycle = 1731
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1731
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1732
current clock cycle = 1732
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2598
[MultiChannelMemorySystem] currentClockCycle = 1732
current clock cycle = 1732
current clock cycle = 1732
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2599
[MultiChannelMemorySystem] currentClockCycle = 1732
current clock cycle = 1733
current clock cycle = 1733
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2600
[MultiChannelMemorySystem] currentClockCycle = 1733
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1733
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1734
current clock cycle = 1734
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2601
[MultiChannelMemorySystem] currentClockCycle = 1734
current clock cycle = 1734
current clock cycle = 1734
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2602
[MultiChannelMemorySystem] currentClockCycle = 1734
current clock cycle = 1735
current clock cycle = 1735
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2603
[MultiChannelMemorySystem] currentClockCycle = 1735
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1735
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 1736
size of rdataVec is 0 
current clock cycle = 1736
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2604
[MultiChannelMemorySystem] currentClockCycle = 1736
current clock cycle = 1736
current clock cycle = 1736
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2605
[MultiChannelMemorySystem] currentClockCycle = 1736
current clock cycle = 1737
current clock cycle = 1737
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2606
[MultiChannelMemorySystem] currentClockCycle = 1737
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1737
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1738
current clock cycle = 1738
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2607
[MultiChannelMemorySystem] currentClockCycle = 1738
current clock cycle = 1738
current clock cycle = 1738
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2608
[MultiChannelMemorySystem] currentClockCycle = 1738
current clock cycle = 1739
current clock cycle = 1739
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2609
[MultiChannelMemorySystem] currentClockCycle = 1739
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1739
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1740
current clock cycle = 1740
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2610
[MultiChannelMemorySystem] currentClockCycle = 1740
current clock cycle = 1740
current clock cycle = 1740
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2611
[MultiChannelMemorySystem] currentClockCycle = 1740
current clock cycle = 1741
current clock cycle = 1741
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2612
[MultiChannelMemorySystem] currentClockCycle = 1741
current clock cycle = 1742
current clock cycle = 1742
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2613
[MultiChannelMemorySystem] currentClockCycle = 1742
current clock cycle = 1742
current clock cycle = 1742
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2614
[MultiChannelMemorySystem] currentClockCycle = 1742
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1742
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1743
current clock cycle = 1743
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2615
[MultiChannelMemorySystem] currentClockCycle = 1743
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1743
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1744
current clock cycle = 1744
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2616
[MultiChannelMemorySystem] currentClockCycle = 1744
current clock cycle = 1744
current clock cycle = 1744
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2617
[MultiChannelMemorySystem] currentClockCycle = 1744
current clock cycle = 1745
current clock cycle = 1745
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2618
[MultiChannelMemorySystem] currentClockCycle = 1745
current clock cycle = 1746
current clock cycle = 1746
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2619
[MultiChannelMemorySystem] currentClockCycle = 1746
current clock cycle = 1746
current clock cycle = 1746
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2620
[MultiChannelMemorySystem] currentClockCycle = 1746
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1746
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1747
current clock cycle = 1747
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2621
[MultiChannelMemorySystem] currentClockCycle = 1747
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1747
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1748
current clock cycle = 1748
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2622
[MultiChannelMemorySystem] currentClockCycle = 1748
current clock cycle = 1748
current clock cycle = 1748
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2623
[MultiChannelMemorySystem] currentClockCycle = 1748
current clock cycle = 1749
current clock cycle = 1749
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2624
[MultiChannelMemorySystem] currentClockCycle = 1749
current clock cycle = 1750
current clock cycle = 1750
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2625
[MultiChannelMemorySystem] currentClockCycle = 1750
current clock cycle = 1750
current clock cycle = 1750
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2626
[MultiChannelMemorySystem] currentClockCycle = 1750
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1750
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1751
current clock cycle = 1751
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2627
[MultiChannelMemorySystem] currentClockCycle = 1751
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1751
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1752
current clock cycle = 1752
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2628
[MultiChannelMemorySystem] currentClockCycle = 1752
current clock cycle = 1752
current clock cycle = 1752
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2629
[MultiChannelMemorySystem] currentClockCycle = 1752
current clock cycle = 1753
current clock cycle = 1753
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2630
[MultiChannelMemorySystem] currentClockCycle = 1753
current clock cycle = 1754
current clock cycle = 1754
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2631
[MultiChannelMemorySystem] currentClockCycle = 1754
current clock cycle = 1754
current clock cycle = 1754
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2632
[MultiChannelMemorySystem] currentClockCycle = 1754
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1754
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1755
current clock cycle = 1755
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2633
[MultiChannelMemorySystem] currentClockCycle = 1755
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1755
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1756
current clock cycle = 1756
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2634
[MultiChannelMemorySystem] currentClockCycle = 1756
current clock cycle = 1756
current clock cycle = 1756
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2635
[MultiChannelMemorySystem] currentClockCycle = 1756
current clock cycle = 1757
current clock cycle = 1757
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2636
[MultiChannelMemorySystem] currentClockCycle = 1757
current clock cycle = 1758
current clock cycle = 1758
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2637
[MultiChannelMemorySystem] currentClockCycle = 1758
current clock cycle = 1758
current clock cycle = 1758
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2638
[MultiChannelMemorySystem] currentClockCycle = 1758
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1758
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1759
current clock cycle = 1759
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2639
[MultiChannelMemorySystem] currentClockCycle = 1759
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1759
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1760
current clock cycle = 1760
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2640
[MultiChannelMemorySystem] currentClockCycle = 1760
current clock cycle = 1760
current clock cycle = 1760
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2641
[MultiChannelMemorySystem] currentClockCycle = 1760
current clock cycle = 1761
current clock cycle = 1761
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2642
[MultiChannelMemorySystem] currentClockCycle = 1761
current clock cycle = 1762
current clock cycle = 1762
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2643
[MultiChannelMemorySystem] currentClockCycle = 1762
current clock cycle = 1762
current clock cycle = 1762
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2644
[MultiChannelMemorySystem] currentClockCycle = 1762
current clock cycle = 1763
current clock cycle = 1763
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2645
[MultiChannelMemorySystem] currentClockCycle = 1763
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1763
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1763
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1764
current clock cycle = 1764
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2646
[MultiChannelMemorySystem] currentClockCycle = 1764
current clock cycle = 1764
current clock cycle = 1764
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2647
[MultiChannelMemorySystem] currentClockCycle = 1764
current clock cycle = 1765
current clock cycle = 1765
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2648
[MultiChannelMemorySystem] currentClockCycle = 1765
current clock cycle = 1766
current clock cycle = 1766
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2649
[MultiChannelMemorySystem] currentClockCycle = 1766
current clock cycle = 1766
current clock cycle = 1766
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2650
[MultiChannelMemorySystem] currentClockCycle = 1766
current clock cycle = 1767
current clock cycle = 1767
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2651
[MultiChannelMemorySystem] currentClockCycle = 1767
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1767
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1768
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2652
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1767
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1768
[MultiChannelMemorySystem] currentClockCycle = 1768
current clock cycle = 1768
current clock cycle = 1768
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2653
[MultiChannelMemorySystem] currentClockCycle = 1768
current clock cycle = 1769
current clock cycle = 1769
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2654
[MultiChannelMemorySystem] currentClockCycle = 1769
current clock cycle = 1770
current clock cycle = 1770
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2655
[MultiChannelMemorySystem] currentClockCycle = 1770
current clock cycle = 1770
current clock cycle = 1770
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2656
[MultiChannelMemorySystem] currentClockCycle = 1770
current clock cycle = 1771
current clock cycle = 1771
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2657
[MultiChannelMemorySystem] currentClockCycle = 1771
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1771
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1771
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1772
current clock cycle = 1772
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2658
[MultiChannelMemorySystem] currentClockCycle = 1772
current clock cycle = 1772
current clock cycle = 1772
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2659
[MultiChannelMemorySystem] currentClockCycle = 1772
current clock cycle = 1773
current clock cycle = 1773
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2660
[MultiChannelMemorySystem] currentClockCycle = 1773
current clock cycle = 1774
current clock cycle = 1774
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2661
[MultiChannelMemorySystem] currentClockCycle = 1774
current clock cycle = 1774
current clock cycle = 1774
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2662
[MultiChannelMemorySystem] currentClockCycle = 1774
current clock cycle = 1775
current clock cycle = 1775
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2663
[MultiChannelMemorySystem] currentClockCycle = 1775
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1775
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1775
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1776
current clock cycle = 1776
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2664
[MultiChannelMemorySystem] currentClockCycle = 1776
current clock cycle = 1776
current clock cycle = 1776
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2665
[MultiChannelMemorySystem] currentClockCycle = 1776
current clock cycle = 1777
current clock cycle = 1777
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2666
[MultiChannelMemorySystem] currentClockCycle = 1777
current clock cycle = 1778
current clock cycle = 1778
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2667
[MultiChannelMemorySystem] currentClockCycle = 1778
current clock cycle = 1778
current clock cycle = 1778
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2668
[MultiChannelMemorySystem] currentClockCycle = 1778
current clock cycle = 1779
current clock cycle = 1779
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2669
[MultiChannelMemorySystem] currentClockCycle = 1779
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1779
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1779
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1780
current clock cycle = 1780
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2670
[MultiChannelMemorySystem] currentClockCycle = 1780
current clock cycle = 1780
current clock cycle = 1780
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2671
[MultiChannelMemorySystem] currentClockCycle = 1780
current clock cycle = 1781
current clock cycle = 1781
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2672
[MultiChannelMemorySystem] currentClockCycle = 1781
current clock cycle = 1782
current clock cycle = 1782
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2673
[MultiChannelMemorySystem] currentClockCycle = 1782
current clock cycle = 1782
current clock cycle = 1782
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2674
[MultiChannelMemorySystem] currentClockCycle = 1782
current clock cycle = 1783
current clock cycle = 1783
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2675
[MultiChannelMemorySystem] currentClockCycle = 1783
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1783
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1784
current clock cycle = 1784
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2676
[MultiChannelMemorySystem] currentClockCycle = 1784
current clock cycle = 1784
current clock cycle = 1784
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2677
[MultiChannelMemorySystem] currentClockCycle = 1784
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1785
current clock cycle = 1785
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2678
[MultiChannelMemorySystem] currentClockCycle = 1785
current clock cycle = 1786
current clock cycle = 1786
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2679
[MultiChannelMemorySystem] currentClockCycle = 1786
current clock cycle = 1786
current clock cycle = 1786
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2680
[MultiChannelMemorySystem] currentClockCycle = 1786
current clock cycle = 1787
current clock cycle = 1787
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2681
[MultiChannelMemorySystem] currentClockCycle = 1787
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1787
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1788
current clock cycle = 1788
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2682
[MultiChannelMemorySystem] currentClockCycle = 1788
current clock cycle = 1788
current clock cycle = 1788
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2683
[MultiChannelMemorySystem] currentClockCycle = 1788
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1789
current clock cycle = 1789
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2684
[MultiChannelMemorySystem] currentClockCycle = 1789
current clock cycle = 1790
current clock cycle = 1790
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2685
[MultiChannelMemorySystem] currentClockCycle = 1790
current clock cycle = 1790
current clock cycle = 1790
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2686
[MultiChannelMemorySystem] currentClockCycle = 1790
current clock cycle = 1791
current clock cycle = 1791
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2687
[MultiChannelMemorySystem] currentClockCycle = 1791
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1791
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1792
current clock cycle = 1792
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2688
[MultiChannelMemorySystem] currentClockCycle = 1792
current clock cycle = 1792
current clock cycle = 1792
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2689
[MultiChannelMemorySystem] currentClockCycle = 1792
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1793
current clock cycle = 1793
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2690
[MultiChannelMemorySystem] currentClockCycle = 1793
current clock cycle = 1794
current clock cycle = 1794
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2691
[MultiChannelMemorySystem] currentClockCycle = 1794
current clock cycle = 1794
current clock cycle = 1794
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2692
[MultiChannelMemorySystem] currentClockCycle = 1794
current clock cycle = 1795
current clock cycle = 1795
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2693
[MultiChannelMemorySystem] currentClockCycle = 1795
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1795
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1796
current clock cycle = 1796
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2694
[MultiChannelMemorySystem] currentClockCycle = 1796
current clock cycle = 1796
current clock cycle = 1796
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2695
[MultiChannelMemorySystem] currentClockCycle = 1796
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1797
current clock cycle = 1797
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2696
[MultiChannelMemorySystem] currentClockCycle = 1797
current clock cycle = 1798
current clock cycle = 1798
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2697
[MultiChannelMemorySystem] currentClockCycle = 1798
current clock cycle = 1798
current clock cycle = 1798
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2698
[MultiChannelMemorySystem] currentClockCycle = 1798
current clock cycle = 1799
current clock cycle = 1799
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2699
[MultiChannelMemorySystem] currentClockCycle = 1799
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1799
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1800
current clock cycle = 1800
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2700
[MultiChannelMemorySystem] currentClockCycle = 1800
current clock cycle = 1800
current clock cycle = 1800
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2701
[MultiChannelMemorySystem] currentClockCycle = 1800
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1801
current clock cycle = 1801
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2702
[MultiChannelMemorySystem] currentClockCycle = 1801
current clock cycle = 1802
current clock cycle = 1802
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2703
[MultiChannelMemorySystem] currentClockCycle = 1802
current clock cycle = 1802
current clock cycle = 1802
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2704
[MultiChannelMemorySystem] currentClockCycle = 1802
current clock cycle = 1803
current clock cycle = 1803
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2705
[MultiChannelMemorySystem] currentClockCycle = 1803
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1803
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1804
current clock cycle = 1804
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2706
[MultiChannelMemorySystem] currentClockCycle = 1804
current clock cycle = 1804
current clock cycle = 1804
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2707
[MultiChannelMemorySystem] currentClockCycle = 1804
current clock cycle = 1805
current clock cycle = 1805
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2708
[MultiChannelMemorySystem] currentClockCycle = 1805
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1805
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1806
current clock cycle = 1806
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2709
[MultiChannelMemorySystem] currentClockCycle = 1806
current clock cycle = 1806
current clock cycle = 1806
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2710
[MultiChannelMemorySystem] currentClockCycle = 1806
current clock cycle = 1807
current clock cycle = 1807
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2711
[MultiChannelMemorySystem] currentClockCycle = 1807
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1807
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1808
current clock cycle = 1808
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2712
[MultiChannelMemorySystem] currentClockCycle = 1808
current clock cycle = 1808
current clock cycle = 1808
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2713
[MultiChannelMemorySystem] currentClockCycle = 1808
current clock cycle = 1809
current clock cycle = 1809
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2714
[MultiChannelMemorySystem] currentClockCycle = 1809
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1809
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1810
current clock cycle = 1810
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2715
[MultiChannelMemorySystem] currentClockCycle = 1810
current clock cycle = 1810
current clock cycle = 1810
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2716
[MultiChannelMemorySystem] currentClockCycle = 1810
current clock cycle = 1811
current clock cycle = 1811
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2717
[MultiChannelMemorySystem] currentClockCycle = 1811
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1811
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1812
current clock cycle = 1812
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2718
[MultiChannelMemorySystem] currentClockCycle = 1812
current clock cycle = 1812
current clock cycle = 1812
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2719
[MultiChannelMemorySystem] currentClockCycle = 1812
current clock cycle = 1813
current clock cycle = 1813
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2720
[MultiChannelMemorySystem] currentClockCycle = 1813
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1813
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1814
current clock cycle = 1814
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2721
[MultiChannelMemorySystem] currentClockCycle = 1814
current clock cycle = 1814
current clock cycle = 1814
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2722
[MultiChannelMemorySystem] currentClockCycle = 1814
current clock cycle = 1815
current clock cycle = 1815
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2723
[MultiChannelMemorySystem] currentClockCycle = 1815
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1815
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1816
current clock cycle = 1816
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2724
[MultiChannelMemorySystem] currentClockCycle = 1816
current clock cycle = 1816
current clock cycle = 1816
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2725
[MultiChannelMemorySystem] currentClockCycle = 1816
current clock cycle = 1817
current clock cycle = 1817
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2726
[MultiChannelMemorySystem] currentClockCycle = 1817
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1817
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1818
current clock cycle = 1818
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2727
[MultiChannelMemorySystem] currentClockCycle = 1818
current clock cycle = 1818
current clock cycle = 1818
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2728
[MultiChannelMemorySystem] currentClockCycle = 1818
current clock cycle = 1819
current clock cycle = 1819
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2729
[MultiChannelMemorySystem] currentClockCycle = 1819
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1819
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1820
current clock cycle = 1820
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2730
[MultiChannelMemorySystem] currentClockCycle = 1820
current clock cycle = 1820
current clock cycle = 1820
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2731
[MultiChannelMemorySystem] currentClockCycle = 1820
current clock cycle = 1821
current clock cycle = 1821
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2732
[MultiChannelMemorySystem] currentClockCycle = 1821
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1821
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1822
current clock cycle = 1822
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2733
[MultiChannelMemorySystem] currentClockCycle = 1822
current clock cycle = 1822
current clock cycle = 1822
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2734
[MultiChannelMemorySystem] currentClockCycle = 1822
current clock cycle = 1823
current clock cycle = 1823
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2735
[MultiChannelMemorySystem] currentClockCycle = 1823
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1823
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1824
current clock cycle = 1824
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2736
[MultiChannelMemorySystem] currentClockCycle = 1824
current clock cycle = 1824
current clock cycle = 1824
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2737
[MultiChannelMemorySystem] currentClockCycle = 1824
current clock cycle = 1825
current clock cycle = 1825
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2738
[MultiChannelMemorySystem] currentClockCycle = 1825
current clock cycle = 1826
current clock cycle = 1826
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2739
[MultiChannelMemorySystem] currentClockCycle = 1826
current clock cycle = 1826
current clock cycle = 1826
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2740
[MultiChannelMemorySystem] currentClockCycle = 1826
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1826
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1827
current clock cycle = 1827
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2741
[MultiChannelMemorySystem] currentClockCycle = 1827
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1827
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1828
current clock cycle = 1828
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2742
[MultiChannelMemorySystem] currentClockCycle = 1828
current clock cycle = 1828
current clock cycle = 1828
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2743
[MultiChannelMemorySystem] currentClockCycle = 1828
current clock cycle = 1829
current clock cycle = 1829
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2744
[MultiChannelMemorySystem] currentClockCycle = 1829
current clock cycle = 1830
current clock cycle = 1830
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2745
[MultiChannelMemorySystem] currentClockCycle = 1830
current clock cycle = 1830
current clock cycle = 1830
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2746
[MultiChannelMemorySystem] currentClockCycle = 1830
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1830
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1831
current clock cycle = 1831
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2747
[MultiChannelMemorySystem] currentClockCycle = 1831
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1831
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1832
current clock cycle = 1832
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2748
[MultiChannelMemorySystem] currentClockCycle = 1832
current clock cycle = 1832
current clock cycle = 1832
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2749
[MultiChannelMemorySystem] currentClockCycle = 1832
current clock cycle = 1833
current clock cycle = 1833
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2750
[MultiChannelMemorySystem] currentClockCycle = 1833
current clock cycle = 1834
current clock cycle = 1834
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2751
[MultiChannelMemorySystem] currentClockCycle = 1834
current clock cycle = 1834
current clock cycle = 1834
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2752
[MultiChannelMemorySystem] currentClockCycle = 1834
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1834
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1835
current clock cycle = 1835
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2753
[MultiChannelMemorySystem] currentClockCycle = 1835
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1835
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1836
current clock cycle = 1836
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2754
[MultiChannelMemorySystem] currentClockCycle = 1836
current clock cycle = 1836
current clock cycle = 1836
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2755
[MultiChannelMemorySystem] currentClockCycle = 1836
current clock cycle = 1837
current clock cycle = 1837
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2756
[MultiChannelMemorySystem] currentClockCycle = 1837
current clock cycle = 1838
current clock cycle = 1838
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2757
[MultiChannelMemorySystem] currentClockCycle = 1838
current clock cycle = 1838
current clock cycle = 1838
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2758
[MultiChannelMemorySystem] currentClockCycle = 1838
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1838
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1839
current clock cycle = 1839
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2759
[MultiChannelMemorySystem] currentClockCycle = 1839
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1839
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1840
current clock cycle = 1840
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2760
[MultiChannelMemorySystem] currentClockCycle = 1840
current clock cycle = 1840
current clock cycle = 1840
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2761
[MultiChannelMemorySystem] currentClockCycle = 1840
current clock cycle = 1841
current clock cycle = 1841
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2762
[MultiChannelMemorySystem] currentClockCycle = 1841
current clock cycle = 1842
current clock cycle = 1842
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2763
[MultiChannelMemorySystem] currentClockCycle = 1842
current clock cycle = 1842
current clock cycle = 1842
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2764
[MultiChannelMemorySystem] currentClockCycle = 1842
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1842
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1843
current clock cycle = 1843
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2765
[MultiChannelMemorySystem] currentClockCycle = 1843
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1843
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1844
current clock cycle = 1844
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2766
[MultiChannelMemorySystem] currentClockCycle = 1844
current clock cycle = 1844
current clock cycle = 1844
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2767
[MultiChannelMemorySystem] currentClockCycle = 1844
current clock cycle = 1845
current clock cycle = 1845
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2768
[MultiChannelMemorySystem] currentClockCycle = 1845
current clock cycle = 1846
current clock cycle = 1846
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2769
[MultiChannelMemorySystem] currentClockCycle = 1846
current clock cycle = 1846
current clock cycle = 1846
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2770
[MultiChannelMemorySystem] currentClockCycle = 1846
current clock cycle = 1847
current clock cycle = 1847
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2771
[MultiChannelMemorySystem] currentClockCycle = 1847
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1847
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 1848
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2772
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1847
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1848
[MultiChannelMemorySystem] currentClockCycle = 1848
current clock cycle = 1848
current clock cycle = 1848
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2773
[MultiChannelMemorySystem] currentClockCycle = 1848
current clock cycle = 1849
current clock cycle = 1849
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2774
[MultiChannelMemorySystem] currentClockCycle = 1849
current clock cycle = 1850
current clock cycle = 1850
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2775
[MultiChannelMemorySystem] currentClockCycle = 1850
current clock cycle = 1850
current clock cycle = 1850
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2776
[MultiChannelMemorySystem] currentClockCycle = 1850
current clock cycle = 1851
current clock cycle = 1851
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2777
[MultiChannelMemorySystem] currentClockCycle = 1851
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1851
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1851
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1852
current clock cycle = 1852
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2778
[MultiChannelMemorySystem] currentClockCycle = 1852
current clock cycle = 1852
current clock cycle = 1852
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2779
[MultiChannelMemorySystem] currentClockCycle = 1852
current clock cycle = 1853
current clock cycle = 1853
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2780
[MultiChannelMemorySystem] currentClockCycle = 1853
current clock cycle = 1854
current clock cycle = 1854
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2781
[MultiChannelMemorySystem] currentClockCycle = 1854
current clock cycle = 1854
current clock cycle = 1854
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2782
[MultiChannelMemorySystem] currentClockCycle = 1854
current clock cycle = 1855
current clock cycle = 1855
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2783
[MultiChannelMemorySystem] currentClockCycle = 1855
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1855
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1855
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1856
current clock cycle = 1856
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2784
[MultiChannelMemorySystem] currentClockCycle = 1856
current clock cycle = 1856
current clock cycle = 1856
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2785
[MultiChannelMemorySystem] currentClockCycle = 1856
current clock cycle = 1857
current clock cycle = 1857
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2786
[MultiChannelMemorySystem] currentClockCycle = 1857
current clock cycle = 1858
current clock cycle = 1858
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2787
[MultiChannelMemorySystem] currentClockCycle = 1858
current clock cycle = 1858
current clock cycle = 1858
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2788
[MultiChannelMemorySystem] currentClockCycle = 1858
current clock cycle = 1859
current clock cycle = 1859
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2789
[MultiChannelMemorySystem] currentClockCycle = 1859
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1859
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1859
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1860
current clock cycle = 1860
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2790
[MultiChannelMemorySystem] currentClockCycle = 1860
current clock cycle = 1860
current clock cycle = 1860
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2791
[MultiChannelMemorySystem] currentClockCycle = 1860
current clock cycle = 1861
current clock cycle = 1861
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2792
[MultiChannelMemorySystem] currentClockCycle = 1861
current clock cycle = 1862
current clock cycle = 1862
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2793
[MultiChannelMemorySystem] currentClockCycle = 1862
current clock cycle = 1862
current clock cycle = 1862
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2794
[MultiChannelMemorySystem] currentClockCycle = 1862
current clock cycle = 1863
current clock cycle = 1863
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2795
[MultiChannelMemorySystem] currentClockCycle = 1863
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1863
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1863
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1864
current clock cycle = 1864
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2796
[MultiChannelMemorySystem] currentClockCycle = 1864
current clock cycle = 1864
current clock cycle = 1864
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2797
[MultiChannelMemorySystem] currentClockCycle = 1864
current clock cycle = 1865
current clock cycle = 1865
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2798
[MultiChannelMemorySystem] currentClockCycle = 1865
current clock cycle = 1866
current clock cycle = 1866
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2799
[MultiChannelMemorySystem] currentClockCycle = 1866
current clock cycle = 1866
current clock cycle = 1866
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2800
[MultiChannelMemorySystem] currentClockCycle = 1866
current clock cycle = 1867
current clock cycle = 1867
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2801
[MultiChannelMemorySystem] currentClockCycle = 1867
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1867
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1868
current clock cycle = 1868
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2802
[MultiChannelMemorySystem] currentClockCycle = 1868
current clock cycle = 1868
current clock cycle = 1868
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2803
[MultiChannelMemorySystem] currentClockCycle = 1868
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1869
current clock cycle = 1869
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2804
[MultiChannelMemorySystem] currentClockCycle = 1869
current clock cycle = 1870
current clock cycle = 1870
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2805
[MultiChannelMemorySystem] currentClockCycle = 1870
current clock cycle = 1870
current clock cycle = 1870
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2806
[MultiChannelMemorySystem] currentClockCycle = 1870
current clock cycle = 1871
current clock cycle = 1871
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2807
[MultiChannelMemorySystem] currentClockCycle = 1871
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1871
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1872
current clock cycle = 1872
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2808
[MultiChannelMemorySystem] currentClockCycle = 1872
current clock cycle = 1872
current clock cycle = 1872
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2809
[MultiChannelMemorySystem] currentClockCycle = 1872
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1873
current clock cycle = 1873
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2810
[MultiChannelMemorySystem] currentClockCycle = 1873
current clock cycle = 1874
current clock cycle = 1874
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2811
[MultiChannelMemorySystem] currentClockCycle = 1874
current clock cycle = 1874
current clock cycle = 1874
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2812
[MultiChannelMemorySystem] currentClockCycle = 1874
current clock cycle = 1875
current clock cycle = 1875
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2813
[MultiChannelMemorySystem] currentClockCycle = 1875
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1875
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1876
current clock cycle = 1876
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2814
[MultiChannelMemorySystem] currentClockCycle = 1876
current clock cycle = 1876
current clock cycle = 1876
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2815
[MultiChannelMemorySystem] currentClockCycle = 1876
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1877
current clock cycle = 1877
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2816
[MultiChannelMemorySystem] currentClockCycle = 1877
current clock cycle = 1878
current clock cycle = 1878
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2817
[MultiChannelMemorySystem] currentClockCycle = 1878
current clock cycle = 1878
current clock cycle = 1878
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2818
[MultiChannelMemorySystem] currentClockCycle = 1878
current clock cycle = 1879
current clock cycle = 1879
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2819
[MultiChannelMemorySystem] currentClockCycle = 1879
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1879
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1880
current clock cycle = 1880
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2820
[MultiChannelMemorySystem] currentClockCycle = 1880
current clock cycle = 1880
current clock cycle = 1880
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2821
[MultiChannelMemorySystem] currentClockCycle = 1880
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1881
current clock cycle = 1881
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2822
[MultiChannelMemorySystem] currentClockCycle = 1881
current clock cycle = 1882
current clock cycle = 1882
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2823
[MultiChannelMemorySystem] currentClockCycle = 1882
current clock cycle = 1882
current clock cycle = 1882
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2824
[MultiChannelMemorySystem] currentClockCycle = 1882
current clock cycle = 1883
current clock cycle = 1883
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2825
[MultiChannelMemorySystem] currentClockCycle = 1883
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1883
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1884
current clock cycle = 1884
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2826
[MultiChannelMemorySystem] currentClockCycle = 1884
current clock cycle = 1884
current clock cycle = 1884
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2827
[MultiChannelMemorySystem] currentClockCycle = 1884
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1885
current clock cycle = 1885
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2828
[MultiChannelMemorySystem] currentClockCycle = 1885
current clock cycle = 1886
current clock cycle = 1886
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2829
[MultiChannelMemorySystem] currentClockCycle = 1886
current clock cycle = 1886
current clock cycle = 1886
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2830
[MultiChannelMemorySystem] currentClockCycle = 1886
current clock cycle = 1887
current clock cycle = 1887
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2831
[MultiChannelMemorySystem] currentClockCycle = 1887
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1887
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1888
current clock cycle = 1888
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2832
[MultiChannelMemorySystem] currentClockCycle = 1888
current clock cycle = 1888
current clock cycle = 1888
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2833
[MultiChannelMemorySystem] currentClockCycle = 1888
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 1888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1889
current clock cycle = 1889
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2834
[MultiChannelMemorySystem] currentClockCycle = 1889
current clock cycle = 1890
current clock cycle = 1890
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2835
[MultiChannelMemorySystem] currentClockCycle = 1890
current clock cycle = 1890
current clock cycle = 1890
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2836
[MultiChannelMemorySystem] currentClockCycle = 1890
current clock cycle = 1891
current clock cycle = 1891
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2837
[MultiChannelMemorySystem] currentClockCycle = 1891
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1891
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1892
current clock cycle = 1892
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2838
[MultiChannelMemorySystem] currentClockCycle = 1892
current clock cycle = 1892
current clock cycle = 1892
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2839
[MultiChannelMemorySystem] currentClockCycle = 1892
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1893
current clock cycle = 1893
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2840
[MultiChannelMemorySystem] currentClockCycle = 1893
current clock cycle = 1894
current clock cycle = 1894
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2841
[MultiChannelMemorySystem] currentClockCycle = 1894
current clock cycle = 1894
current clock cycle = 1894
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2842
[MultiChannelMemorySystem] currentClockCycle = 1894
current clock cycle = 1895
current clock cycle = 1895
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2843
[MultiChannelMemorySystem] currentClockCycle = 1895
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1895
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1896
current clock cycle = 1896
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2844
[MultiChannelMemorySystem] currentClockCycle = 1896
current clock cycle = 1896
current clock cycle = 1896
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2845
[MultiChannelMemorySystem] currentClockCycle = 1896
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1897
current clock cycle = 1897
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2846
[MultiChannelMemorySystem] currentClockCycle = 1897
current clock cycle = 1898
current clock cycle = 1898
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2847
[MultiChannelMemorySystem] currentClockCycle = 1898
current clock cycle = 1898
current clock cycle = 1898
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2848
[MultiChannelMemorySystem] currentClockCycle = 1898
current clock cycle = 1899
current clock cycle = 1899
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2849
[MultiChannelMemorySystem] currentClockCycle = 1899
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1899
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1900
current clock cycle = 1900
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2850
[MultiChannelMemorySystem] currentClockCycle = 1900
current clock cycle = 1900
current clock cycle = 1900
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2851
[MultiChannelMemorySystem] currentClockCycle = 1900
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1901
current clock cycle = 1901
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2852
[MultiChannelMemorySystem] currentClockCycle = 1901
current clock cycle = 1902
current clock cycle = 1902
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2853
[MultiChannelMemorySystem] currentClockCycle = 1902
current clock cycle = 1902
current clock cycle = 1902
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2854
[MultiChannelMemorySystem] currentClockCycle = 1902
current clock cycle = 1903
current clock cycle = 1903
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2855
[MultiChannelMemorySystem] currentClockCycle = 1903
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1903
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1904
current clock cycle = 1904
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2856
[MultiChannelMemorySystem] currentClockCycle = 1904
current clock cycle = 1904
current clock cycle = 1904
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2857
[MultiChannelMemorySystem] currentClockCycle = 1904
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1905
current clock cycle = 1905
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2858
[MultiChannelMemorySystem] currentClockCycle = 1905
current clock cycle = 1906
current clock cycle = 1906
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2859
[MultiChannelMemorySystem] currentClockCycle = 1906
current clock cycle = 1906
current clock cycle = 1906
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2860
[MultiChannelMemorySystem] currentClockCycle = 1906
current clock cycle = 1907
current clock cycle = 1907
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2861
[MultiChannelMemorySystem] currentClockCycle = 1907
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1907
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1908
current clock cycle = 1908
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2862
[MultiChannelMemorySystem] currentClockCycle = 1908
current clock cycle = 1908
current clock cycle = 1908
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2863
[MultiChannelMemorySystem] currentClockCycle = 1908
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1909
current clock cycle = 1909
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2864
[MultiChannelMemorySystem] currentClockCycle = 1909
current clock cycle = 1910
current clock cycle = 1910
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2865
[MultiChannelMemorySystem] currentClockCycle = 1910
current clock cycle = 1910
current clock cycle = 1910
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2866
[MultiChannelMemorySystem] currentClockCycle = 1910
current clock cycle = 1911
current clock cycle = 1911
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2867
[MultiChannelMemorySystem] currentClockCycle = 1911
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1911
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1912
current clock cycle = 1912
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2868
[MultiChannelMemorySystem] currentClockCycle = 1912
current clock cycle = 1912
current clock cycle = 1912
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2869
[MultiChannelMemorySystem] currentClockCycle = 1912
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1913
current clock cycle = 1913
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2870
[MultiChannelMemorySystem] currentClockCycle = 1913
current clock cycle = 1914
current clock cycle = 1914
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2871
[MultiChannelMemorySystem] currentClockCycle = 1914
current clock cycle = 1914
current clock cycle = 1914
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2872
[MultiChannelMemorySystem] currentClockCycle = 1914
current clock cycle = 1915
current clock cycle = 1915
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2873
[MultiChannelMemorySystem] currentClockCycle = 1915
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1915
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1916
current clock cycle = 1916
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2874
[MultiChannelMemorySystem] currentClockCycle = 1916
current clock cycle = 1916
current clock cycle = 1916
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2875
[MultiChannelMemorySystem] currentClockCycle = 1916
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1917
current clock cycle = 1917
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2876
[MultiChannelMemorySystem] currentClockCycle = 1917
current clock cycle = 1918
current clock cycle = 1918
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2877
[MultiChannelMemorySystem] currentClockCycle = 1918
current clock cycle = 1918
current clock cycle = 1918
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2878
[MultiChannelMemorySystem] currentClockCycle = 1918
current clock cycle = 1919
current clock cycle = 1919
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2879
[MultiChannelMemorySystem] currentClockCycle = 1919
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1919
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1920
current clock cycle = 1920
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2880
[MultiChannelMemorySystem] currentClockCycle = 1920
current clock cycle = 1920
current clock cycle = 1920
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2881
[MultiChannelMemorySystem] currentClockCycle = 1920
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1921
current clock cycle = 1921
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2882
[MultiChannelMemorySystem] currentClockCycle = 1921
current clock cycle = 1922
current clock cycle = 1922
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2883
[MultiChannelMemorySystem] currentClockCycle = 1922
current clock cycle = 1922
current clock cycle = 1922
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2884
[MultiChannelMemorySystem] currentClockCycle = 1922
current clock cycle = 1923
current clock cycle = 1923
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2885
[MultiChannelMemorySystem] currentClockCycle = 1923
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1923
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1924
current clock cycle = 1924
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2886
[MultiChannelMemorySystem] currentClockCycle = 1924
current clock cycle = 1924
current clock cycle = 1924
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2887
[MultiChannelMemorySystem] currentClockCycle = 1924
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1925
current clock cycle = 1925
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2888
[MultiChannelMemorySystem] currentClockCycle = 1925
current clock cycle = 1926
current clock cycle = 1926
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2889
[MultiChannelMemorySystem] currentClockCycle = 1926
current clock cycle = 1926
current clock cycle = 1926
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2890
[MultiChannelMemorySystem] currentClockCycle = 1926
current clock cycle = 1927
current clock cycle = 1927
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2891
[MultiChannelMemorySystem] currentClockCycle = 1927
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1927
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1928
current clock cycle = 1928
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2892
[MultiChannelMemorySystem] currentClockCycle = 1928
current clock cycle = 1928
current clock cycle = 1928
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2893
[MultiChannelMemorySystem] currentClockCycle = 1928
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1929
current clock cycle = 1929
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2894
[MultiChannelMemorySystem] currentClockCycle = 1929
current clock cycle = 1930
current clock cycle = 1930
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2895
[MultiChannelMemorySystem] currentClockCycle = 1930
current clock cycle = 1930
current clock cycle = 1930
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2896
[MultiChannelMemorySystem] currentClockCycle = 1930
current clock cycle = 1931
current clock cycle = 1931
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2897
[MultiChannelMemorySystem] currentClockCycle = 1931
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1931
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1932
current clock cycle = 1932
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2898
[MultiChannelMemorySystem] currentClockCycle = 1932
current clock cycle = 1932
current clock cycle = 1932
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2899
[MultiChannelMemorySystem] currentClockCycle = 1932
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 1932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1933
current clock cycle = 1933
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2900
[MultiChannelMemorySystem] currentClockCycle = 1933
current clock cycle = 1934
current clock cycle = 1934
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2901
[MultiChannelMemorySystem] currentClockCycle = 1934
current clock cycle = 1934
current clock cycle = 1934
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2902
[MultiChannelMemorySystem] currentClockCycle = 1934
current clock cycle = 1935
current clock cycle = 1935
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2903
[MultiChannelMemorySystem] currentClockCycle = 1935
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1935
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1936
current clock cycle = 1936
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2904
[MultiChannelMemorySystem] currentClockCycle = 1936
current clock cycle = 1936
current clock cycle = 1936
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2905
[MultiChannelMemorySystem] currentClockCycle = 1936
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1937
current clock cycle = 1937
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2906
[MultiChannelMemorySystem] currentClockCycle = 1937
current clock cycle = 1938
current clock cycle = 1938
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2907
[MultiChannelMemorySystem] currentClockCycle = 1938
current clock cycle = 1938
current clock cycle = 1938
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2908
[MultiChannelMemorySystem] currentClockCycle = 1938
current clock cycle = 1939
current clock cycle = 1939
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2909
[MultiChannelMemorySystem] currentClockCycle = 1939
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1939
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1940
current clock cycle = 1940
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2910
[MultiChannelMemorySystem] currentClockCycle = 1940
current clock cycle = 1940
current clock cycle = 1940
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2911
[MultiChannelMemorySystem] currentClockCycle = 1940
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1941
current clock cycle = 1941
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2912
[MultiChannelMemorySystem] currentClockCycle = 1941
current clock cycle = 1942
current clock cycle = 1942
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2913
[MultiChannelMemorySystem] currentClockCycle = 1942
current clock cycle = 1942
current clock cycle = 1942
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2914
[MultiChannelMemorySystem] currentClockCycle = 1942
current clock cycle = 1943
current clock cycle = 1943
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2915
[MultiChannelMemorySystem] currentClockCycle = 1943
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1943
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1944
current clock cycle = 1944
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2916
[MultiChannelMemorySystem] currentClockCycle = 1944
current clock cycle = 1944
current clock cycle = 1944
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2917
[MultiChannelMemorySystem] currentClockCycle = 1944
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1945
current clock cycle = 1945
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2918
[MultiChannelMemorySystem] currentClockCycle = 1945
current clock cycle = 1946
current clock cycle = 1946
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2919
[MultiChannelMemorySystem] currentClockCycle = 1946
current clock cycle = 1946
current clock cycle = 1946
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2920
[MultiChannelMemorySystem] currentClockCycle = 1946
current clock cycle = 1947
current clock cycle = 1947
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2921
[MultiChannelMemorySystem] currentClockCycle = 1947
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1947
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1948
current clock cycle = 1948
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2922
[MultiChannelMemorySystem] currentClockCycle = 1948
current clock cycle = 1948
current clock cycle = 1948
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2923
[MultiChannelMemorySystem] currentClockCycle = 1948
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1949
current clock cycle = 1949
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2924
[MultiChannelMemorySystem] currentClockCycle = 1949
current clock cycle = 1950
current clock cycle = 1950
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2925
[MultiChannelMemorySystem] currentClockCycle = 1950
current clock cycle = 1950
current clock cycle = 1950
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2926
[MultiChannelMemorySystem] currentClockCycle = 1950
current clock cycle = 1951
current clock cycle = 1951
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2927
[MultiChannelMemorySystem] currentClockCycle = 1951
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1951
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1952
current clock cycle = 1952
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2928
[MultiChannelMemorySystem] currentClockCycle = 1952
current clock cycle = 1952
current clock cycle = 1952
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2929
[MultiChannelMemorySystem] currentClockCycle = 1952
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1953
current clock cycle = 1953
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2930
[MultiChannelMemorySystem] currentClockCycle = 1953
current clock cycle = 1954
current clock cycle = 1954
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2931
[MultiChannelMemorySystem] currentClockCycle = 1954
current clock cycle = 1954
current clock cycle = 1954
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2932
[MultiChannelMemorySystem] currentClockCycle = 1954
current clock cycle = 1955
current clock cycle = 1955
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2933
[MultiChannelMemorySystem] currentClockCycle = 1955
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1955
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1956
current clock cycle = 1956
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2934
[MultiChannelMemorySystem] currentClockCycle = 1956
current clock cycle = 1956
current clock cycle = 1956
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2935
[MultiChannelMemorySystem] currentClockCycle = 1956
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1957
current clock cycle = 1957
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2936
[MultiChannelMemorySystem] currentClockCycle = 1957
current clock cycle = 1958
current clock cycle = 1958
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2937
[MultiChannelMemorySystem] currentClockCycle = 1958
current clock cycle = 1958
current clock cycle = 1958
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2938
[MultiChannelMemorySystem] currentClockCycle = 1958
current clock cycle = 1959
current clock cycle = 1959
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2939
[MultiChannelMemorySystem] currentClockCycle = 1959
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1959
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1960
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
current clock cycle = 1960
STEP 1 -> 2940
[MultiChannelMemorySystem] currentClockCycle = 1960
current clock cycle = 1960
current clock cycle = 1960
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2941
[MultiChannelMemorySystem] currentClockCycle = 1960
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1961
current clock cycle = 1961
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2942
[MultiChannelMemorySystem] currentClockCycle = 1961
current clock cycle = 1962
current clock cycle = 1962
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2943
[MultiChannelMemorySystem] currentClockCycle = 1962
current clock cycle = 1962
current clock cycle = 1962
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2944
[MultiChannelMemorySystem] currentClockCycle = 1962
current clock cycle = 1963
current clock cycle = 1963
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2945
[MultiChannelMemorySystem] currentClockCycle = 1963
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1963
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1964
current clock cycle = 1964
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2946
[MultiChannelMemorySystem] currentClockCycle = 1964
current clock cycle = 1964
current clock cycle = 1964
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2947
[MultiChannelMemorySystem] currentClockCycle = 1964
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1965
current clock cycle = 1965
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2948
[MultiChannelMemorySystem] currentClockCycle = 1965
current clock cycle = 1966
current clock cycle = 1966
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2949
[MultiChannelMemorySystem] currentClockCycle = 1966
current clock cycle = 1966
current clock cycle = 1966
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2950
[MultiChannelMemorySystem] currentClockCycle = 1966
current clock cycle = 1967
current clock cycle = 1967
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2951
[MultiChannelMemorySystem] currentClockCycle = 1967
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1967
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1968
current clock cycle = 1968
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2952
[MultiChannelMemorySystem] currentClockCycle = 1968
current clock cycle = 1968
current clock cycle = 1968
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2953
[MultiChannelMemorySystem] currentClockCycle = 1968
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1969
current clock cycle = 1969
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2954
[MultiChannelMemorySystem] currentClockCycle = 1969
current clock cycle = 1970
current clock cycle = 1970
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2955
[MultiChannelMemorySystem] currentClockCycle = 1970
current clock cycle = 1970
current clock cycle = 1970
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2956
[MultiChannelMemorySystem] currentClockCycle = 1970
current clock cycle = 1971
current clock cycle = 1971
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2957
[MultiChannelMemorySystem] currentClockCycle = 1971
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1971
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1972
current clock cycle = 1972
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2958
[MultiChannelMemorySystem] currentClockCycle = 1972
current clock cycle = 1972
current clock cycle = 1972
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2959
[MultiChannelMemorySystem] currentClockCycle = 1972
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 1972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1973
current clock cycle = 1973
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2960
[MultiChannelMemorySystem] currentClockCycle = 1973
current clock cycle = 1974
current clock cycle = 1974
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2961
[MultiChannelMemorySystem] currentClockCycle = 1974
current clock cycle = 1974
current clock cycle = 1974
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2962
[MultiChannelMemorySystem] currentClockCycle = 1974
current clock cycle = 1975
current clock cycle = 1975
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2963
[MultiChannelMemorySystem] currentClockCycle = 1975
[Callback] read complete: channel = 0, address = 0x1080, cycle = 1975
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 1976
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
size of rdataVec is 0 
STEP 1 -> 2964
current clock cycle = 1976
[MultiChannelMemorySystem] currentClockCycle = 1976
current clock cycle = 1976
current clock cycle = 1976
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2965
[MultiChannelMemorySystem] currentClockCycle = 1976
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 1976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1977
current clock cycle = 1977
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2966
[MultiChannelMemorySystem] currentClockCycle = 1977
current clock cycle = 1978
current clock cycle = 1978
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2967
[MultiChannelMemorySystem] currentClockCycle = 1978
current clock cycle = 1978
current clock cycle = 1978
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2968
[MultiChannelMemorySystem] currentClockCycle = 1978
current clock cycle = 1979
current clock cycle = 1979
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2969
[MultiChannelMemorySystem] currentClockCycle = 1979
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1979
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1980
current clock cycle = 1980
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2970
[MultiChannelMemorySystem] currentClockCycle = 1980
current clock cycle = 1980
current clock cycle = 1980
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2971
[MultiChannelMemorySystem] currentClockCycle = 1980
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1981
current clock cycle = 1981
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2972
[MultiChannelMemorySystem] currentClockCycle = 1981
current clock cycle = 1982
current clock cycle = 1982
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2973
[MultiChannelMemorySystem] currentClockCycle = 1982
current clock cycle = 1982
current clock cycle = 1982
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2974
[MultiChannelMemorySystem] currentClockCycle = 1982
current clock cycle = 1983
current clock cycle = 1983
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2975
[MultiChannelMemorySystem] currentClockCycle = 1983
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1983
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1984
current clock cycle = 1984
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2976
[MultiChannelMemorySystem] currentClockCycle = 1984
current clock cycle = 1984
current clock cycle = 1984
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2977
[MultiChannelMemorySystem] currentClockCycle = 1984
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1985
current clock cycle = 1985
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2978
[MultiChannelMemorySystem] currentClockCycle = 1985
current clock cycle = 1986
current clock cycle = 1986
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2979
[MultiChannelMemorySystem] currentClockCycle = 1986
current clock cycle = 1986
current clock cycle = 1986
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2980
[MultiChannelMemorySystem] currentClockCycle = 1986
current clock cycle = 1987
current clock cycle = 1987
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2981
[MultiChannelMemorySystem] currentClockCycle = 1987
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1987
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1988
current clock cycle = 1988
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2982
[MultiChannelMemorySystem] currentClockCycle = 1988
current clock cycle = 1988
current clock cycle = 1988
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2983
[MultiChannelMemorySystem] currentClockCycle = 1988
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1989
current clock cycle = 1989
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2984
[MultiChannelMemorySystem] currentClockCycle = 1989
current clock cycle = 1990
current clock cycle = 1990
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2985
[MultiChannelMemorySystem] currentClockCycle = 1990
current clock cycle = 1990
current clock cycle = 1990
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2986
[MultiChannelMemorySystem] currentClockCycle = 1990
current clock cycle = 1991
current clock cycle = 1991
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2987
[MultiChannelMemorySystem] currentClockCycle = 1991
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1991
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1992
current clock cycle = 1992
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2988
[MultiChannelMemorySystem] currentClockCycle = 1992
current clock cycle = 1992
current clock cycle = 1992
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2989
[MultiChannelMemorySystem] currentClockCycle = 1992
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1993
current clock cycle = 1993
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2990
[MultiChannelMemorySystem] currentClockCycle = 1993
current clock cycle = 1994
current clock cycle = 1994
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2991
[MultiChannelMemorySystem] currentClockCycle = 1994
current clock cycle = 1994
current clock cycle = 1994
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2992
[MultiChannelMemorySystem] currentClockCycle = 1994
current clock cycle = 1995
current clock cycle = 1995
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2993
[MultiChannelMemorySystem] currentClockCycle = 1995
[Callback] read complete: channel = 0, address = 0x1000, cycle = 1995
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1996
current clock cycle = 1996
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2994
[MultiChannelMemorySystem] currentClockCycle = 1996
current clock cycle = 1996
current clock cycle = 1996
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2995
[MultiChannelMemorySystem] currentClockCycle = 1996
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 1996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 1997
current clock cycle = 1997
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 2996
[MultiChannelMemorySystem] currentClockCycle = 1997
current clock cycle = 1998
current clock cycle = 1998
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 2997
[MultiChannelMemorySystem] currentClockCycle = 1998
current clock cycle = 1998
current clock cycle = 1998
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 2998
[MultiChannelMemorySystem] currentClockCycle = 1998
current clock cycle = 1999
current clock cycle = 1999
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 2999
[MultiChannelMemorySystem] currentClockCycle = 1999
[Callback] read complete: channel = 0, address = 0x1040, cycle = 1999
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2000
current clock cycle = 2000
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3000
[MultiChannelMemorySystem] currentClockCycle = 2000
current clock cycle = 2000
current clock cycle = 2000
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3001
[MultiChannelMemorySystem] currentClockCycle = 2000
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2001
current clock cycle = 2001
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3002
[MultiChannelMemorySystem] currentClockCycle = 2001
current clock cycle = 2002
current clock cycle = 2002
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3003
[MultiChannelMemorySystem] currentClockCycle = 2002
current clock cycle = 2002
current clock cycle = 2002
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3004
[MultiChannelMemorySystem] currentClockCycle = 2002
current clock cycle = 2003
current clock cycle = 2003
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3005
[MultiChannelMemorySystem] currentClockCycle = 2003
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2003
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2004
current clock cycle = 2004
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3006
[MultiChannelMemorySystem] currentClockCycle = 2004
current clock cycle = 2004
current clock cycle = 2004
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3007
[MultiChannelMemorySystem] currentClockCycle = 2004
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2005
current clock cycle = 2005
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3008
[MultiChannelMemorySystem] currentClockCycle = 2005
current clock cycle = 2006
current clock cycle = 2006
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3009
[MultiChannelMemorySystem] currentClockCycle = 2006
current clock cycle = 2006
current clock cycle = 2006
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3010
[MultiChannelMemorySystem] currentClockCycle = 2006
current clock cycle = 2007
current clock cycle = 2007
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3011
[MultiChannelMemorySystem] currentClockCycle = 2007
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2007
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2008
current clock cycle = 2008
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3012
[MultiChannelMemorySystem] currentClockCycle = 2008
current clock cycle = 2008
current clock cycle = 2008
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3013
[MultiChannelMemorySystem] currentClockCycle = 2008
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2009
current clock cycle = 2009
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3014
[MultiChannelMemorySystem] currentClockCycle = 2009
current clock cycle = 2010
current clock cycle = 2010
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3015
[MultiChannelMemorySystem] currentClockCycle = 2010
current clock cycle = 2010
current clock cycle = 2010
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3016
[MultiChannelMemorySystem] currentClockCycle = 2010
current clock cycle = 2011
current clock cycle = 2011
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3017
[MultiChannelMemorySystem] currentClockCycle = 2011
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2011
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2012
current clock cycle = 2012
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3018
[MultiChannelMemorySystem] currentClockCycle = 2012
current clock cycle = 2012
current clock cycle = 2012
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3019
[MultiChannelMemorySystem] currentClockCycle = 2012
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2013
current clock cycle = 2013
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3020
[MultiChannelMemorySystem] currentClockCycle = 2013
current clock cycle = 2014
current clock cycle = 2014
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3021
[MultiChannelMemorySystem] currentClockCycle = 2014
current clock cycle = 2014
current clock cycle = 2014
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3022
[MultiChannelMemorySystem] currentClockCycle = 2014
current clock cycle = 2015
current clock cycle = 2015
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3023
[MultiChannelMemorySystem] currentClockCycle = 2015
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2015
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2016
current clock cycle = 2016
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3024
[MultiChannelMemorySystem] currentClockCycle = 2016
current clock cycle = 2016
current clock cycle = 2016
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3025
[MultiChannelMemorySystem] currentClockCycle = 2016
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2017
current clock cycle = 2017
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3026
[MultiChannelMemorySystem] currentClockCycle = 2017
current clock cycle = 2018
current clock cycle = 2018
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3027
[MultiChannelMemorySystem] currentClockCycle = 2018
current clock cycle = 2018
current clock cycle = 2018
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3028
[MultiChannelMemorySystem] currentClockCycle = 2018
current clock cycle = 2019
current clock cycle = 2019
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3029
[MultiChannelMemorySystem] currentClockCycle = 2019
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2019
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2020
current clock cycle = 2020
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3030
[MultiChannelMemorySystem] currentClockCycle = 2020
current clock cycle = 2020
current clock cycle = 2020
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3031
[MultiChannelMemorySystem] currentClockCycle = 2020
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2021
current clock cycle = 2021
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3032
[MultiChannelMemorySystem] currentClockCycle = 2021
current clock cycle = 2022
current clock cycle = 2022
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3033
[MultiChannelMemorySystem] currentClockCycle = 2022
current clock cycle = 2022
current clock cycle = 2022
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3034
[MultiChannelMemorySystem] currentClockCycle = 2022
current clock cycle = 2023
current clock cycle = 2023
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3035
[MultiChannelMemorySystem] currentClockCycle = 2023
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2023
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2024
current clock cycle = 2024
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3036
[MultiChannelMemorySystem] currentClockCycle = 2024
current clock cycle = 2024
current clock cycle = 2024
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3037
[MultiChannelMemorySystem] currentClockCycle = 2024
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2025
current clock cycle = 2025
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3038
[MultiChannelMemorySystem] currentClockCycle = 2025
current clock cycle = 2026
current clock cycle = 2026
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3039
[MultiChannelMemorySystem] currentClockCycle = 2026
current clock cycle = 2026
current clock cycle = 2026
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3040
[MultiChannelMemorySystem] currentClockCycle = 2026
current clock cycle = 2027
current clock cycle = 2027
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3041
[MultiChannelMemorySystem] currentClockCycle = 2027
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2027
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2028
current clock cycle = 2028
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3042
[MultiChannelMemorySystem] currentClockCycle = 2028
current clock cycle = 2028
current clock cycle = 2028
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3043
[MultiChannelMemorySystem] currentClockCycle = 2028
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2029
current clock cycle = 2029
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3044
[MultiChannelMemorySystem] currentClockCycle = 2029
current clock cycle = 2030
current clock cycle = 2030
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3045
[MultiChannelMemorySystem] currentClockCycle = 2030
current clock cycle = 2030
current clock cycle = 2030
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3046
[MultiChannelMemorySystem] currentClockCycle = 2030
current clock cycle = 2031
current clock cycle = 2031
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3047
[MultiChannelMemorySystem] currentClockCycle = 2031
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2031
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2032
current clock cycle = 2032
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3048
[MultiChannelMemorySystem] currentClockCycle = 2032
current clock cycle = 2032
current clock cycle = 2032
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3049
[MultiChannelMemorySystem] currentClockCycle = 2032
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2033
current clock cycle = 2033
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3050
[MultiChannelMemorySystem] currentClockCycle = 2033
current clock cycle = 2034
current clock cycle = 2034
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3051
[MultiChannelMemorySystem] currentClockCycle = 2034
current clock cycle = 2034
current clock cycle = 2034
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3052
[MultiChannelMemorySystem] currentClockCycle = 2034
current clock cycle = 2035
current clock cycle = 2035
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3053
[MultiChannelMemorySystem] currentClockCycle = 2035
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2035
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2036
current clock cycle = 2036
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3054
[MultiChannelMemorySystem] currentClockCycle = 2036
current clock cycle = 2036
current clock cycle = 2036
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3055
[MultiChannelMemorySystem] currentClockCycle = 2036
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2037
current clock cycle = 2037
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3056
[MultiChannelMemorySystem] currentClockCycle = 2037
current clock cycle = 2038
current clock cycle = 2038
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3057
[MultiChannelMemorySystem] currentClockCycle = 2038
current clock cycle = 2038
current clock cycle = 2038
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3058
[MultiChannelMemorySystem] currentClockCycle = 2038
current clock cycle = 2039
current clock cycle = 2039
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3059
[MultiChannelMemorySystem] currentClockCycle = 2039
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2039
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2040
current clock cycle = 2040
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3060
[MultiChannelMemorySystem] currentClockCycle = 2040
current clock cycle = 2040
current clock cycle = 2040
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3061
[MultiChannelMemorySystem] currentClockCycle = 2040
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2041
current clock cycle = 2041
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3062
[MultiChannelMemorySystem] currentClockCycle = 2041
current clock cycle = 2042
current clock cycle = 2042
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3063
[MultiChannelMemorySystem] currentClockCycle = 2042
current clock cycle = 2042
current clock cycle = 2042
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3064
[MultiChannelMemorySystem] currentClockCycle = 2042
current clock cycle = 2043
current clock cycle = 2043
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3065
[MultiChannelMemorySystem] currentClockCycle = 2043
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2043
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2044
current clock cycle = 2044
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3066
[MultiChannelMemorySystem] currentClockCycle = 2044
current clock cycle = 2044
current clock cycle = 2044
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3067
[MultiChannelMemorySystem] currentClockCycle = 2044
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2045
current clock cycle = 2045
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3068
[MultiChannelMemorySystem] currentClockCycle = 2045
current clock cycle = 2046
current clock cycle = 2046
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3069
[MultiChannelMemorySystem] currentClockCycle = 2046
current clock cycle = 2046
current clock cycle = 2046
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3070
[MultiChannelMemorySystem] currentClockCycle = 2046
current clock cycle = 2047
current clock cycle = 2047
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3071
[MultiChannelMemorySystem] currentClockCycle = 2047
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2047
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2048
current clock cycle = 2048
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3072
[MultiChannelMemorySystem] currentClockCycle = 2048
current clock cycle = 2048
current clock cycle = 2048
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3073
[MultiChannelMemorySystem] currentClockCycle = 2048
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2049
current clock cycle = 2049
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3074
[MultiChannelMemorySystem] currentClockCycle = 2049
current clock cycle = 2050
current clock cycle = 2050
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3075
[MultiChannelMemorySystem] currentClockCycle = 2050
current clock cycle = 2050
current clock cycle = 2050
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3076
[MultiChannelMemorySystem] currentClockCycle = 2050
current clock cycle = 2051
current clock cycle = 2051
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3077
[MultiChannelMemorySystem] currentClockCycle = 2051
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2051
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2052
current clock cycle = 2052
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3078
[MultiChannelMemorySystem] currentClockCycle = 2052
current clock cycle = 2052
current clock cycle = 2052
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3079
[MultiChannelMemorySystem] currentClockCycle = 2052
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2053
current clock cycle = 2053
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3080
[MultiChannelMemorySystem] currentClockCycle = 2053
current clock cycle = 2054
current clock cycle = 2054
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3081
[MultiChannelMemorySystem] currentClockCycle = 2054
current clock cycle = 2054
current clock cycle = 2054
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3082
[MultiChannelMemorySystem] currentClockCycle = 2054
current clock cycle = 2055
current clock cycle = 2055
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3083
[MultiChannelMemorySystem] currentClockCycle = 2055
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2055
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2056
current clock cycle = 2056
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3084
[MultiChannelMemorySystem] currentClockCycle = 2056
current clock cycle = 2056
current clock cycle = 2056
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3085
[MultiChannelMemorySystem] currentClockCycle = 2056
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2057
current clock cycle = 2057
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3086
[MultiChannelMemorySystem] currentClockCycle = 2057
current clock cycle = 2058
current clock cycle = 2058
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3087
[MultiChannelMemorySystem] currentClockCycle = 2058
current clock cycle = 2058
current clock cycle = 2058
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3088
[MultiChannelMemorySystem] currentClockCycle = 2058
current clock cycle = 2059
current clock cycle = 2059
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3089
[MultiChannelMemorySystem] currentClockCycle = 2059
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2059
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2060
current clock cycle = 2060
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3090
[MultiChannelMemorySystem] currentClockCycle = 2060
current clock cycle = 2060
current clock cycle = 2060
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3091
[MultiChannelMemorySystem] currentClockCycle = 2060
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2061
current clock cycle = 2061
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3092
[MultiChannelMemorySystem] currentClockCycle = 2061
current clock cycle = 2062
current clock cycle = 2062
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3093
[MultiChannelMemorySystem] currentClockCycle = 2062
current clock cycle = 2062
current clock cycle = 2062
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3094
[MultiChannelMemorySystem] currentClockCycle = 2062
current clock cycle = 2063
current clock cycle = 2063
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3095
[MultiChannelMemorySystem] currentClockCycle = 2063
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2063
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2064
current clock cycle = 2064
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3096
[MultiChannelMemorySystem] currentClockCycle = 2064
current clock cycle = 2064
current clock cycle = 2064
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3097
[MultiChannelMemorySystem] currentClockCycle = 2064
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2065
current clock cycle = 2065
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3098
[MultiChannelMemorySystem] currentClockCycle = 2065
current clock cycle = 2066
current clock cycle = 2066
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3099
[MultiChannelMemorySystem] currentClockCycle = 2066
current clock cycle = 2066
current clock cycle = 2066
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3100
[MultiChannelMemorySystem] currentClockCycle = 2066
current clock cycle = 2067
current clock cycle = 2067
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3101
[MultiChannelMemorySystem] currentClockCycle = 2067
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2067
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2068
current clock cycle = 2068
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3102
[MultiChannelMemorySystem] currentClockCycle = 2068
current clock cycle = 2068
current clock cycle = 2068
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3103
[MultiChannelMemorySystem] currentClockCycle = 2068
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2069
current clock cycle = 2069
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3104
[MultiChannelMemorySystem] currentClockCycle = 2069
current clock cycle = 2070
current clock cycle = 2070
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3105
[MultiChannelMemorySystem] currentClockCycle = 2070
current clock cycle = 2070
current clock cycle = 2070
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3106
[MultiChannelMemorySystem] currentClockCycle = 2070
current clock cycle = 2071
current clock cycle = 2071
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3107
[MultiChannelMemorySystem] currentClockCycle = 2071
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2071
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2072
current clock cycle = 2072
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3108
[MultiChannelMemorySystem] currentClockCycle = 2072
current clock cycle = 2072
current clock cycle = 2072
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3109
[MultiChannelMemorySystem] currentClockCycle = 2072
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2073
current clock cycle = 2073
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3110
[MultiChannelMemorySystem] currentClockCycle = 2073
current clock cycle = 2074
current clock cycle = 2074
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3111
[MultiChannelMemorySystem] currentClockCycle = 2074
current clock cycle = 2074
current clock cycle = 2074
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3112
[MultiChannelMemorySystem] currentClockCycle = 2074
current clock cycle = 2075
current clock cycle = 2075
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3113
[MultiChannelMemorySystem] currentClockCycle = 2075
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2075
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2076
current clock cycle = 2076
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3114
[MultiChannelMemorySystem] currentClockCycle = 2076
current clock cycle = 2076
current clock cycle = 2076
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3115
[MultiChannelMemorySystem] currentClockCycle = 2076
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2077
current clock cycle = 2077
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3116
[MultiChannelMemorySystem] currentClockCycle = 2077
current clock cycle = 2078
current clock cycle = 2078
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3117
[MultiChannelMemorySystem] currentClockCycle = 2078
current clock cycle = 2078
current clock cycle = 2078
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3118
[MultiChannelMemorySystem] currentClockCycle = 2078
current clock cycle = 2079
current clock cycle = 2079
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3119
[MultiChannelMemorySystem] currentClockCycle = 2079
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2079
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2080
current clock cycle = 2080
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3120
[MultiChannelMemorySystem] currentClockCycle = 2080
current clock cycle = 2080
current clock cycle = 2080
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3121
[MultiChannelMemorySystem] currentClockCycle = 2080
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2081
current clock cycle = 2081
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3122
[MultiChannelMemorySystem] currentClockCycle = 2081
current clock cycle = 2082
current clock cycle = 2082
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3123
[MultiChannelMemorySystem] currentClockCycle = 2082
current clock cycle = 2082
current clock cycle = 2082
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3124
[MultiChannelMemorySystem] currentClockCycle = 2082
current clock cycle = 2083
current clock cycle = 2083
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3125
[MultiChannelMemorySystem] currentClockCycle = 2083
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2083
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2084
current clock cycle = 2084
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3126
[MultiChannelMemorySystem] currentClockCycle = 2084
current clock cycle = 2084
current clock cycle = 2084
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3127
[MultiChannelMemorySystem] currentClockCycle = 2084
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2085
current clock cycle = 2085
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3128
[MultiChannelMemorySystem] currentClockCycle = 2085
current clock cycle = 2086
current clock cycle = 2086
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3129
[MultiChannelMemorySystem] currentClockCycle = 2086
current clock cycle = 2086
current clock cycle = 2086
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3130
[MultiChannelMemorySystem] currentClockCycle = 2086
current clock cycle = 2087
current clock cycle = 2087
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3131
[MultiChannelMemorySystem] currentClockCycle = 2087
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2087
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2088
current clock cycle = 2088
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3132
[MultiChannelMemorySystem] currentClockCycle = 2088
current clock cycle = 2088
current clock cycle = 2088
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3133
[MultiChannelMemorySystem] currentClockCycle = 2088
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2089
current clock cycle = 2089
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3134
[MultiChannelMemorySystem] currentClockCycle = 2089
current clock cycle = 2090
current clock cycle = 2090
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3135
[MultiChannelMemorySystem] currentClockCycle = 2090
current clock cycle = 2090
current clock cycle = 2090
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3136
[MultiChannelMemorySystem] currentClockCycle = 2090
current clock cycle = 2091
current clock cycle = 2091
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3137
[MultiChannelMemorySystem] currentClockCycle = 2091
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2091
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2092
current clock cycle = 2092
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3138
[MultiChannelMemorySystem] currentClockCycle = 2092
current clock cycle = 2092
current clock cycle = 2092
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3139
[MultiChannelMemorySystem] currentClockCycle = 2092
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2093
current clock cycle = 2093
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3140
[MultiChannelMemorySystem] currentClockCycle = 2093
current clock cycle = 2094
current clock cycle = 2094
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3141
[MultiChannelMemorySystem] currentClockCycle = 2094
current clock cycle = 2094
current clock cycle = 2094
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3142
[MultiChannelMemorySystem] currentClockCycle = 2094
current clock cycle = 2095
current clock cycle = 2095
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3143
[MultiChannelMemorySystem] currentClockCycle = 2095
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2095
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2096
current clock cycle = 2096
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3144
[MultiChannelMemorySystem] currentClockCycle = 2096
current clock cycle = 2096
current clock cycle = 2096
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3145
[MultiChannelMemorySystem] currentClockCycle = 2096
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2097
current clock cycle = 2097
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3146
[MultiChannelMemorySystem] currentClockCycle = 2097
current clock cycle = 2098
current clock cycle = 2098
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3147
[MultiChannelMemorySystem] currentClockCycle = 2098
current clock cycle = 2098
current clock cycle = 2098
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3148
[MultiChannelMemorySystem] currentClockCycle = 2098
current clock cycle = 2099
current clock cycle = 2099
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3149
[MultiChannelMemorySystem] currentClockCycle = 2099
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2099
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2100
current clock cycle = 2100
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3150
[MultiChannelMemorySystem] currentClockCycle = 2100
current clock cycle = 2100
current clock cycle = 2100
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3151
[MultiChannelMemorySystem] currentClockCycle = 2100
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2101
current clock cycle = 2101
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3152
[MultiChannelMemorySystem] currentClockCycle = 2101
current clock cycle = 2102
current clock cycle = 2102
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3153
[MultiChannelMemorySystem] currentClockCycle = 2102
current clock cycle = 2102
current clock cycle = 2102
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3154
[MultiChannelMemorySystem] currentClockCycle = 2102
current clock cycle = 2103
current clock cycle = 2103
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3155
[MultiChannelMemorySystem] currentClockCycle = 2103
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2103
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2104
current clock cycle = 2104
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3156
[MultiChannelMemorySystem] currentClockCycle = 2104
current clock cycle = 2104
current clock cycle = 2104
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3157
[MultiChannelMemorySystem] currentClockCycle = 2104
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2105
current clock cycle = 2105
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3158
[MultiChannelMemorySystem] currentClockCycle = 2105
current clock cycle = 2106
current clock cycle = 2106
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3159
[MultiChannelMemorySystem] currentClockCycle = 2106
current clock cycle = 2106
current clock cycle = 2106
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3160
[MultiChannelMemorySystem] currentClockCycle = 2106
current clock cycle = 2107
current clock cycle = 2107
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3161
[MultiChannelMemorySystem] currentClockCycle = 2107
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2107
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2108
current clock cycle = 2108
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3162
[MultiChannelMemorySystem] currentClockCycle = 2108
current clock cycle = 2108
current clock cycle = 2108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3163
[MultiChannelMemorySystem] currentClockCycle = 2108
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2109
current clock cycle = 2109
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3164
[MultiChannelMemorySystem] currentClockCycle = 2109
current clock cycle = 2110
current clock cycle = 2110
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3165
[MultiChannelMemorySystem] currentClockCycle = 2110
current clock cycle = 2110
current clock cycle = 2110
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3166
[MultiChannelMemorySystem] currentClockCycle = 2110
current clock cycle = 2111
current clock cycle = 2111
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3167
[MultiChannelMemorySystem] currentClockCycle = 2111
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2111
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2112
current clock cycle = 2112
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3168
[MultiChannelMemorySystem] currentClockCycle = 2112
current clock cycle = 2112
current clock cycle = 2112
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3169
[MultiChannelMemorySystem] currentClockCycle = 2112
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2113
current clock cycle = 2113
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3170
[MultiChannelMemorySystem] currentClockCycle = 2113
current clock cycle = 2114
current clock cycle = 2114
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3171
[MultiChannelMemorySystem] currentClockCycle = 2114
current clock cycle = 2114
current clock cycle = 2114
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3172
[MultiChannelMemorySystem] currentClockCycle = 2114
current clock cycle = 2115
current clock cycle = 2115
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3173
[MultiChannelMemorySystem] currentClockCycle = 2115
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2115
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2116
current clock cycle = 2116
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3174
[MultiChannelMemorySystem] currentClockCycle = 2116
current clock cycle = 2116
current clock cycle = 2116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3175
[MultiChannelMemorySystem] currentClockCycle = 2116
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2117
current clock cycle = 2117
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3176
[MultiChannelMemorySystem] currentClockCycle = 2117
current clock cycle = 2118
current clock cycle = 2118
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3177
[MultiChannelMemorySystem] currentClockCycle = 2118
current clock cycle = 2118
current clock cycle = 2118
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3178
[MultiChannelMemorySystem] currentClockCycle = 2118
current clock cycle = 2119
current clock cycle = 2119
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3179
[MultiChannelMemorySystem] currentClockCycle = 2119
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2119
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2120
current clock cycle = 2120
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3180
[MultiChannelMemorySystem] currentClockCycle = 2120
current clock cycle = 2120
current clock cycle = 2120
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3181
[MultiChannelMemorySystem] currentClockCycle = 2120
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2121
current clock cycle = 2121
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3182
[MultiChannelMemorySystem] currentClockCycle = 2121
current clock cycle = 2122
current clock cycle = 2122
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3183
[MultiChannelMemorySystem] currentClockCycle = 2122
current clock cycle = 2122
current clock cycle = 2122
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3184
[MultiChannelMemorySystem] currentClockCycle = 2122
current clock cycle = 2123
current clock cycle = 2123
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3185
[MultiChannelMemorySystem] currentClockCycle = 2123
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2123
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2124
current clock cycle = 2124
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3186
[MultiChannelMemorySystem] currentClockCycle = 2124
current clock cycle = 2124
current clock cycle = 2124
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3187
[MultiChannelMemorySystem] currentClockCycle = 2124
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2125
current clock cycle = 2125
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3188
[MultiChannelMemorySystem] currentClockCycle = 2125
current clock cycle = 2126
current clock cycle = 2126
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3189
[MultiChannelMemorySystem] currentClockCycle = 2126
current clock cycle = 2126
current clock cycle = 2126
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3190
[MultiChannelMemorySystem] currentClockCycle = 2126
current clock cycle = 2127
current clock cycle = 2127
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3191
[MultiChannelMemorySystem] currentClockCycle = 2127
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2127
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2128
current clock cycle = 2128
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3192
[MultiChannelMemorySystem] currentClockCycle = 2128
current clock cycle = 2128
current clock cycle = 2128
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3193
[MultiChannelMemorySystem] currentClockCycle = 2128
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2129
current clock cycle = 2129
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3194
[MultiChannelMemorySystem] currentClockCycle = 2129
current clock cycle = 2130
current clock cycle = 2130
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3195
[MultiChannelMemorySystem] currentClockCycle = 2130
current clock cycle = 2130
current clock cycle = 2130
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3196
[MultiChannelMemorySystem] currentClockCycle = 2130
current clock cycle = 2131
current clock cycle = 2131
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3197
[MultiChannelMemorySystem] currentClockCycle = 2131
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2131
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2132
current clock cycle = 2132
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3198
[MultiChannelMemorySystem] currentClockCycle = 2132
current clock cycle = 2132
current clock cycle = 2132
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3199
[MultiChannelMemorySystem] currentClockCycle = 2132
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2133
current clock cycle = 2133
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3200
[MultiChannelMemorySystem] currentClockCycle = 2133
current clock cycle = 2134
current clock cycle = 2134
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3201
[MultiChannelMemorySystem] currentClockCycle = 2134
current clock cycle = 2134
current clock cycle = 2134
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3202
[MultiChannelMemorySystem] currentClockCycle = 2134
current clock cycle = 2135
current clock cycle = 2135
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3203
[MultiChannelMemorySystem] currentClockCycle = 2135
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2135
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2136
current clock cycle = 2136
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3204
[MultiChannelMemorySystem] currentClockCycle = 2136
current clock cycle = 2136
current clock cycle = 2136
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3205
[MultiChannelMemorySystem] currentClockCycle = 2136
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2137
current clock cycle = 2137
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3206
[MultiChannelMemorySystem] currentClockCycle = 2137
current clock cycle = 2138
current clock cycle = 2138
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3207
[MultiChannelMemorySystem] currentClockCycle = 2138
current clock cycle = 2138
current clock cycle = 2138
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3208
[MultiChannelMemorySystem] currentClockCycle = 2138
current clock cycle = 2139
current clock cycle = 2139
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3209
[MultiChannelMemorySystem] currentClockCycle = 2139
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2139
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2140
current clock cycle = 2140
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3210
[MultiChannelMemorySystem] currentClockCycle = 2140
current clock cycle = 2140
current clock cycle = 2140
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3211
[MultiChannelMemorySystem] currentClockCycle = 2140
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2141
current clock cycle = 2141
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3212
[MultiChannelMemorySystem] currentClockCycle = 2141
current clock cycle = 2142
current clock cycle = 2142
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3213
[MultiChannelMemorySystem] currentClockCycle = 2142
current clock cycle = 2142
current clock cycle = 2142
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3214
[MultiChannelMemorySystem] currentClockCycle = 2142
current clock cycle = 2143
current clock cycle = 2143
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3215
[MultiChannelMemorySystem] currentClockCycle = 2143
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2143
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2144
current clock cycle = 2144
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3216
[MultiChannelMemorySystem] currentClockCycle = 2144
current clock cycle = 2144
current clock cycle = 2144
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3217
[MultiChannelMemorySystem] currentClockCycle = 2144
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2145
current clock cycle = 2145
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3218
[MultiChannelMemorySystem] currentClockCycle = 2145
current clock cycle = 2146
current clock cycle = 2146
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3219
[MultiChannelMemorySystem] currentClockCycle = 2146
current clock cycle = 2146
current clock cycle = 2146
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3220
[MultiChannelMemorySystem] currentClockCycle = 2146
current clock cycle = 2147
current clock cycle = 2147
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3221
[MultiChannelMemorySystem] currentClockCycle = 2147
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2147
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2148
current clock cycle = 2148
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3222
[MultiChannelMemorySystem] currentClockCycle = 2148
current clock cycle = 2148
current clock cycle = 2148
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3223
[MultiChannelMemorySystem] currentClockCycle = 2148
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2149
current clock cycle = 2149
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3224
[MultiChannelMemorySystem] currentClockCycle = 2149
current clock cycle = 2150
current clock cycle = 2150
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3225
[MultiChannelMemorySystem] currentClockCycle = 2150
current clock cycle = 2150
current clock cycle = 2150
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3226
[MultiChannelMemorySystem] currentClockCycle = 2150
current clock cycle = 2151
current clock cycle = 2151
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3227
[MultiChannelMemorySystem] currentClockCycle = 2151
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2151
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2152
current clock cycle = 2152
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3228
[MultiChannelMemorySystem] currentClockCycle = 2152
current clock cycle = 2152
current clock cycle = 2152
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3229
[MultiChannelMemorySystem] currentClockCycle = 2152
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2153
current clock cycle = 2153
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3230
[MultiChannelMemorySystem] currentClockCycle = 2153
current clock cycle = 2154
current clock cycle = 2154
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3231
[MultiChannelMemorySystem] currentClockCycle = 2154
current clock cycle = 2154
current clock cycle = 2154
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3232
[MultiChannelMemorySystem] currentClockCycle = 2154
current clock cycle = 2155
current clock cycle = 2155
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3233
[MultiChannelMemorySystem] currentClockCycle = 2155
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2155
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2156
current clock cycle = 2156
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3234
[MultiChannelMemorySystem] currentClockCycle = 2156
current clock cycle = 2156
current clock cycle = 2156
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3235
[MultiChannelMemorySystem] currentClockCycle = 2156
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2157
current clock cycle = 2157
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3236
[MultiChannelMemorySystem] currentClockCycle = 2157
current clock cycle = 2158
current clock cycle = 2158
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3237
[MultiChannelMemorySystem] currentClockCycle = 2158
current clock cycle = 2158
current clock cycle = 2158
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3238
[MultiChannelMemorySystem] currentClockCycle = 2158
current clock cycle = 2159
current clock cycle = 2159
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3239
[MultiChannelMemorySystem] currentClockCycle = 2159
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2159
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2160
current clock cycle = 2160
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3240
[MultiChannelMemorySystem] currentClockCycle = 2160
current clock cycle = 2160
current clock cycle = 2160
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3241
[MultiChannelMemorySystem] currentClockCycle = 2160
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2161
current clock cycle = 2161
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3242
[MultiChannelMemorySystem] currentClockCycle = 2161
current clock cycle = 2162
current clock cycle = 2162
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3243
[MultiChannelMemorySystem] currentClockCycle = 2162
current clock cycle = 2162
current clock cycle = 2162
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3244
[MultiChannelMemorySystem] currentClockCycle = 2162
current clock cycle = 2163
current clock cycle = 2163
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3245
[MultiChannelMemorySystem] currentClockCycle = 2163
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2163
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2164
current clock cycle = 2164
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3246
[MultiChannelMemorySystem] currentClockCycle = 2164
current clock cycle = 2164
current clock cycle = 2164
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3247
[MultiChannelMemorySystem] currentClockCycle = 2164
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2165
current clock cycle = 2165
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3248
[MultiChannelMemorySystem] currentClockCycle = 2165
current clock cycle = 2166
current clock cycle = 2166
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3249
[MultiChannelMemorySystem] currentClockCycle = 2166
current clock cycle = 2166
current clock cycle = 2166
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3250
[MultiChannelMemorySystem] currentClockCycle = 2166
current clock cycle = 2167
current clock cycle = 2167
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3251
[MultiChannelMemorySystem] currentClockCycle = 2167
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2167
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2168
current clock cycle = 2168
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3252
[MultiChannelMemorySystem] currentClockCycle = 2168
current clock cycle = 2168
current clock cycle = 2168
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3253
[MultiChannelMemorySystem] currentClockCycle = 2168
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2169
current clock cycle = 2169
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3254
[MultiChannelMemorySystem] currentClockCycle = 2169
current clock cycle = 2170
current clock cycle = 2170
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3255
[MultiChannelMemorySystem] currentClockCycle = 2170
current clock cycle = 2170
current clock cycle = 2170
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3256
[MultiChannelMemorySystem] currentClockCycle = 2170
current clock cycle = 2171
current clock cycle = 2171
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3257
[MultiChannelMemorySystem] currentClockCycle = 2171
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2171
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2172
current clock cycle = 2172
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3258
[MultiChannelMemorySystem] currentClockCycle = 2172
current clock cycle = 2172
current clock cycle = 2172
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3259
[MultiChannelMemorySystem] currentClockCycle = 2172
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2173
current clock cycle = 2173
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3260
[MultiChannelMemorySystem] currentClockCycle = 2173
current clock cycle = 2174
current clock cycle = 2174
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3261
[MultiChannelMemorySystem] currentClockCycle = 2174
current clock cycle = 2174
current clock cycle = 2174
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3262
[MultiChannelMemorySystem] currentClockCycle = 2174
current clock cycle = 2175
current clock cycle = 2175
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3263
[MultiChannelMemorySystem] currentClockCycle = 2175
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2175
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2176
current clock cycle = 2176
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3264
[MultiChannelMemorySystem] currentClockCycle = 2176
current clock cycle = 2176
current clock cycle = 2176
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3265
[MultiChannelMemorySystem] currentClockCycle = 2176
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2177
current clock cycle = 2177
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3266
[MultiChannelMemorySystem] currentClockCycle = 2177
current clock cycle = 2178
current clock cycle = 2178
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3267
[MultiChannelMemorySystem] currentClockCycle = 2178
current clock cycle = 2178
current clock cycle = 2178
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3268
[MultiChannelMemorySystem] currentClockCycle = 2178
current clock cycle = 2179
current clock cycle = 2179
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3269
[MultiChannelMemorySystem] currentClockCycle = 2179
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2179
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2180
current clock cycle = 2180
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3270
[MultiChannelMemorySystem] currentClockCycle = 2180
current clock cycle = 2180
current clock cycle = 2180
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3271
[MultiChannelMemorySystem] currentClockCycle = 2180
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2181
current clock cycle = 2181
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3272
[MultiChannelMemorySystem] currentClockCycle = 2181
current clock cycle = 2182
current clock cycle = 2182
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3273
[MultiChannelMemorySystem] currentClockCycle = 2182
current clock cycle = 2182
current clock cycle = 2182
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3274
[MultiChannelMemorySystem] currentClockCycle = 2182
current clock cycle = 2183
current clock cycle = 2183
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3275
[MultiChannelMemorySystem] currentClockCycle = 2183
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2183
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2184
current clock cycle = 2184
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3276
[MultiChannelMemorySystem] currentClockCycle = 2184
current clock cycle = 2184
current clock cycle = 2184
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3277
[MultiChannelMemorySystem] currentClockCycle = 2184
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2185
current clock cycle = 2185
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3278
[MultiChannelMemorySystem] currentClockCycle = 2185
current clock cycle = 2186
current clock cycle = 2186
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3279
[MultiChannelMemorySystem] currentClockCycle = 2186
current clock cycle = 2186
current clock cycle = 2186
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3280
[MultiChannelMemorySystem] currentClockCycle = 2186
current clock cycle = 2187
current clock cycle = 2187
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3281
[MultiChannelMemorySystem] currentClockCycle = 2187
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2187
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2188
current clock cycle = 2188
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3282
[MultiChannelMemorySystem] currentClockCycle = 2188
current clock cycle = 2188
current clock cycle = 2188
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3283
[MultiChannelMemorySystem] currentClockCycle = 2188
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2189
current clock cycle = 2189
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3284
[MultiChannelMemorySystem] currentClockCycle = 2189
current clock cycle = 2190
current clock cycle = 2190
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3285
[MultiChannelMemorySystem] currentClockCycle = 2190
current clock cycle = 2190
current clock cycle = 2190
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3286
[MultiChannelMemorySystem] currentClockCycle = 2190
current clock cycle = 2191
current clock cycle = 2191
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3287
[MultiChannelMemorySystem] currentClockCycle = 2191
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2191
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2192
current clock cycle = 2192
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3288
[MultiChannelMemorySystem] currentClockCycle = 2192
current clock cycle = 2192
current clock cycle = 2192
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3289
[MultiChannelMemorySystem] currentClockCycle = 2192
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2193
current clock cycle = 2193
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3290
[MultiChannelMemorySystem] currentClockCycle = 2193
current clock cycle = 2194
current clock cycle = 2194
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3291
[MultiChannelMemorySystem] currentClockCycle = 2194
current clock cycle = 2194
current clock cycle = 2194
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3292
[MultiChannelMemorySystem] currentClockCycle = 2194
current clock cycle = 2195
current clock cycle = 2195
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3293
[MultiChannelMemorySystem] currentClockCycle = 2195
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2195
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2196
current clock cycle = 2196
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3294
[MultiChannelMemorySystem] currentClockCycle = 2196
current clock cycle = 2196
current clock cycle = 2196
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3295
[MultiChannelMemorySystem] currentClockCycle = 2196
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2197
current clock cycle = 2197
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3296
[MultiChannelMemorySystem] currentClockCycle = 2197
current clock cycle = 2198
current clock cycle = 2198
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3297
[MultiChannelMemorySystem] currentClockCycle = 2198
current clock cycle = 2198
current clock cycle = 2198
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3298
[MultiChannelMemorySystem] currentClockCycle = 2198
current clock cycle = 2199
current clock cycle = 2199
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3299
[MultiChannelMemorySystem] currentClockCycle = 2199
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2199
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2200
current clock cycle = 2200
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3300
[MultiChannelMemorySystem] currentClockCycle = 2200
current clock cycle = 2200
current clock cycle = 2200
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3301
[MultiChannelMemorySystem] currentClockCycle = 2200
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2201
current clock cycle = 2201
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3302
[MultiChannelMemorySystem] currentClockCycle = 2201
current clock cycle = 2202
current clock cycle = 2202
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3303
[MultiChannelMemorySystem] currentClockCycle = 2202
current clock cycle = 2202
current clock cycle = 2202
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3304
[MultiChannelMemorySystem] currentClockCycle = 2202
current clock cycle = 2203
current clock cycle = 2203
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3305
[MultiChannelMemorySystem] currentClockCycle = 2203
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2203
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2204
current clock cycle = 2204
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3306
[MultiChannelMemorySystem] currentClockCycle = 2204
current clock cycle = 2204
current clock cycle = 2204
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3307
[MultiChannelMemorySystem] currentClockCycle = 2204
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2205
current clock cycle = 2205
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3308
[MultiChannelMemorySystem] currentClockCycle = 2205
current clock cycle = 2206
current clock cycle = 2206
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3309
[MultiChannelMemorySystem] currentClockCycle = 2206
current clock cycle = 2206
current clock cycle = 2206
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3310
[MultiChannelMemorySystem] currentClockCycle = 2206
current clock cycle = 2207
current clock cycle = 2207
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3311
[MultiChannelMemorySystem] currentClockCycle = 2207
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2207
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2208
current clock cycle = 2208
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3312
[MultiChannelMemorySystem] currentClockCycle = 2208
current clock cycle = 2208
current clock cycle = 2208
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3313
[MultiChannelMemorySystem] currentClockCycle = 2208
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2209
current clock cycle = 2209
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3314
[MultiChannelMemorySystem] currentClockCycle = 2209
current clock cycle = 2210
current clock cycle = 2210
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3315
[MultiChannelMemorySystem] currentClockCycle = 2210
current clock cycle = 2210
current clock cycle = 2210
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3316
[MultiChannelMemorySystem] currentClockCycle = 2210
current clock cycle = 2211
current clock cycle = 2211
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3317
[MultiChannelMemorySystem] currentClockCycle = 2211
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2211
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2212
current clock cycle = 2212
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3318
[MultiChannelMemorySystem] currentClockCycle = 2212
current clock cycle = 2212
current clock cycle = 2212
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3319
[MultiChannelMemorySystem] currentClockCycle = 2212
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2213
current clock cycle = 2213
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3320
[MultiChannelMemorySystem] currentClockCycle = 2213
current clock cycle = 2214
current clock cycle = 2214
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3321
[MultiChannelMemorySystem] currentClockCycle = 2214
current clock cycle = 2214
current clock cycle = 2214
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3322
[MultiChannelMemorySystem] currentClockCycle = 2214
current clock cycle = 2215
current clock cycle = 2215
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3323
[MultiChannelMemorySystem] currentClockCycle = 2215
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2215
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2216
current clock cycle = 2216
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3324
[MultiChannelMemorySystem] currentClockCycle = 2216
current clock cycle = 2216
current clock cycle = 2216
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3325
[MultiChannelMemorySystem] currentClockCycle = 2216
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2217
current clock cycle = 2217
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3326
[MultiChannelMemorySystem] currentClockCycle = 2217
current clock cycle = 2218
current clock cycle = 2218
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3327
[MultiChannelMemorySystem] currentClockCycle = 2218
current clock cycle = 2218
current clock cycle = 2218
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3328
[MultiChannelMemorySystem] currentClockCycle = 2218
current clock cycle = 2219
current clock cycle = 2219
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3329
[MultiChannelMemorySystem] currentClockCycle = 2219
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2219
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2220
current clock cycle = 2220
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3330
[MultiChannelMemorySystem] currentClockCycle = 2220
current clock cycle = 2220
current clock cycle = 2220
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3331
[MultiChannelMemorySystem] currentClockCycle = 2220
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2221
current clock cycle = 2221
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3332
[MultiChannelMemorySystem] currentClockCycle = 2221
current clock cycle = 2222
current clock cycle = 2222
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3333
[MultiChannelMemorySystem] currentClockCycle = 2222
current clock cycle = 2222
current clock cycle = 2222
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3334
[MultiChannelMemorySystem] currentClockCycle = 2222
current clock cycle = 2223
current clock cycle = 2223
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3335
[MultiChannelMemorySystem] currentClockCycle = 2223
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2223
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2224
current clock cycle = 2224
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3336
[MultiChannelMemorySystem] currentClockCycle = 2224
current clock cycle = 2224
current clock cycle = 2224
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3337
[MultiChannelMemorySystem] currentClockCycle = 2224
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2225
current clock cycle = 2225
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3338
[MultiChannelMemorySystem] currentClockCycle = 2225
current clock cycle = 2226
current clock cycle = 2226
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3339
[MultiChannelMemorySystem] currentClockCycle = 2226
current clock cycle = 2226
current clock cycle = 2226
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3340
[MultiChannelMemorySystem] currentClockCycle = 2226
current clock cycle = 2227
current clock cycle = 2227
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3341
[MultiChannelMemorySystem] currentClockCycle = 2227
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2227
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2228
current clock cycle = 2228
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3342
[MultiChannelMemorySystem] currentClockCycle = 2228
current clock cycle = 2228
current clock cycle = 2228
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3343
[MultiChannelMemorySystem] currentClockCycle = 2228
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2229
current clock cycle = 2229
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3344
[MultiChannelMemorySystem] currentClockCycle = 2229
current clock cycle = 2230
current clock cycle = 2230
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3345
[MultiChannelMemorySystem] currentClockCycle = 2230
current clock cycle = 2230
current clock cycle = 2230
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3346
[MultiChannelMemorySystem] currentClockCycle = 2230
current clock cycle = 2231
current clock cycle = 2231
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3347
[MultiChannelMemorySystem] currentClockCycle = 2231
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2231
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2232
current clock cycle = 2232
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3348
[MultiChannelMemorySystem] currentClockCycle = 2232
current clock cycle = 2232
current clock cycle = 2232
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3349
[MultiChannelMemorySystem] currentClockCycle = 2232
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2233
current clock cycle = 2233
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3350
[MultiChannelMemorySystem] currentClockCycle = 2233
current clock cycle = 2234
current clock cycle = 2234
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3351
[MultiChannelMemorySystem] currentClockCycle = 2234
current clock cycle = 2234
current clock cycle = 2234
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3352
[MultiChannelMemorySystem] currentClockCycle = 2234
current clock cycle = 2235
current clock cycle = 2235
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3353
[MultiChannelMemorySystem] currentClockCycle = 2235
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2235
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2236
current clock cycle = 2236
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3354
[MultiChannelMemorySystem] currentClockCycle = 2236
current clock cycle = 2236
current clock cycle = 2236
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3355
[MultiChannelMemorySystem] currentClockCycle = 2236
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2237
current clock cycle = 2237
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3356
[MultiChannelMemorySystem] currentClockCycle = 2237
current clock cycle = 2238
current clock cycle = 2238
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3357
[MultiChannelMemorySystem] currentClockCycle = 2238
current clock cycle = 2238
current clock cycle = 2238
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3358
[MultiChannelMemorySystem] currentClockCycle = 2238
current clock cycle = 2239
current clock cycle = 2239
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3359
[MultiChannelMemorySystem] currentClockCycle = 2239
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2239
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2240
current clock cycle = 2240
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3360
[MultiChannelMemorySystem] currentClockCycle = 2240
current clock cycle = 2240
current clock cycle = 2240
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3361
[MultiChannelMemorySystem] currentClockCycle = 2240
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2241
current clock cycle = 2241
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3362
[MultiChannelMemorySystem] currentClockCycle = 2241
current clock cycle = 2242
current clock cycle = 2242
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3363
[MultiChannelMemorySystem] currentClockCycle = 2242
current clock cycle = 2242
current clock cycle = 2242
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3364
[MultiChannelMemorySystem] currentClockCycle = 2242
current clock cycle = 2243
current clock cycle = 2243
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3365
[MultiChannelMemorySystem] currentClockCycle = 2243
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2243
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2244
current clock cycle = 2244
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3366
[MultiChannelMemorySystem] currentClockCycle = 2244
current clock cycle = 2244
current clock cycle = 2244
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3367
[MultiChannelMemorySystem] currentClockCycle = 2244
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2245
current clock cycle = 2245
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3368
[MultiChannelMemorySystem] currentClockCycle = 2245
current clock cycle = 2246
current clock cycle = 2246
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3369
[MultiChannelMemorySystem] currentClockCycle = 2246
current clock cycle = 2246
current clock cycle = 2246
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3370
[MultiChannelMemorySystem] currentClockCycle = 2246
current clock cycle = 2247
current clock cycle = 2247
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3371
[MultiChannelMemorySystem] currentClockCycle = 2247
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2247
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2248
current clock cycle = 2248
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3372
[MultiChannelMemorySystem] currentClockCycle = 2248
current clock cycle = 2248
current clock cycle = 2248
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3373
[MultiChannelMemorySystem] currentClockCycle = 2248
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2249
current clock cycle = 2249
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3374
[MultiChannelMemorySystem] currentClockCycle = 2249
current clock cycle = 2250
current clock cycle = 2250
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3375
[MultiChannelMemorySystem] currentClockCycle = 2250
current clock cycle = 2250
current clock cycle = 2250
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3376
[MultiChannelMemorySystem] currentClockCycle = 2250
current clock cycle = 2251
current clock cycle = 2251
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3377
[MultiChannelMemorySystem] currentClockCycle = 2251
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2251
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2252
current clock cycle = 2252
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3378
[MultiChannelMemorySystem] currentClockCycle = 2252
current clock cycle = 2252
current clock cycle = 2252
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3379
[MultiChannelMemorySystem] currentClockCycle = 2252
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2253
current clock cycle = 2253
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3380
[MultiChannelMemorySystem] currentClockCycle = 2253
current clock cycle = 2254
current clock cycle = 2254
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3381
[MultiChannelMemorySystem] currentClockCycle = 2254
current clock cycle = 2254
current clock cycle = 2254
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3382
[MultiChannelMemorySystem] currentClockCycle = 2254
current clock cycle = 2255
current clock cycle = 2255
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3383
[MultiChannelMemorySystem] currentClockCycle = 2255
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2255
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2256
current clock cycle = 2256
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3384
[MultiChannelMemorySystem] currentClockCycle = 2256
current clock cycle = 2256
current clock cycle = 2256
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3385
[MultiChannelMemorySystem] currentClockCycle = 2256
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2257
current clock cycle = 2257
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3386
[MultiChannelMemorySystem] currentClockCycle = 2257
current clock cycle = 2258
current clock cycle = 2258
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3387
[MultiChannelMemorySystem] currentClockCycle = 2258
current clock cycle = 2258
current clock cycle = 2258
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3388
[MultiChannelMemorySystem] currentClockCycle = 2258
current clock cycle = 2259
current clock cycle = 2259
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3389
[MultiChannelMemorySystem] currentClockCycle = 2259
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2259
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2260
current clock cycle = 2260
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3390
[MultiChannelMemorySystem] currentClockCycle = 2260
current clock cycle = 2260
current clock cycle = 2260
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3391
[MultiChannelMemorySystem] currentClockCycle = 2260
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2261
current clock cycle = 2261
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3392
[MultiChannelMemorySystem] currentClockCycle = 2261
current clock cycle = 2262
current clock cycle = 2262
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3393
[MultiChannelMemorySystem] currentClockCycle = 2262
current clock cycle = 2262
current clock cycle = 2262
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3394
[MultiChannelMemorySystem] currentClockCycle = 2262
current clock cycle = 2263
current clock cycle = 2263
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3395
[MultiChannelMemorySystem] currentClockCycle = 2263
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2263
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2264
current clock cycle = 2264
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3396
[MultiChannelMemorySystem] currentClockCycle = 2264
current clock cycle = 2264
current clock cycle = 2264
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3397
[MultiChannelMemorySystem] currentClockCycle = 2264
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2265
current clock cycle = 2265
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3398
[MultiChannelMemorySystem] currentClockCycle = 2265
current clock cycle = 2266
current clock cycle = 2266
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3399
[MultiChannelMemorySystem] currentClockCycle = 2266
current clock cycle = 2266
current clock cycle = 2266
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3400
[MultiChannelMemorySystem] currentClockCycle = 2266
current clock cycle = 2267
current clock cycle = 2267
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3401
[MultiChannelMemorySystem] currentClockCycle = 2267
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2267
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2268
current clock cycle = 2268
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3402
[MultiChannelMemorySystem] currentClockCycle = 2268
current clock cycle = 2268
current clock cycle = 2268
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3403
[MultiChannelMemorySystem] currentClockCycle = 2268
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2269
current clock cycle = 2269
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3404
[MultiChannelMemorySystem] currentClockCycle = 2269
current clock cycle = 2270
current clock cycle = 2270
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3405
[MultiChannelMemorySystem] currentClockCycle = 2270
current clock cycle = 2270
current clock cycle = 2270
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3406
[MultiChannelMemorySystem] currentClockCycle = 2270
current clock cycle = 2271
current clock cycle = 2271
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3407
[MultiChannelMemorySystem] currentClockCycle = 2271
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2271
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2272
current clock cycle = 2272
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3408
[MultiChannelMemorySystem] currentClockCycle = 2272
current clock cycle = 2272
current clock cycle = 2272
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3409
[MultiChannelMemorySystem] currentClockCycle = 2272
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2273
current clock cycle = 2273
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3410
[MultiChannelMemorySystem] currentClockCycle = 2273
current clock cycle = 2274
current clock cycle = 2274
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3411
[MultiChannelMemorySystem] currentClockCycle = 2274
current clock cycle = 2274
current clock cycle = 2274
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3412
[MultiChannelMemorySystem] currentClockCycle = 2274
current clock cycle = 2275
current clock cycle = 2275
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3413
[MultiChannelMemorySystem] currentClockCycle = 2275
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2275
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2276
current clock cycle = 2276
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3414
[MultiChannelMemorySystem] currentClockCycle = 2276
current clock cycle = 2276
current clock cycle = 2276
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3415
[MultiChannelMemorySystem] currentClockCycle = 2276
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2277
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3416
current clock cycle = 2277
[MultiChannelMemorySystem] currentClockCycle = 2277
current clock cycle = 2278
current clock cycle = 2278
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3417
[MultiChannelMemorySystem] currentClockCycle = 2278
current clock cycle = 2278
current clock cycle = 2278
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3418
[MultiChannelMemorySystem] currentClockCycle = 2278
current clock cycle = 2279
current clock cycle = 2279
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3419
[MultiChannelMemorySystem] currentClockCycle = 2279
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2279
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2280
current clock cycle = 2280
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3420
[MultiChannelMemorySystem] currentClockCycle = 2280
current clock cycle = 2280
current clock cycle = 2280
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3421
[MultiChannelMemorySystem] currentClockCycle = 2280
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2281
current clock cycle = 2281
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3422
[MultiChannelMemorySystem] currentClockCycle = 2281
current clock cycle = 2282
current clock cycle = 2282
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3423
[MultiChannelMemorySystem] currentClockCycle = 2282
current clock cycle = 2282
current clock cycle = 2282
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3424
[MultiChannelMemorySystem] currentClockCycle = 2282
current clock cycle = 2283
current clock cycle = 2283
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3425
[MultiChannelMemorySystem] currentClockCycle = 2283
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2283
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2284
current clock cycle = 2284
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3426
[MultiChannelMemorySystem] currentClockCycle = 2284
current clock cycle = 2284
current clock cycle = 2284
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3427
[MultiChannelMemorySystem] currentClockCycle = 2284
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2285
current clock cycle = 2285
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3428
[MultiChannelMemorySystem] currentClockCycle = 2285
current clock cycle = 2286
current clock cycle = 2286
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3429
[MultiChannelMemorySystem] currentClockCycle = 2286
current clock cycle = 2286
current clock cycle = 2286
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3430
[MultiChannelMemorySystem] currentClockCycle = 2286
current clock cycle = 2287
current clock cycle = 2287
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3431
[MultiChannelMemorySystem] currentClockCycle = 2287
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2287
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2288
current clock cycle = 2288
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3432
[MultiChannelMemorySystem] currentClockCycle = 2288
current clock cycle = 2288
current clock cycle = 2288
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3433
[MultiChannelMemorySystem] currentClockCycle = 2288
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2289
current clock cycle = 2289
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3434
[MultiChannelMemorySystem] currentClockCycle = 2289
current clock cycle = 2290
current clock cycle = 2290
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3435
[MultiChannelMemorySystem] currentClockCycle = 2290
current clock cycle = 2290
current clock cycle = 2290
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3436
[MultiChannelMemorySystem] currentClockCycle = 2290
current clock cycle = 2291
current clock cycle = 2291
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3437
[MultiChannelMemorySystem] currentClockCycle = 2291
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2291
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2292
current clock cycle = 2292
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3438
[MultiChannelMemorySystem] currentClockCycle = 2292
current clock cycle = 2292
current clock cycle = 2292
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3439
[MultiChannelMemorySystem] currentClockCycle = 2292
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2293
current clock cycle = 2293
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3440
[MultiChannelMemorySystem] currentClockCycle = 2293
current clock cycle = 2294
current clock cycle = 2294
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3441
[MultiChannelMemorySystem] currentClockCycle = 2294
current clock cycle = 2294
current clock cycle = 2294
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3442
[MultiChannelMemorySystem] currentClockCycle = 2294
current clock cycle = 2295
current clock cycle = 2295
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3443
[MultiChannelMemorySystem] currentClockCycle = 2295
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2295
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2296
current clock cycle = 2296
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3444
[MultiChannelMemorySystem] currentClockCycle = 2296
current clock cycle = 2296
current clock cycle = 2296
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3445
[MultiChannelMemorySystem] currentClockCycle = 2296
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2297
current clock cycle = 2297
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3446
[MultiChannelMemorySystem] currentClockCycle = 2297
current clock cycle = 2298
current clock cycle = 2298
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3447
[MultiChannelMemorySystem] currentClockCycle = 2298
current clock cycle = 2298
current clock cycle = 2298
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3448
[MultiChannelMemorySystem] currentClockCycle = 2298
current clock cycle = 2299
current clock cycle = 2299
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3449
[MultiChannelMemorySystem] currentClockCycle = 2299
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2299
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2300
current clock cycle = 2300
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3450
[MultiChannelMemorySystem] currentClockCycle = 2300
current clock cycle = 2300
current clock cycle = 2300
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3451
[MultiChannelMemorySystem] currentClockCycle = 2300
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2301
current clock cycle = 2301
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3452
[MultiChannelMemorySystem] currentClockCycle = 2301
current clock cycle = 2302
current clock cycle = 2302
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3453
[MultiChannelMemorySystem] currentClockCycle = 2302
current clock cycle = 2302
current clock cycle = 2302
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3454
[MultiChannelMemorySystem] currentClockCycle = 2302
current clock cycle = 2303
current clock cycle = 2303
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3455
[MultiChannelMemorySystem] currentClockCycle = 2303
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2303
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2304
current clock cycle = 2304
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3456
[MultiChannelMemorySystem] currentClockCycle = 2304
current clock cycle = 2304
current clock cycle = 2304
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3457
[MultiChannelMemorySystem] currentClockCycle = 2304
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2305
current clock cycle = 2305
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3458
[MultiChannelMemorySystem] currentClockCycle = 2305
current clock cycle = 2306
current clock cycle = 2306
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3459
[MultiChannelMemorySystem] currentClockCycle = 2306
current clock cycle = 2306
current clock cycle = 2306
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3460
[MultiChannelMemorySystem] currentClockCycle = 2306
current clock cycle = 2307
current clock cycle = 2307
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3461
[MultiChannelMemorySystem] currentClockCycle = 2307
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2307
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2308
current clock cycle = 2308
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3462
[MultiChannelMemorySystem] currentClockCycle = 2308
current clock cycle = 2308
current clock cycle = 2308
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3463
[MultiChannelMemorySystem] currentClockCycle = 2308
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2309
current clock cycle = 2309
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3464
[MultiChannelMemorySystem] currentClockCycle = 2309
current clock cycle = 2310
current clock cycle = 2310
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3465
[MultiChannelMemorySystem] currentClockCycle = 2310
current clock cycle = 2310
current clock cycle = 2310
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3466
[MultiChannelMemorySystem] currentClockCycle = 2310
current clock cycle = 2311
current clock cycle = 2311
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3467
[MultiChannelMemorySystem] currentClockCycle = 2311
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2311
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2312
current clock cycle = 2312
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3468
[MultiChannelMemorySystem] currentClockCycle = 2312
current clock cycle = 2312
current clock cycle = 2312
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3469
[MultiChannelMemorySystem] currentClockCycle = 2312
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2313
current clock cycle = 2313
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3470
[MultiChannelMemorySystem] currentClockCycle = 2313
current clock cycle = 2314
current clock cycle = 2314
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3471
[MultiChannelMemorySystem] currentClockCycle = 2314
current clock cycle = 2314
current clock cycle = 2314
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3472
[MultiChannelMemorySystem] currentClockCycle = 2314
current clock cycle = 2315
current clock cycle = 2315
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3473
[MultiChannelMemorySystem] currentClockCycle = 2315
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2315
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2316
current clock cycle = 2316
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3474
[MultiChannelMemorySystem] currentClockCycle = 2316
current clock cycle = 2316
current clock cycle = 2316
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3475
[MultiChannelMemorySystem] currentClockCycle = 2316
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2317
current clock cycle = 2317
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3476
[MultiChannelMemorySystem] currentClockCycle = 2317
current clock cycle = 2318
current clock cycle = 2318
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3477
[MultiChannelMemorySystem] currentClockCycle = 2318
current clock cycle = 2318
current clock cycle = 2318
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3478
[MultiChannelMemorySystem] currentClockCycle = 2318
current clock cycle = 2319
current clock cycle = 2319
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3479
[MultiChannelMemorySystem] currentClockCycle = 2319
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2319
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2320
current clock cycle = 2320
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3480
[MultiChannelMemorySystem] currentClockCycle = 2320
current clock cycle = 2320
current clock cycle = 2320
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3481
[MultiChannelMemorySystem] currentClockCycle = 2320
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2320
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 2321
size of rdataVec is 0 
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3482
current clock cycle = 2321
[MultiChannelMemorySystem] currentClockCycle = 2321
current clock cycle = 2322
current clock cycle = 2322
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3483
[MultiChannelMemorySystem] currentClockCycle = 2322
current clock cycle = 2322
current clock cycle = 2322
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3484
[MultiChannelMemorySystem] currentClockCycle = 2322
current clock cycle = 2323
current clock cycle = 2323
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3485
[MultiChannelMemorySystem] currentClockCycle = 2323
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2323
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2324
current clock cycle = 2324
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3486
[MultiChannelMemorySystem] currentClockCycle = 2324
current clock cycle = 2324
current clock cycle = 2324
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3487
[MultiChannelMemorySystem] currentClockCycle = 2324
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2325
current clock cycle = 2325
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3488
[MultiChannelMemorySystem] currentClockCycle = 2325
current clock cycle = 2326
current clock cycle = 2326
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3489
[MultiChannelMemorySystem] currentClockCycle = 2326
current clock cycle = 2326
current clock cycle = 2326
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3490
[MultiChannelMemorySystem] currentClockCycle = 2326
current clock cycle = 2327
current clock cycle = 2327
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3491
[MultiChannelMemorySystem] currentClockCycle = 2327
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2327
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2328
current clock cycle = 2328
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3492
[MultiChannelMemorySystem] currentClockCycle = 2328
current clock cycle = 2328
current clock cycle = 2328
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3493
[MultiChannelMemorySystem] currentClockCycle = 2328
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2329
current clock cycle = 2329
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3494
[MultiChannelMemorySystem] currentClockCycle = 2329
current clock cycle = 2330
current clock cycle = 2330
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3495
[MultiChannelMemorySystem] currentClockCycle = 2330
current clock cycle = 2330
current clock cycle = 2330
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3496
[MultiChannelMemorySystem] currentClockCycle = 2330
current clock cycle = 2331
current clock cycle = 2331
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3497
[MultiChannelMemorySystem] currentClockCycle = 2331
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2331
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2332
current clock cycle = 2332
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3498
[MultiChannelMemorySystem] currentClockCycle = 2332
current clock cycle = 2332
current clock cycle = 2332
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3499
[MultiChannelMemorySystem] currentClockCycle = 2332
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2333
current clock cycle = 2333
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3500
[MultiChannelMemorySystem] currentClockCycle = 2333
current clock cycle = 2334
current clock cycle = 2334
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3501
[MultiChannelMemorySystem] currentClockCycle = 2334
current clock cycle = 2334
current clock cycle = 2334
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3502
[MultiChannelMemorySystem] currentClockCycle = 2334
current clock cycle = 2335
current clock cycle = 2335
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3503
[MultiChannelMemorySystem] currentClockCycle = 2335
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2335
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2336
current clock cycle = 2336
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3504
[MultiChannelMemorySystem] currentClockCycle = 2336
current clock cycle = 2336
current clock cycle = 2336
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3505
[MultiChannelMemorySystem] currentClockCycle = 2336
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2337
current clock cycle = 2337
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3506
[MultiChannelMemorySystem] currentClockCycle = 2337
current clock cycle = 2338
current clock cycle = 2338
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3507
[MultiChannelMemorySystem] currentClockCycle = 2338
current clock cycle = 2338
current clock cycle = 2338
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3508
[MultiChannelMemorySystem] currentClockCycle = 2338
current clock cycle = 2339
current clock cycle = 2339
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3509
[MultiChannelMemorySystem] currentClockCycle = 2339
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2339
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2340
current clock cycle = 2340
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3510
[MultiChannelMemorySystem] currentClockCycle = 2340
current clock cycle = 2340
current clock cycle = 2340
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3511
[MultiChannelMemorySystem] currentClockCycle = 2340
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2340
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2341
current clock cycle = 2341
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3512
[MultiChannelMemorySystem] currentClockCycle = 2341
current clock cycle = 2342
current clock cycle = 2342
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3513
[MultiChannelMemorySystem] currentClockCycle = 2342
current clock cycle = 2342
current clock cycle = 2342
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3514
[MultiChannelMemorySystem] currentClockCycle = 2342
current clock cycle = 2343
current clock cycle = 2343
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3515
[MultiChannelMemorySystem] currentClockCycle = 2343
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2343
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2344
current clock cycle = 2344
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3516
[MultiChannelMemorySystem] currentClockCycle = 2344
current clock cycle = 2344
current clock cycle = 2344
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3517
[MultiChannelMemorySystem] currentClockCycle = 2344
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2344
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2345
current clock cycle = 2345
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3518
[MultiChannelMemorySystem] currentClockCycle = 2345
current clock cycle = 2346
current clock cycle = 2346
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3519
[MultiChannelMemorySystem] currentClockCycle = 2346
current clock cycle = 2346
current clock cycle = 2346
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3520
[MultiChannelMemorySystem] currentClockCycle = 2346
current clock cycle = 2347
current clock cycle = 2347
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3521
[MultiChannelMemorySystem] currentClockCycle = 2347
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2347
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2348
current clock cycle = 2348
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3522
[MultiChannelMemorySystem] currentClockCycle = 2348
current clock cycle = 2348
current clock cycle = 2348
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3523
[MultiChannelMemorySystem] currentClockCycle = 2348
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2348
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2349
current clock cycle = 2349
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3524
[MultiChannelMemorySystem] currentClockCycle = 2349
current clock cycle = 2350
current clock cycle = 2350
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3525
[MultiChannelMemorySystem] currentClockCycle = 2350
current clock cycle = 2350
current clock cycle = 2350
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3526
[MultiChannelMemorySystem] currentClockCycle = 2350
current clock cycle = 2351
current clock cycle = 2351
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3527
[MultiChannelMemorySystem] currentClockCycle = 2351
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2351
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2352
current clock cycle = 2352
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3528
[MultiChannelMemorySystem] currentClockCycle = 2352
current clock cycle = 2352
current clock cycle = 2352
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3529
[MultiChannelMemorySystem] currentClockCycle = 2352
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2352
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2353
current clock cycle = 2353
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3530
[MultiChannelMemorySystem] currentClockCycle = 2353
current clock cycle = 2354
current clock cycle = 2354
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3531
[MultiChannelMemorySystem] currentClockCycle = 2354
current clock cycle = 2354
current clock cycle = 2354
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3532
[MultiChannelMemorySystem] currentClockCycle = 2354
current clock cycle = 2355
current clock cycle = 2355
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3533
[MultiChannelMemorySystem] currentClockCycle = 2355
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2355
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2356
current clock cycle = 2356
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3534
[MultiChannelMemorySystem] currentClockCycle = 2356
current clock cycle = 2356
current clock cycle = 2356
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3535
[MultiChannelMemorySystem] currentClockCycle = 2356
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2356
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2357
current clock cycle = 2357
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3536
[MultiChannelMemorySystem] currentClockCycle = 2357
current clock cycle = 2358
current clock cycle = 2358
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3537
[MultiChannelMemorySystem] currentClockCycle = 2358
current clock cycle = 2358
current clock cycle = 2358
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3538
[MultiChannelMemorySystem] currentClockCycle = 2358
current clock cycle = 2359
current clock cycle = 2359
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3539
[MultiChannelMemorySystem] currentClockCycle = 2359
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2359
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2360
current clock cycle = 2360
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3540
[MultiChannelMemorySystem] currentClockCycle = 2360
current clock cycle = 2360
current clock cycle = 2360
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3541
[MultiChannelMemorySystem] currentClockCycle = 2360
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2360
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2361
current clock cycle = 2361
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3542
[MultiChannelMemorySystem] currentClockCycle = 2361
current clock cycle = 2362
current clock cycle = 2362
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3543
[MultiChannelMemorySystem] currentClockCycle = 2362
current clock cycle = 2362
current clock cycle = 2362
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3544
[MultiChannelMemorySystem] currentClockCycle = 2362
current clock cycle = 2363
current clock cycle = 2363
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3545
[MultiChannelMemorySystem] currentClockCycle = 2363
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2363
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2364
current clock cycle = 2364
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3546
[MultiChannelMemorySystem] currentClockCycle = 2364
current clock cycle = 2364
current clock cycle = 2364
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3547
[MultiChannelMemorySystem] currentClockCycle = 2364
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2364
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2365
current clock cycle = 2365
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3548
[MultiChannelMemorySystem] currentClockCycle = 2365
current clock cycle = 2366
current clock cycle = 2366
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3549
[MultiChannelMemorySystem] currentClockCycle = 2366
current clock cycle = 2366
current clock cycle = 2366
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3550
[MultiChannelMemorySystem] currentClockCycle = 2366
current clock cycle = 2367
current clock cycle = 2367
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3551
[MultiChannelMemorySystem] currentClockCycle = 2367
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2367
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2368
current clock cycle = 2368
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3552
[MultiChannelMemorySystem] currentClockCycle = 2368
current clock cycle = 2368
current clock cycle = 2368
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3553
[MultiChannelMemorySystem] currentClockCycle = 2368
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2368
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2369
current clock cycle = 2369
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3554
[MultiChannelMemorySystem] currentClockCycle = 2369
current clock cycle = 2370
current clock cycle = 2370
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3555
[MultiChannelMemorySystem] currentClockCycle = 2370
current clock cycle = 2370
current clock cycle = 2370
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3556
[MultiChannelMemorySystem] currentClockCycle = 2370
current clock cycle = 2371
current clock cycle = 2371
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3557
[MultiChannelMemorySystem] currentClockCycle = 2371
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2371
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2372
current clock cycle = 2372
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3558
[MultiChannelMemorySystem] currentClockCycle = 2372
current clock cycle = 2372
current clock cycle = 2372
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3559
[MultiChannelMemorySystem] currentClockCycle = 2372
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2372
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2373
current clock cycle = 2373
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3560
[MultiChannelMemorySystem] currentClockCycle = 2373
current clock cycle = 2374
current clock cycle = 2374
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3561
[MultiChannelMemorySystem] currentClockCycle = 2374
current clock cycle = 2374
current clock cycle = 2374
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3562
[MultiChannelMemorySystem] currentClockCycle = 2374
current clock cycle = 2375
current clock cycle = 2375
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3563
[MultiChannelMemorySystem] currentClockCycle = 2375
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2375
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2376
current clock cycle = 2376
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3564
[MultiChannelMemorySystem] currentClockCycle = 2376
current clock cycle = 2376
current clock cycle = 2376
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3565
[MultiChannelMemorySystem] currentClockCycle = 2376
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2376
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2377
current clock cycle = 2377
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3566
[MultiChannelMemorySystem] currentClockCycle = 2377
current clock cycle = 2378
current clock cycle = 2378
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3567
[MultiChannelMemorySystem] currentClockCycle = 2378
current clock cycle = 2378
current clock cycle = 2378
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3568
[MultiChannelMemorySystem] currentClockCycle = 2378
current clock cycle = 2379
current clock cycle = 2379
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3569
[MultiChannelMemorySystem] currentClockCycle = 2379
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2379
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2380
current clock cycle = 2380
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3570
[MultiChannelMemorySystem] currentClockCycle = 2380
current clock cycle = 2380
current clock cycle = 2380
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3571
[MultiChannelMemorySystem] currentClockCycle = 2380
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2380
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2381
current clock cycle = 2381
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3572
[MultiChannelMemorySystem] currentClockCycle = 2381
current clock cycle = 2382
current clock cycle = 2382
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3573
[MultiChannelMemorySystem] currentClockCycle = 2382
current clock cycle = 2382
current clock cycle = 2382
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3574
[MultiChannelMemorySystem] currentClockCycle = 2382
current clock cycle = 2383
current clock cycle = 2383
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3575
[MultiChannelMemorySystem] currentClockCycle = 2383
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2383
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2384
current clock cycle = 2384
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3576
[MultiChannelMemorySystem] currentClockCycle = 2384
current clock cycle = 2384
current clock cycle = 2384
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3577
[MultiChannelMemorySystem] currentClockCycle = 2384
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2384
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2385
current clock cycle = 2385
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3578
[MultiChannelMemorySystem] currentClockCycle = 2385
current clock cycle = 2386
current clock cycle = 2386
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3579
[MultiChannelMemorySystem] currentClockCycle = 2386
current clock cycle = 2386
current clock cycle = 2386
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3580
[MultiChannelMemorySystem] currentClockCycle = 2386
current clock cycle = 2387
current clock cycle = 2387
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3581
[MultiChannelMemorySystem] currentClockCycle = 2387
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2387
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2388
current clock cycle = 2388
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3582
[MultiChannelMemorySystem] currentClockCycle = 2388
current clock cycle = 2388
current clock cycle = 2388
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3583
[MultiChannelMemorySystem] currentClockCycle = 2388
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2388
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2389
current clock cycle = 2389
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3584
[MultiChannelMemorySystem] currentClockCycle = 2389
current clock cycle = 2390
current clock cycle = 2390
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3585
[MultiChannelMemorySystem] currentClockCycle = 2390
current clock cycle = 2390
current clock cycle = 2390
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3586
[MultiChannelMemorySystem] currentClockCycle = 2390
current clock cycle = 2391
current clock cycle = 2391
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3587
[MultiChannelMemorySystem] currentClockCycle = 2391
[Callback] read complete: channel = 0, address = 0x1000, cycle = 2391
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2392
current clock cycle = 2392
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3588
[MultiChannelMemorySystem] currentClockCycle = 2392
current clock cycle = 2392
current clock cycle = 2392
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3589
[MultiChannelMemorySystem] currentClockCycle = 2392
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2392
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2393
current clock cycle = 2393
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3590
[MultiChannelMemorySystem] currentClockCycle = 2393
current clock cycle = 2394
current clock cycle = 2394
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3591
[MultiChannelMemorySystem] currentClockCycle = 2394
current clock cycle = 2394
current clock cycle = 2394
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3592
[MultiChannelMemorySystem] currentClockCycle = 2394
current clock cycle = 2395
current clock cycle = 2395
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3593
[MultiChannelMemorySystem] currentClockCycle = 2395
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2395
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2396
current clock cycle = 2396
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3594
[MultiChannelMemorySystem] currentClockCycle = 2396
current clock cycle = 2396
current clock cycle = 2396
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3595
[MultiChannelMemorySystem] currentClockCycle = 2396
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2396
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2397
current clock cycle = 2397
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3596
[MultiChannelMemorySystem] currentClockCycle = 2397
current clock cycle = 2398
current clock cycle = 2398
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3597
[MultiChannelMemorySystem] currentClockCycle = 2398
current clock cycle = 2398
current clock cycle = 2398
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3598
[MultiChannelMemorySystem] currentClockCycle = 2398
current clock cycle = 2399
current clock cycle = 2399
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3599
[MultiChannelMemorySystem] currentClockCycle = 2399
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2399
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2400
current clock cycle = 2400
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3600
[MultiChannelMemorySystem] currentClockCycle = 2400
current clock cycle = 2400
current clock cycle = 2400
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3601
[MultiChannelMemorySystem] currentClockCycle = 2400
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2400
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2401
current clock cycle = 2401
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3602
[MultiChannelMemorySystem] currentClockCycle = 2401
current clock cycle = 2402
current clock cycle = 2402
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3603
[MultiChannelMemorySystem] currentClockCycle = 2402
current clock cycle = 2402
current clock cycle = 2402
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3604
[MultiChannelMemorySystem] currentClockCycle = 2402
current clock cycle = 2403
current clock cycle = 2403
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3605
[MultiChannelMemorySystem] currentClockCycle = 2403
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2403
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2404
current clock cycle = 2404
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3606
[MultiChannelMemorySystem] currentClockCycle = 2404
current clock cycle = 2404
current clock cycle = 2404
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3607
[MultiChannelMemorySystem] currentClockCycle = 2404
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2405
current clock cycle = 2405
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3608
[MultiChannelMemorySystem] currentClockCycle = 2405
current clock cycle = 2406
current clock cycle = 2406
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3609
[MultiChannelMemorySystem] currentClockCycle = 2406
current clock cycle = 2406
current clock cycle = 2406
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3610
[MultiChannelMemorySystem] currentClockCycle = 2406
current clock cycle = 2407
current clock cycle = 2407
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3611
[MultiChannelMemorySystem] currentClockCycle = 2407
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2407
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2408
current clock cycle = 2408
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3612
[MultiChannelMemorySystem] currentClockCycle = 2408
current clock cycle = 2408
current clock cycle = 2408
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3613
[MultiChannelMemorySystem] currentClockCycle = 2408
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2409
current clock cycle = 2409
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3614
[MultiChannelMemorySystem] currentClockCycle = 2409
current clock cycle = 2410
current clock cycle = 2410
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3615
[MultiChannelMemorySystem] currentClockCycle = 2410
current clock cycle = 2410
current clock cycle = 2410
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3616
[MultiChannelMemorySystem] currentClockCycle = 2410
current clock cycle = 2411
current clock cycle = 2411
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3617
[MultiChannelMemorySystem] currentClockCycle = 2411
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2411
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2412
current clock cycle = 2412
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3618
[MultiChannelMemorySystem] currentClockCycle = 2412
current clock cycle = 2412
current clock cycle = 2412
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3619
[MultiChannelMemorySystem] currentClockCycle = 2412
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2412
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2413
current clock cycle = 2413
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3620
[MultiChannelMemorySystem] currentClockCycle = 2413
current clock cycle = 2414
current clock cycle = 2414
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3621
[MultiChannelMemorySystem] currentClockCycle = 2414
current clock cycle = 2414
current clock cycle = 2414
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3622
[MultiChannelMemorySystem] currentClockCycle = 2414
current clock cycle = 2415
current clock cycle = 2415
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3623
[MultiChannelMemorySystem] currentClockCycle = 2415
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2415
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2416
current clock cycle = 2416
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3624
[MultiChannelMemorySystem] currentClockCycle = 2416
current clock cycle = 2416
current clock cycle = 2416
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3625
[MultiChannelMemorySystem] currentClockCycle = 2416
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2416
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2417
current clock cycle = 2417
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3626
[MultiChannelMemorySystem] currentClockCycle = 2417
current clock cycle = 2418
current clock cycle = 2418
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3627
[MultiChannelMemorySystem] currentClockCycle = 2418
current clock cycle = 2418
current clock cycle = 2418
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3628
[MultiChannelMemorySystem] currentClockCycle = 2418
current clock cycle = 2419
current clock cycle = 2419
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3629
[MultiChannelMemorySystem] currentClockCycle = 2419
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2419
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2420
current clock cycle = 2420
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3630
[MultiChannelMemorySystem] currentClockCycle = 2420
current clock cycle = 2420
current clock cycle = 2420
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3631
[MultiChannelMemorySystem] currentClockCycle = 2420
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2420
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2421
current clock cycle = 2421
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3632
[MultiChannelMemorySystem] currentClockCycle = 2421
current clock cycle = 2422
current clock cycle = 2422
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3633
[MultiChannelMemorySystem] currentClockCycle = 2422
current clock cycle = 2422
current clock cycle = 2422
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3634
[MultiChannelMemorySystem] currentClockCycle = 2422
current clock cycle = 2423
current clock cycle = 2423
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3635
[MultiChannelMemorySystem] currentClockCycle = 2423
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2423
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2424
current clock cycle = 2424
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3636
[MultiChannelMemorySystem] currentClockCycle = 2424
current clock cycle = 2424
current clock cycle = 2424
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3637
[MultiChannelMemorySystem] currentClockCycle = 2424
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2424
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2425
current clock cycle = 2425
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3638
[MultiChannelMemorySystem] currentClockCycle = 2425
current clock cycle = 2426
current clock cycle = 2426
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3639
[MultiChannelMemorySystem] currentClockCycle = 2426
current clock cycle = 2426
current clock cycle = 2426
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3640
[MultiChannelMemorySystem] currentClockCycle = 2426
current clock cycle = 2427
current clock cycle = 2427
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3641
[MultiChannelMemorySystem] currentClockCycle = 2427
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2427
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2428
current clock cycle = 2428
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3642
[MultiChannelMemorySystem] currentClockCycle = 2428
current clock cycle = 2428
current clock cycle = 2428
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3643
[MultiChannelMemorySystem] currentClockCycle = 2428
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2428
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2429
current clock cycle = 2429
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3644
[MultiChannelMemorySystem] currentClockCycle = 2429
current clock cycle = 2430
current clock cycle = 2430
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3645
[MultiChannelMemorySystem] currentClockCycle = 2430
current clock cycle = 2430
current clock cycle = 2430
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3646
[MultiChannelMemorySystem] currentClockCycle = 2430
current clock cycle = 2431
current clock cycle = 2431
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3647
[MultiChannelMemorySystem] currentClockCycle = 2431
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2431
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2432
current clock cycle = 2432
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3648
[MultiChannelMemorySystem] currentClockCycle = 2432
current clock cycle = 2432
current clock cycle = 2432
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3649
[MultiChannelMemorySystem] currentClockCycle = 2432
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2432
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2433
current clock cycle = 2433
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3650
[MultiChannelMemorySystem] currentClockCycle = 2433
current clock cycle = 2434
current clock cycle = 2434
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3651
[MultiChannelMemorySystem] currentClockCycle = 2434
current clock cycle = 2434
current clock cycle = 2434
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3652
[MultiChannelMemorySystem] currentClockCycle = 2434
current clock cycle = 2435
current clock cycle = 2435
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3653
[MultiChannelMemorySystem] currentClockCycle = 2435
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2435
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2436
current clock cycle = 2436
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3654
[MultiChannelMemorySystem] currentClockCycle = 2436
current clock cycle = 2436
current clock cycle = 2436
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3655
[MultiChannelMemorySystem] currentClockCycle = 2436
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2436
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2437
current clock cycle = 2437
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3656
[MultiChannelMemorySystem] currentClockCycle = 2437
current clock cycle = 2438
current clock cycle = 2438
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3657
[MultiChannelMemorySystem] currentClockCycle = 2438
current clock cycle = 2438
current clock cycle = 2438
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3658
[MultiChannelMemorySystem] currentClockCycle = 2438
current clock cycle = 2439
current clock cycle = 2439
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3659
[MultiChannelMemorySystem] currentClockCycle = 2439
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2439
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2440
current clock cycle = 2440
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3660
[MultiChannelMemorySystem] currentClockCycle = 2440
current clock cycle = 2440
current clock cycle = 2440
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3661
[MultiChannelMemorySystem] currentClockCycle = 2440
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2440
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2441
current clock cycle = 2441
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3662
[MultiChannelMemorySystem] currentClockCycle = 2441
current clock cycle = 2442
current clock cycle = 2442
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3663
[MultiChannelMemorySystem] currentClockCycle = 2442
current clock cycle = 2442
current clock cycle = 2442
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3664
[MultiChannelMemorySystem] currentClockCycle = 2442
current clock cycle = 2443
current clock cycle = 2443
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3665
[MultiChannelMemorySystem] currentClockCycle = 2443
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2443
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2444
current clock cycle = 2444
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3666
[MultiChannelMemorySystem] currentClockCycle = 2444
current clock cycle = 2444
current clock cycle = 2444
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3667
[MultiChannelMemorySystem] currentClockCycle = 2444
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2444
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2445
current clock cycle = 2445
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3668
[MultiChannelMemorySystem] currentClockCycle = 2445
current clock cycle = 2446
current clock cycle = 2446
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3669
[MultiChannelMemorySystem] currentClockCycle = 2446
current clock cycle = 2446
current clock cycle = 2446
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3670
[MultiChannelMemorySystem] currentClockCycle = 2446
current clock cycle = 2447
current clock cycle = 2447
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3671
[MultiChannelMemorySystem] currentClockCycle = 2447
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2447
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2448
current clock cycle = 2448
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3672
[MultiChannelMemorySystem] currentClockCycle = 2448
current clock cycle = 2448
current clock cycle = 2448
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3673
[MultiChannelMemorySystem] currentClockCycle = 2448
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2448
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2449
current clock cycle = 2449
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3674
[MultiChannelMemorySystem] currentClockCycle = 2449
current clock cycle = 2450
current clock cycle = 2450
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3675
[MultiChannelMemorySystem] currentClockCycle = 2450
current clock cycle = 2450
current clock cycle = 2450
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3676
[MultiChannelMemorySystem] currentClockCycle = 2450
current clock cycle = 2451
current clock cycle = 2451
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3677
[MultiChannelMemorySystem] currentClockCycle = 2451
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2451
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2452
current clock cycle = 2452
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3678
[MultiChannelMemorySystem] currentClockCycle = 2452
current clock cycle = 2452
current clock cycle = 2452
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3679
[MultiChannelMemorySystem] currentClockCycle = 2452
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2452
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2453
current clock cycle = 2453
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3680
[MultiChannelMemorySystem] currentClockCycle = 2453
current clock cycle = 2454
current clock cycle = 2454
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3681
[MultiChannelMemorySystem] currentClockCycle = 2454
current clock cycle = 2454
current clock cycle = 2454
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3682
[MultiChannelMemorySystem] currentClockCycle = 2454
current clock cycle = 2455
current clock cycle = 2455
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3683
[MultiChannelMemorySystem] currentClockCycle = 2455
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2455
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2456
current clock cycle = 2456
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3684
[MultiChannelMemorySystem] currentClockCycle = 2456
current clock cycle = 2456
current clock cycle = 2456
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3685
[MultiChannelMemorySystem] currentClockCycle = 2456
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2456
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2457
current clock cycle = 2457
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3686
[MultiChannelMemorySystem] currentClockCycle = 2457
current clock cycle = 2458
current clock cycle = 2458
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3687
[MultiChannelMemorySystem] currentClockCycle = 2458
current clock cycle = 2458
current clock cycle = 2458
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3688
[MultiChannelMemorySystem] currentClockCycle = 2458
current clock cycle = 2459
current clock cycle = 2459
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3689
[MultiChannelMemorySystem] currentClockCycle = 2459
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2459
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2460
current clock cycle = 2460
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3690
[MultiChannelMemorySystem] currentClockCycle = 2460
current clock cycle = 2460
current clock cycle = 2460
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3691
[MultiChannelMemorySystem] currentClockCycle = 2460
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2460
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2461
current clock cycle = 2461
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3692
[MultiChannelMemorySystem] currentClockCycle = 2461
current clock cycle = 2462
current clock cycle = 2462
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3693
[MultiChannelMemorySystem] currentClockCycle = 2462
current clock cycle = 2462
current clock cycle = 2462
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3694
[MultiChannelMemorySystem] currentClockCycle = 2462
current clock cycle = 2463
current clock cycle = 2463
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3695
[MultiChannelMemorySystem] currentClockCycle = 2463
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2463
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2464
current clock cycle = 2464
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3696
[MultiChannelMemorySystem] currentClockCycle = 2464
current clock cycle = 2464
current clock cycle = 2464
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3697
[MultiChannelMemorySystem] currentClockCycle = 2464
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2464
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2465
current clock cycle = 2465
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3698
[MultiChannelMemorySystem] currentClockCycle = 2465
current clock cycle = 2466
current clock cycle = 2466
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3699
[MultiChannelMemorySystem] currentClockCycle = 2466
current clock cycle = 2466
current clock cycle = 2466
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3700
[MultiChannelMemorySystem] currentClockCycle = 2466
current clock cycle = 2467
current clock cycle = 2467
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3701
[MultiChannelMemorySystem] currentClockCycle = 2467
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2467
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2468
current clock cycle = 2468
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3702
[MultiChannelMemorySystem] currentClockCycle = 2468
current clock cycle = 2468
current clock cycle = 2468
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3703
[MultiChannelMemorySystem] currentClockCycle = 2468
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2469
current clock cycle = 2469
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3704
[MultiChannelMemorySystem] currentClockCycle = 2469
current clock cycle = 2470
current clock cycle = 2470
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3705
[MultiChannelMemorySystem] currentClockCycle = 2470
current clock cycle = 2470
current clock cycle = 2470
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3706
[MultiChannelMemorySystem] currentClockCycle = 2470
current clock cycle = 2471
current clock cycle = 2471
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3707
[MultiChannelMemorySystem] currentClockCycle = 2471
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2471
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2472
current clock cycle = 2472
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3708
[MultiChannelMemorySystem] currentClockCycle = 2472
current clock cycle = 2472
current clock cycle = 2472
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3709
[MultiChannelMemorySystem] currentClockCycle = 2472
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2472
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2473
current clock cycle = 2473
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3710
[MultiChannelMemorySystem] currentClockCycle = 2473
current clock cycle = 2474
current clock cycle = 2474
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3711
[MultiChannelMemorySystem] currentClockCycle = 2474
current clock cycle = 2474
current clock cycle = 2474
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3712
[MultiChannelMemorySystem] currentClockCycle = 2474
current clock cycle = 2475
current clock cycle = 2475
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3713
[MultiChannelMemorySystem] currentClockCycle = 2475
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2475
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2476
current clock cycle = 2476
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3714
[MultiChannelMemorySystem] currentClockCycle = 2476
current clock cycle = 2476
current clock cycle = 2476
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3715
[MultiChannelMemorySystem] currentClockCycle = 2476
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2476
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2477
current clock cycle = 2477
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3716
[MultiChannelMemorySystem] currentClockCycle = 2477
current clock cycle = 2478
current clock cycle = 2478
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3717
[MultiChannelMemorySystem] currentClockCycle = 2478
current clock cycle = 2478
current clock cycle = 2478
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3718
[MultiChannelMemorySystem] currentClockCycle = 2478
current clock cycle = 2479
current clock cycle = 2479
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3719
[MultiChannelMemorySystem] currentClockCycle = 2479
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2479
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2480
current clock cycle = 2480
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3720
[MultiChannelMemorySystem] currentClockCycle = 2480
current clock cycle = 2480
current clock cycle = 2480
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3721
[MultiChannelMemorySystem] currentClockCycle = 2480
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2480
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2481
current clock cycle = 2481
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3722
[MultiChannelMemorySystem] currentClockCycle = 2481
current clock cycle = 2482
current clock cycle = 2482
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3723
[MultiChannelMemorySystem] currentClockCycle = 2482
current clock cycle = 2482
current clock cycle = 2482
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3724
[MultiChannelMemorySystem] currentClockCycle = 2482
current clock cycle = 2483
current clock cycle = 2483
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3725
[MultiChannelMemorySystem] currentClockCycle = 2483
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2483
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2484
current clock cycle = 2484
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3726
[MultiChannelMemorySystem] currentClockCycle = 2484
current clock cycle = 2484
current clock cycle = 2484
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3727
[MultiChannelMemorySystem] currentClockCycle = 2484
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2484
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2485
current clock cycle = 2485
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3728
[MultiChannelMemorySystem] currentClockCycle = 2485
current clock cycle = 2486
current clock cycle = 2486
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3729
[MultiChannelMemorySystem] currentClockCycle = 2486
current clock cycle = 2486
current clock cycle = 2486
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3730
[MultiChannelMemorySystem] currentClockCycle = 2486
current clock cycle = 2487
current clock cycle = 2487
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3731
[MultiChannelMemorySystem] currentClockCycle = 2487
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2487
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2488
current clock cycle = 2488
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3732
[MultiChannelMemorySystem] currentClockCycle = 2488
current clock cycle = 2488
current clock cycle = 2488
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3733
[MultiChannelMemorySystem] currentClockCycle = 2488
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2489
current clock cycle = 2489
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3734
[MultiChannelMemorySystem] currentClockCycle = 2489
current clock cycle = 2490
current clock cycle = 2490
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3735
[MultiChannelMemorySystem] currentClockCycle = 2490
current clock cycle = 2490
current clock cycle = 2490
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3736
[MultiChannelMemorySystem] currentClockCycle = 2490
current clock cycle = 2491
current clock cycle = 2491
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3737
[MultiChannelMemorySystem] currentClockCycle = 2491
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2491
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2492
current clock cycle = 2492
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3738
[MultiChannelMemorySystem] currentClockCycle = 2492
current clock cycle = 2492
current clock cycle = 2492
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3739
[MultiChannelMemorySystem] currentClockCycle = 2492
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2493
current clock cycle = 2493
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3740
[MultiChannelMemorySystem] currentClockCycle = 2493
current clock cycle = 2494
current clock cycle = 2494
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3741
[MultiChannelMemorySystem] currentClockCycle = 2494
current clock cycle = 2494
current clock cycle = 2494
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3742
[MultiChannelMemorySystem] currentClockCycle = 2494
current clock cycle = 2495
current clock cycle = 2495
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3743
[MultiChannelMemorySystem] currentClockCycle = 2495
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2495
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2496
current clock cycle = 2496
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3744
[MultiChannelMemorySystem] currentClockCycle = 2496
current clock cycle = 2496
current clock cycle = 2496
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3745
[MultiChannelMemorySystem] currentClockCycle = 2496
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2497
current clock cycle = 2497
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3746
[MultiChannelMemorySystem] currentClockCycle = 2497
current clock cycle = 2498
current clock cycle = 2498
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3747
[MultiChannelMemorySystem] currentClockCycle = 2498
current clock cycle = 2498
current clock cycle = 2498
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3748
[MultiChannelMemorySystem] currentClockCycle = 2498
current clock cycle = 2499
current clock cycle = 2499
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3749
[MultiChannelMemorySystem] currentClockCycle = 2499
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2499
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2500
current clock cycle = 2500
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3750
[MultiChannelMemorySystem] currentClockCycle = 2500
current clock cycle = 2500
current clock cycle = 2500
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3751
[MultiChannelMemorySystem] currentClockCycle = 2500
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2501
current clock cycle = 2501
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3752
[MultiChannelMemorySystem] currentClockCycle = 2501
current clock cycle = 2502
current clock cycle = 2502
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3753
[MultiChannelMemorySystem] currentClockCycle = 2502
current clock cycle = 2502
current clock cycle = 2502
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3754
[MultiChannelMemorySystem] currentClockCycle = 2502
current clock cycle = 2503
current clock cycle = 2503
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3755
[MultiChannelMemorySystem] currentClockCycle = 2503
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2503
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2504
current clock cycle = 2504
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3756
[MultiChannelMemorySystem] currentClockCycle = 2504
current clock cycle = 2504
current clock cycle = 2504
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3757
[MultiChannelMemorySystem] currentClockCycle = 2504
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2505
current clock cycle = 2505
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3758
[MultiChannelMemorySystem] currentClockCycle = 2505
current clock cycle = 2506
current clock cycle = 2506
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3759
[MultiChannelMemorySystem] currentClockCycle = 2506
current clock cycle = 2506
current clock cycle = 2506
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3760
[MultiChannelMemorySystem] currentClockCycle = 2506
current clock cycle = 2507
current clock cycle = 2507
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3761
[MultiChannelMemorySystem] currentClockCycle = 2507
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2507
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2508
current clock cycle = 2508
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3762
[MultiChannelMemorySystem] currentClockCycle = 2508
current clock cycle = 2508
current clock cycle = 2508
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3763
[MultiChannelMemorySystem] currentClockCycle = 2508
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2509
current clock cycle = 2509
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3764
[MultiChannelMemorySystem] currentClockCycle = 2509
current clock cycle = 2510
current clock cycle = 2510
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3765
[MultiChannelMemorySystem] currentClockCycle = 2510
current clock cycle = 2510
current clock cycle = 2510
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3766
[MultiChannelMemorySystem] currentClockCycle = 2510
current clock cycle = 2511
current clock cycle = 2511
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3767
[MultiChannelMemorySystem] currentClockCycle = 2511
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2511
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2512
current clock cycle = 2512
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3768
[MultiChannelMemorySystem] currentClockCycle = 2512
current clock cycle = 2512
current clock cycle = 2512
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3769
[MultiChannelMemorySystem] currentClockCycle = 2512
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2513
current clock cycle = 2513
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3770
[MultiChannelMemorySystem] currentClockCycle = 2513
current clock cycle = 2514
current clock cycle = 2514
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3771
[MultiChannelMemorySystem] currentClockCycle = 2514
current clock cycle = 2514
current clock cycle = 2514
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3772
[MultiChannelMemorySystem] currentClockCycle = 2514
current clock cycle = 2515
current clock cycle = 2515
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3773
[MultiChannelMemorySystem] currentClockCycle = 2515
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2515
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2516
current clock cycle = 2516
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3774
[MultiChannelMemorySystem] currentClockCycle = 2516
current clock cycle = 2516
current clock cycle = 2516
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3775
[MultiChannelMemorySystem] currentClockCycle = 2516
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2517
current clock cycle = 2517
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3776
[MultiChannelMemorySystem] currentClockCycle = 2517
current clock cycle = 2518
current clock cycle = 2518
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3777
[MultiChannelMemorySystem] currentClockCycle = 2518
current clock cycle = 2518
current clock cycle = 2518
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3778
[MultiChannelMemorySystem] currentClockCycle = 2518
current clock cycle = 2519
current clock cycle = 2519
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3779
[MultiChannelMemorySystem] currentClockCycle = 2519
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2519
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2520
current clock cycle = 2520
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3780
[MultiChannelMemorySystem] currentClockCycle = 2520
current clock cycle = 2520
current clock cycle = 2520
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3781
[MultiChannelMemorySystem] currentClockCycle = 2520
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2520
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2521
current clock cycle = 2521
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3782
[MultiChannelMemorySystem] currentClockCycle = 2521
current clock cycle = 2522
current clock cycle = 2522
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3783
[MultiChannelMemorySystem] currentClockCycle = 2522
current clock cycle = 2522
current clock cycle = 2522
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3784
[MultiChannelMemorySystem] currentClockCycle = 2522
current clock cycle = 2523
current clock cycle = 2523
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3785
[MultiChannelMemorySystem] currentClockCycle = 2523
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2523
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2524
current clock cycle = 2524
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3786
[MultiChannelMemorySystem] currentClockCycle = 2524
current clock cycle = 2524
current clock cycle = 2524
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3787
[MultiChannelMemorySystem] currentClockCycle = 2524
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2524
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2525
current clock cycle = 2525
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3788
[MultiChannelMemorySystem] currentClockCycle = 2525
current clock cycle = 2526
current clock cycle = 2526
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3789
[MultiChannelMemorySystem] currentClockCycle = 2526
current clock cycle = 2526
current clock cycle = 2526
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3790
[MultiChannelMemorySystem] currentClockCycle = 2526
current clock cycle = 2527
current clock cycle = 2527
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3791
[MultiChannelMemorySystem] currentClockCycle = 2527
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2527
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2528
current clock cycle = 2528
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3792
[MultiChannelMemorySystem] currentClockCycle = 2528
current clock cycle = 2528
current clock cycle = 2528
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3793
[MultiChannelMemorySystem] currentClockCycle = 2528
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2529
current clock cycle = 2529
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3794
[MultiChannelMemorySystem] currentClockCycle = 2529
current clock cycle = 2530
current clock cycle = 2530
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3795
[MultiChannelMemorySystem] currentClockCycle = 2530
current clock cycle = 2530
current clock cycle = 2530
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3796
[MultiChannelMemorySystem] currentClockCycle = 2530
current clock cycle = 2531
current clock cycle = 2531
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3797
[MultiChannelMemorySystem] currentClockCycle = 2531
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2531
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2532
current clock cycle = 2532
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3798
[MultiChannelMemorySystem] currentClockCycle = 2532
current clock cycle = 2532
current clock cycle = 2532
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3799
[MultiChannelMemorySystem] currentClockCycle = 2532
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2533
current clock cycle = 2533
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3800
[MultiChannelMemorySystem] currentClockCycle = 2533
current clock cycle = 2534
current clock cycle = 2534
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3801
[MultiChannelMemorySystem] currentClockCycle = 2534
current clock cycle = 2534
current clock cycle = 2534
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3802
[MultiChannelMemorySystem] currentClockCycle = 2534
current clock cycle = 2535
current clock cycle = 2535
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3803
[MultiChannelMemorySystem] currentClockCycle = 2535
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2535
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2536
current clock cycle = 2536
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3804
[MultiChannelMemorySystem] currentClockCycle = 2536
current clock cycle = 2536
current clock cycle = 2536
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3805
[MultiChannelMemorySystem] currentClockCycle = 2536
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2537
current clock cycle = 2537
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3806
[MultiChannelMemorySystem] currentClockCycle = 2537
current clock cycle = 2538
current clock cycle = 2538
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3807
[MultiChannelMemorySystem] currentClockCycle = 2538
current clock cycle = 2538
current clock cycle = 2538
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3808
[MultiChannelMemorySystem] currentClockCycle = 2538
current clock cycle = 2539
current clock cycle = 2539
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3809
[MultiChannelMemorySystem] currentClockCycle = 2539
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2539
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2540
current clock cycle = 2540
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3810
[MultiChannelMemorySystem] currentClockCycle = 2540
current clock cycle = 2540
current clock cycle = 2540
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3811
[MultiChannelMemorySystem] currentClockCycle = 2540
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2541
current clock cycle = 2541
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3812
[MultiChannelMemorySystem] currentClockCycle = 2541
current clock cycle = 2542
current clock cycle = 2542
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3813
[MultiChannelMemorySystem] currentClockCycle = 2542
current clock cycle = 2542
current clock cycle = 2542
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3814
[MultiChannelMemorySystem] currentClockCycle = 2542
current clock cycle = 2543
current clock cycle = 2543
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3815
[MultiChannelMemorySystem] currentClockCycle = 2543
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2543
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2544
current clock cycle = 2544
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3816
[MultiChannelMemorySystem] currentClockCycle = 2544
current clock cycle = 2544
current clock cycle = 2544
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3817
[MultiChannelMemorySystem] currentClockCycle = 2544
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2545
current clock cycle = 2545
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3818
[MultiChannelMemorySystem] currentClockCycle = 2545
current clock cycle = 2546
current clock cycle = 2546
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3819
[MultiChannelMemorySystem] currentClockCycle = 2546
current clock cycle = 2546
current clock cycle = 2546
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3820
[MultiChannelMemorySystem] currentClockCycle = 2546
current clock cycle = 2547
current clock cycle = 2547
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3821
[MultiChannelMemorySystem] currentClockCycle = 2547
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2547
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2548
current clock cycle = 2548
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3822
[MultiChannelMemorySystem] currentClockCycle = 2548
current clock cycle = 2548
current clock cycle = 2548
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3823
[MultiChannelMemorySystem] currentClockCycle = 2548
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2548
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2549
current clock cycle = 2549
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3824
[MultiChannelMemorySystem] currentClockCycle = 2549
current clock cycle = 2550
current clock cycle = 2550
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3825
[MultiChannelMemorySystem] currentClockCycle = 2550
current clock cycle = 2550
current clock cycle = 2550
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3826
[MultiChannelMemorySystem] currentClockCycle = 2550
current clock cycle = 2551
current clock cycle = 2551
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3827
[MultiChannelMemorySystem] currentClockCycle = 2551
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2551
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2552
current clock cycle = 2552
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3828
[MultiChannelMemorySystem] currentClockCycle = 2552
current clock cycle = 2552
current clock cycle = 2552
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3829
[MultiChannelMemorySystem] currentClockCycle = 2552
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2552
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2553
current clock cycle = 2553
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3830
[MultiChannelMemorySystem] currentClockCycle = 2553
current clock cycle = 2554
current clock cycle = 2554
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3831
[MultiChannelMemorySystem] currentClockCycle = 2554
current clock cycle = 2554
current clock cycle = 2554
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3832
[MultiChannelMemorySystem] currentClockCycle = 2554
current clock cycle = 2555
current clock cycle = 2555
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3833
[MultiChannelMemorySystem] currentClockCycle = 2555
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2555
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2556
current clock cycle = 2556
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3834
[MultiChannelMemorySystem] currentClockCycle = 2556
current clock cycle = 2556
current clock cycle = 2556
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3835
[MultiChannelMemorySystem] currentClockCycle = 2556
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2556
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2557
current clock cycle = 2557
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3836
[MultiChannelMemorySystem] currentClockCycle = 2557
current clock cycle = 2558
current clock cycle = 2558
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3837
[MultiChannelMemorySystem] currentClockCycle = 2558
current clock cycle = 2558
current clock cycle = 2558
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3838
[MultiChannelMemorySystem] currentClockCycle = 2558
current clock cycle = 2559
current clock cycle = 2559
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3839
[MultiChannelMemorySystem] currentClockCycle = 2559
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2559
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2560
current clock cycle = 2560
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3840
[MultiChannelMemorySystem] currentClockCycle = 2560
current clock cycle = 2560
current clock cycle = 2560
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3841
[MultiChannelMemorySystem] currentClockCycle = 2560
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2560
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2561
current clock cycle = 2561
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3842
[MultiChannelMemorySystem] currentClockCycle = 2561
current clock cycle = 2562
current clock cycle = 2562
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3843
[MultiChannelMemorySystem] currentClockCycle = 2562
current clock cycle = 2562
current clock cycle = 2562
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3844
[MultiChannelMemorySystem] currentClockCycle = 2562
current clock cycle = 2563
current clock cycle = 2563
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3845
[MultiChannelMemorySystem] currentClockCycle = 2563
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2563
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2564
current clock cycle = 2564
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3846
[MultiChannelMemorySystem] currentClockCycle = 2564
current clock cycle = 2564
current clock cycle = 2564
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3847
[MultiChannelMemorySystem] currentClockCycle = 2564
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2564
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2565
current clock cycle = 2565
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3848
[MultiChannelMemorySystem] currentClockCycle = 2565
current clock cycle = 2566
current clock cycle = 2566
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3849
[MultiChannelMemorySystem] currentClockCycle = 2566
current clock cycle = 2566
current clock cycle = 2566
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3850
[MultiChannelMemorySystem] currentClockCycle = 2566
current clock cycle = 2567
current clock cycle = 2567
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3851
[MultiChannelMemorySystem] currentClockCycle = 2567
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2567
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2568
current clock cycle = 2568
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3852
[MultiChannelMemorySystem] currentClockCycle = 2568
current clock cycle = 2568
current clock cycle = 2568
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3853
[MultiChannelMemorySystem] currentClockCycle = 2568
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2569
current clock cycle = 2569
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3854
[MultiChannelMemorySystem] currentClockCycle = 2569
current clock cycle = 2570
current clock cycle = 2570
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3855
[MultiChannelMemorySystem] currentClockCycle = 2570
current clock cycle = 2570
current clock cycle = 2570
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3856
[MultiChannelMemorySystem] currentClockCycle = 2570
current clock cycle = 2571
current clock cycle = 2571
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3857
[MultiChannelMemorySystem] currentClockCycle = 2571
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2571
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2572
current clock cycle = 2572
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3858
[MultiChannelMemorySystem] currentClockCycle = 2572
current clock cycle = 2572
current clock cycle = 2572
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3859
[MultiChannelMemorySystem] currentClockCycle = 2572
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2573
current clock cycle = 2573
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3860
[MultiChannelMemorySystem] currentClockCycle = 2573
current clock cycle = 2574
current clock cycle = 2574
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3861
[MultiChannelMemorySystem] currentClockCycle = 2574
current clock cycle = 2574
current clock cycle = 2574
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3862
[MultiChannelMemorySystem] currentClockCycle = 2574
current clock cycle = 2575
current clock cycle = 2575
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3863
[MultiChannelMemorySystem] currentClockCycle = 2575
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2575
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2576
current clock cycle = 2576
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3864
[MultiChannelMemorySystem] currentClockCycle = 2576
current clock cycle = 2576
current clock cycle = 2576
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3865
[MultiChannelMemorySystem] currentClockCycle = 2576
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2577
current clock cycle = 2577
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3866
[MultiChannelMemorySystem] currentClockCycle = 2577
current clock cycle = 2578
current clock cycle = 2578
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3867
[MultiChannelMemorySystem] currentClockCycle = 2578
current clock cycle = 2578
current clock cycle = 2578
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3868
[MultiChannelMemorySystem] currentClockCycle = 2578
current clock cycle = 2579
current clock cycle = 2579
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3869
[MultiChannelMemorySystem] currentClockCycle = 2579
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2579
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2580
current clock cycle = 2580
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3870
[MultiChannelMemorySystem] currentClockCycle = 2580
current clock cycle = 2580
current clock cycle = 2580
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3871
[MultiChannelMemorySystem] currentClockCycle = 2580
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2581
current clock cycle = 2581
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3872
[MultiChannelMemorySystem] currentClockCycle = 2581
current clock cycle = 2582
current clock cycle = 2582
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3873
[MultiChannelMemorySystem] currentClockCycle = 2582
current clock cycle = 2582
current clock cycle = 2582
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3874
[MultiChannelMemorySystem] currentClockCycle = 2582
current clock cycle = 2583
current clock cycle = 2583
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3875
[MultiChannelMemorySystem] currentClockCycle = 2583
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2583
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2584
current clock cycle = 2584
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3876
[MultiChannelMemorySystem] currentClockCycle = 2584
current clock cycle = 2584
current clock cycle = 2584
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3877
[MultiChannelMemorySystem] currentClockCycle = 2584
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2585
current clock cycle = 2585
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3878
[MultiChannelMemorySystem] currentClockCycle = 2585
current clock cycle = 2586
current clock cycle = 2586
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3879
[MultiChannelMemorySystem] currentClockCycle = 2586
current clock cycle = 2586
current clock cycle = 2586
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3880
[MultiChannelMemorySystem] currentClockCycle = 2586
current clock cycle = 2587
current clock cycle = 2587
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3881
[MultiChannelMemorySystem] currentClockCycle = 2587
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2587
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2588
current clock cycle = 2588
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3882
[MultiChannelMemorySystem] currentClockCycle = 2588
current clock cycle = 2588
current clock cycle = 2588
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3883
[MultiChannelMemorySystem] currentClockCycle = 2588
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2589
current clock cycle = 2589
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3884
[MultiChannelMemorySystem] currentClockCycle = 2589
current clock cycle = 2590
current clock cycle = 2590
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3885
[MultiChannelMemorySystem] currentClockCycle = 2590
current clock cycle = 2590
current clock cycle = 2590
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3886
[MultiChannelMemorySystem] currentClockCycle = 2590
current clock cycle = 2591
current clock cycle = 2591
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3887
[MultiChannelMemorySystem] currentClockCycle = 2591
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2591
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2592
current clock cycle = 2592
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3888
[MultiChannelMemorySystem] currentClockCycle = 2592
current clock cycle = 2592
current clock cycle = 2592
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3889
[MultiChannelMemorySystem] currentClockCycle = 2592
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2592
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2593
current clock cycle = 2593
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3890
[MultiChannelMemorySystem] currentClockCycle = 2593
current clock cycle = 2594
current clock cycle = 2594
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3891
[MultiChannelMemorySystem] currentClockCycle = 2594
current clock cycle = 2594
current clock cycle = 2594
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3892
[MultiChannelMemorySystem] currentClockCycle = 2594
current clock cycle = 2595
current clock cycle = 2595
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3893
[MultiChannelMemorySystem] currentClockCycle = 2595
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2595
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2596
current clock cycle = 2596
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3894
[MultiChannelMemorySystem] currentClockCycle = 2596
current clock cycle = 2596
current clock cycle = 2596
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3895
[MultiChannelMemorySystem] currentClockCycle = 2596
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2597
current clock cycle = 2597
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3896
[MultiChannelMemorySystem] currentClockCycle = 2597
current clock cycle = 2598
current clock cycle = 2598
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3897
[MultiChannelMemorySystem] currentClockCycle = 2598
current clock cycle = 2598
current clock cycle = 2598
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3898
[MultiChannelMemorySystem] currentClockCycle = 2598
current clock cycle = 2599
current clock cycle = 2599
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3899
[MultiChannelMemorySystem] currentClockCycle = 2599
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2599
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2600
current clock cycle = 2600
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3900
[MultiChannelMemorySystem] currentClockCycle = 2600
current clock cycle = 2600
current clock cycle = 2600
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3901
[MultiChannelMemorySystem] currentClockCycle = 2600
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2601
current clock cycle = 2601
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3902
[MultiChannelMemorySystem] currentClockCycle = 2601
current clock cycle = 2602
current clock cycle = 2602
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3903
[MultiChannelMemorySystem] currentClockCycle = 2602
current clock cycle = 2602
current clock cycle = 2602
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3904
[MultiChannelMemorySystem] currentClockCycle = 2602
current clock cycle = 2603
current clock cycle = 2603
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3905
[MultiChannelMemorySystem] currentClockCycle = 2603
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2603
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2604
current clock cycle = 2604
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3906
[MultiChannelMemorySystem] currentClockCycle = 2604
current clock cycle = 2604
current clock cycle = 2604
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3907
[MultiChannelMemorySystem] currentClockCycle = 2604
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2605
current clock cycle = 2605
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3908
[MultiChannelMemorySystem] currentClockCycle = 2605
current clock cycle = 2606
current clock cycle = 2606
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3909
[MultiChannelMemorySystem] currentClockCycle = 2606
current clock cycle = 2606
current clock cycle = 2606
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3910
[MultiChannelMemorySystem] currentClockCycle = 2606
current clock cycle = 2607
current clock cycle = 2607
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3911
[MultiChannelMemorySystem] currentClockCycle = 2607
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2607
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2608
current clock cycle = 2608
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3912
[MultiChannelMemorySystem] currentClockCycle = 2608
current clock cycle = 2608
current clock cycle = 2608
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3913
[MultiChannelMemorySystem] currentClockCycle = 2608
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2609
current clock cycle = 2609
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3914
[MultiChannelMemorySystem] currentClockCycle = 2609
current clock cycle = 2610
current clock cycle = 2610
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3915
[MultiChannelMemorySystem] currentClockCycle = 2610
current clock cycle = 2610
current clock cycle = 2610
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3916
[MultiChannelMemorySystem] currentClockCycle = 2610
current clock cycle = 2611
current clock cycle = 2611
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3917
[MultiChannelMemorySystem] currentClockCycle = 2611
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2611
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2612
current clock cycle = 2612
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3918
[MultiChannelMemorySystem] currentClockCycle = 2612
current clock cycle = 2612
current clock cycle = 2612
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3919
[MultiChannelMemorySystem] currentClockCycle = 2612
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2613
current clock cycle = 2613
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3920
[MultiChannelMemorySystem] currentClockCycle = 2613
current clock cycle = 2614
current clock cycle = 2614
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3921
[MultiChannelMemorySystem] currentClockCycle = 2614
current clock cycle = 2614
current clock cycle = 2614
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3922
[MultiChannelMemorySystem] currentClockCycle = 2614
current clock cycle = 2615
current clock cycle = 2615
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3923
[MultiChannelMemorySystem] currentClockCycle = 2615
current clock cycle = 2616
current clock cycle = 2616
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3924
[MultiChannelMemorySystem] currentClockCycle = 2616
current clock cycle = 2616
current clock cycle = 2616
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3925
[MultiChannelMemorySystem] currentClockCycle = 2616
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2617
current clock cycle = 2617
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3926
[MultiChannelMemorySystem] currentClockCycle = 2617
current clock cycle = 2618
current clock cycle = 2618
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3927
[MultiChannelMemorySystem] currentClockCycle = 2618
current clock cycle = 2618
current clock cycle = 2618
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3928
[MultiChannelMemorySystem] currentClockCycle = 2618
current clock cycle = 2619
current clock cycle = 2619
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3929
[MultiChannelMemorySystem] currentClockCycle = 2619
current clock cycle = 2620
current clock cycle = 2620
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3930
[MultiChannelMemorySystem] currentClockCycle = 2620
current clock cycle = 2620
current clock cycle = 2620
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3931
[MultiChannelMemorySystem] currentClockCycle = 2620
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2621
current clock cycle = 2621
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3932
[MultiChannelMemorySystem] currentClockCycle = 2621
current clock cycle = 2622
current clock cycle = 2622
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3933
[MultiChannelMemorySystem] currentClockCycle = 2622
current clock cycle = 2622
current clock cycle = 2622
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3934
[MultiChannelMemorySystem] currentClockCycle = 2622
current clock cycle = 2623
current clock cycle = 2623
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3935
[MultiChannelMemorySystem] currentClockCycle = 2623
current clock cycle = 2624
current clock cycle = 2624
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3936
[MultiChannelMemorySystem] currentClockCycle = 2624
current clock cycle = 2624
current clock cycle = 2624
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3937
[MultiChannelMemorySystem] currentClockCycle = 2624
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2625
current clock cycle = 2625
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3938
[MultiChannelMemorySystem] currentClockCycle = 2625
current clock cycle = 2626
current clock cycle = 2626
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3939
[MultiChannelMemorySystem] currentClockCycle = 2626
current clock cycle = 2626
current clock cycle = 2626
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3940
[MultiChannelMemorySystem] currentClockCycle = 2626
current clock cycle = 2627
current clock cycle = 2627
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3941
[MultiChannelMemorySystem] currentClockCycle = 2627
current clock cycle = 2628
current clock cycle = 2628
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3942
[MultiChannelMemorySystem] currentClockCycle = 2628
current clock cycle = 2628
current clock cycle = 2628
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3943
[MultiChannelMemorySystem] currentClockCycle = 2628
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2629
current clock cycle = 2629
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3944
[MultiChannelMemorySystem] currentClockCycle = 2629
current clock cycle = 2630
current clock cycle = 2630
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3945
[MultiChannelMemorySystem] currentClockCycle = 2630
current clock cycle = 2630
current clock cycle = 2630
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3946
[MultiChannelMemorySystem] currentClockCycle = 2630
current clock cycle = 2631
current clock cycle = 2631
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3947
[MultiChannelMemorySystem] currentClockCycle = 2631
current clock cycle = 2632
current clock cycle = 2632
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3948
[MultiChannelMemorySystem] currentClockCycle = 2632
current clock cycle = 2632
current clock cycle = 2632
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3949
[MultiChannelMemorySystem] currentClockCycle = 2632
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2633
current clock cycle = 2633
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3950
[MultiChannelMemorySystem] currentClockCycle = 2633
current clock cycle = 2634
current clock cycle = 2634
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3951
[MultiChannelMemorySystem] currentClockCycle = 2634
current clock cycle = 2634
current clock cycle = 2634
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3952
[MultiChannelMemorySystem] currentClockCycle = 2634
current clock cycle = 2635
current clock cycle = 2635
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3953
[MultiChannelMemorySystem] currentClockCycle = 2635
current clock cycle = 2636
current clock cycle = 2636
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3954
[MultiChannelMemorySystem] currentClockCycle = 2636
current clock cycle = 2636
current clock cycle = 2636
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3955
[MultiChannelMemorySystem] currentClockCycle = 2636
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2637
current clock cycle = 2637
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3956
[MultiChannelMemorySystem] currentClockCycle = 2637
current clock cycle = 2638
current clock cycle = 2638
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3957
[MultiChannelMemorySystem] currentClockCycle = 2638
current clock cycle = 2638
current clock cycle = 2638
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3958
[MultiChannelMemorySystem] currentClockCycle = 2638
current clock cycle = 2639
current clock cycle = 2639
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3959
[MultiChannelMemorySystem] currentClockCycle = 2639
current clock cycle = 2640
current clock cycle = 2640
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3960
[MultiChannelMemorySystem] currentClockCycle = 2640
current clock cycle = 2640
current clock cycle = 2640
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3961
[MultiChannelMemorySystem] currentClockCycle = 2640
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2641
current clock cycle = 2641
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3962
[MultiChannelMemorySystem] currentClockCycle = 2641
current clock cycle = 2642
current clock cycle = 2642
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3963
[MultiChannelMemorySystem] currentClockCycle = 2642
current clock cycle = 2642
current clock cycle = 2642
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3964
[MultiChannelMemorySystem] currentClockCycle = 2642
current clock cycle = 2643
current clock cycle = 2643
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3965
[MultiChannelMemorySystem] currentClockCycle = 2643
current clock cycle = 2644
current clock cycle = 2644
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3966
[MultiChannelMemorySystem] currentClockCycle = 2644
current clock cycle = 2644
current clock cycle = 2644
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3967
[MultiChannelMemorySystem] currentClockCycle = 2644
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2645
current clock cycle = 2645
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3968
[MultiChannelMemorySystem] currentClockCycle = 2645
current clock cycle = 2646
current clock cycle = 2646
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3969
[MultiChannelMemorySystem] currentClockCycle = 2646
current clock cycle = 2646
current clock cycle = 2646
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3970
[MultiChannelMemorySystem] currentClockCycle = 2646
current clock cycle = 2647
current clock cycle = 2647
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3971
[MultiChannelMemorySystem] currentClockCycle = 2647
current clock cycle = 2648
current clock cycle = 2648
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3972
[MultiChannelMemorySystem] currentClockCycle = 2648
current clock cycle = 2648
current clock cycle = 2648
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3973
[MultiChannelMemorySystem] currentClockCycle = 2648
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2649
current clock cycle = 2649
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3974
[MultiChannelMemorySystem] currentClockCycle = 2649
current clock cycle = 2650
current clock cycle = 2650
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3975
[MultiChannelMemorySystem] currentClockCycle = 2650
current clock cycle = 2650
current clock cycle = 2650
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3976
[MultiChannelMemorySystem] currentClockCycle = 2650
current clock cycle = 2651
current clock cycle = 2651
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3977
[MultiChannelMemorySystem] currentClockCycle = 2651
current clock cycle = 2652
current clock cycle = 2652
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3978
[MultiChannelMemorySystem] currentClockCycle = 2652
current clock cycle = 2652
current clock cycle = 2652
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3979
[MultiChannelMemorySystem] currentClockCycle = 2652
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2653
current clock cycle = 2653
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3980
[MultiChannelMemorySystem] currentClockCycle = 2653
current clock cycle = 2654
current clock cycle = 2654
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3981
[MultiChannelMemorySystem] currentClockCycle = 2654
current clock cycle = 2654
current clock cycle = 2654
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3982
[MultiChannelMemorySystem] currentClockCycle = 2654
current clock cycle = 2655
current clock cycle = 2655
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3983
[MultiChannelMemorySystem] currentClockCycle = 2655
current clock cycle = 2656
current clock cycle = 2656
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3984
[MultiChannelMemorySystem] currentClockCycle = 2656
current clock cycle = 2656
current clock cycle = 2656
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3985
[MultiChannelMemorySystem] currentClockCycle = 2656
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2657
current clock cycle = 2657
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3986
[MultiChannelMemorySystem] currentClockCycle = 2657
current clock cycle = 2658
current clock cycle = 2658
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3987
[MultiChannelMemorySystem] currentClockCycle = 2658
current clock cycle = 2658
current clock cycle = 2658
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3988
[MultiChannelMemorySystem] currentClockCycle = 2658
current clock cycle = 2659
current clock cycle = 2659
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3989
[MultiChannelMemorySystem] currentClockCycle = 2659
current clock cycle = 2660
current clock cycle = 2660
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3990
[MultiChannelMemorySystem] currentClockCycle = 2660
current clock cycle = 2660
current clock cycle = 2660
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3991
[MultiChannelMemorySystem] currentClockCycle = 2660
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2661
current clock cycle = 2661
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3992
[MultiChannelMemorySystem] currentClockCycle = 2661
current clock cycle = 2662
current clock cycle = 2662
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3993
[MultiChannelMemorySystem] currentClockCycle = 2662
current clock cycle = 2662
current clock cycle = 2662
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3994
[MultiChannelMemorySystem] currentClockCycle = 2662
current clock cycle = 2663
current clock cycle = 2663
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3995
[MultiChannelMemorySystem] currentClockCycle = 2663
current clock cycle = 2664
current clock cycle = 2664
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 3996
[MultiChannelMemorySystem] currentClockCycle = 2664
current clock cycle = 2664
current clock cycle = 2664
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_1_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_1_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_1_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 3997
[MultiChannelMemorySystem] currentClockCycle = 2664
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2665
current clock cycle = 2665
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x1
STEP 1 -> 3998
[MultiChannelMemorySystem] currentClockCycle = 2665
current clock cycle = 2666
current clock cycle = 2666
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 3999
[MultiChannelMemorySystem] currentClockCycle = 2666
current clock cycle = 2666
current clock cycle = 2666
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4000
[MultiChannelMemorySystem] currentClockCycle = 2666
current clock cycle = 2667
current clock cycle = 2667
  POKE MultiMemoryUnitTester.io_interconnects_1_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_1_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4001
[MultiChannelMemorySystem] currentClockCycle = 2667
current clock cycle = 2668
current clock cycle = 2668
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4002
[MultiChannelMemorySystem] currentClockCycle = 2668
current clock cycle = 2668
current clock cycle = 2668
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4003
[MultiChannelMemorySystem] currentClockCycle = 2668
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2669
current clock cycle = 2669
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4004
[MultiChannelMemorySystem] currentClockCycle = 2669
current clock cycle = 2670
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4005
current clock cycle = 2670
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4006
current clock cycle = 2671
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4007
current clock cycle = 2670
[MultiChannelMemorySystem] currentClockCycle = 2670
current clock cycle = 2670
[MultiChannelMemorySystem] currentClockCycle = 2670
current clock cycle = 2671
[MultiChannelMemorySystem] currentClockCycle = 2671
current clock cycle = 2672
current clock cycle = 2672
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4008
[MultiChannelMemorySystem] currentClockCycle = 2672
current clock cycle = 2672
current clock cycle = 2672
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4009
[MultiChannelMemorySystem] currentClockCycle = 2672
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2673
current clock cycle = 2673
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4010
[MultiChannelMemorySystem] currentClockCycle = 2673
current clock cycle = 2674
current clock cycle = 2674
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4011
[MultiChannelMemorySystem] currentClockCycle = 2674
current clock cycle = 2674
current clock cycle = 2674
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4012
[MultiChannelMemorySystem] currentClockCycle = 2674
current clock cycle = 2675
current clock cycle = 2675
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4013
[MultiChannelMemorySystem] currentClockCycle = 2675
current clock cycle = 2676
current clock cycle = 2676
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4014
[MultiChannelMemorySystem] currentClockCycle = 2676
current clock cycle = 2676
current clock cycle = 2676
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4015
[MultiChannelMemorySystem] currentClockCycle = 2676
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2677
current clock cycle = 2677
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4016
[MultiChannelMemorySystem] currentClockCycle = 2677
current clock cycle = 2678
current clock cycle = 2678
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4017
[MultiChannelMemorySystem] currentClockCycle = 2678
current clock cycle = 2678
current clock cycle = 2678
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4018
[MultiChannelMemorySystem] currentClockCycle = 2678
current clock cycle = 2679
current clock cycle = 2679
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4019
[MultiChannelMemorySystem] currentClockCycle = 2679
current clock cycle = 2680
current clock cycle = 2680
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4020
[MultiChannelMemorySystem] currentClockCycle = 2680
current clock cycle = 2680
current clock cycle = 2680
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4021
[MultiChannelMemorySystem] currentClockCycle = 2680
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2681
current clock cycle = 2681
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4022
[MultiChannelMemorySystem] currentClockCycle = 2681
current clock cycle = 2682
current clock cycle = 2682
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4023
[MultiChannelMemorySystem] currentClockCycle = 2682
current clock cycle = 2682
current clock cycle = 2682
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4024
[MultiChannelMemorySystem] currentClockCycle = 2682
current clock cycle = 2683
current clock cycle = 2683
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4025
[MultiChannelMemorySystem] currentClockCycle = 2683
current clock cycle = 2684
current clock cycle = 2684
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4026
[MultiChannelMemorySystem] currentClockCycle = 2684
current clock cycle = 2684
current clock cycle = 2684
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4027
[MultiChannelMemorySystem] currentClockCycle = 2684
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2685
current clock cycle = 2685
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4028
[MultiChannelMemorySystem] currentClockCycle = 2685
current clock cycle = 2686
current clock cycle = 2686
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4029
[MultiChannelMemorySystem] currentClockCycle = 2686
current clock cycle = 2686
current clock cycle = 2686
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4030
[MultiChannelMemorySystem] currentClockCycle = 2686
current clock cycle = 2687
current clock cycle = 2687
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4031
[MultiChannelMemorySystem] currentClockCycle = 2687
current clock cycle = 2688
current clock cycle = 2688
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4032
[MultiChannelMemorySystem] currentClockCycle = 2688
current clock cycle = 2688
current clock cycle = 2688
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4033
[MultiChannelMemorySystem] currentClockCycle = 2688
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2689
current clock cycle = 2689
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4034
[MultiChannelMemorySystem] currentClockCycle = 2689
current clock cycle = 2690
current clock cycle = 2690
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4035
[MultiChannelMemorySystem] currentClockCycle = 2690
current clock cycle = 2690
current clock cycle = 2690
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4036
[MultiChannelMemorySystem] currentClockCycle = 2690
current clock cycle = 2691
current clock cycle = 2691
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4037
[MultiChannelMemorySystem] currentClockCycle = 2691
current clock cycle = 2692
current clock cycle = 2692
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4038
[MultiChannelMemorySystem] currentClockCycle = 2692
current clock cycle = 2692
current clock cycle = 2692
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4039
[MultiChannelMemorySystem] currentClockCycle = 2692
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2693
current clock cycle = 2693
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4040
[MultiChannelMemorySystem] currentClockCycle = 2693
current clock cycle = 2694
current clock cycle = 2694
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4041
[MultiChannelMemorySystem] currentClockCycle = 2694
current clock cycle = 2694
current clock cycle = 2694
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4042
[MultiChannelMemorySystem] currentClockCycle = 2694
current clock cycle = 2695
current clock cycle = 2695
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4043
[MultiChannelMemorySystem] currentClockCycle = 2695
current clock cycle = 2696
current clock cycle = 2696
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4044
[MultiChannelMemorySystem] currentClockCycle = 2696
current clock cycle = 2696
current clock cycle = 2696
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4045
[MultiChannelMemorySystem] currentClockCycle = 2696
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2697
current clock cycle = 2697
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4046
[MultiChannelMemorySystem] currentClockCycle = 2697
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2697
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2698
current clock cycle = 2698
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4047
[MultiChannelMemorySystem] currentClockCycle = 2698
current clock cycle = 2698
current clock cycle = 2698
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4048
[MultiChannelMemorySystem] currentClockCycle = 2698
current clock cycle = 2699
current clock cycle = 2699
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4049
[MultiChannelMemorySystem] currentClockCycle = 2699
current clock cycle = 2700
current clock cycle = 2700
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4050
[MultiChannelMemorySystem] currentClockCycle = 2700
current clock cycle = 2700
current clock cycle = 2700
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4051
[MultiChannelMemorySystem] currentClockCycle = 2700
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2701
current clock cycle = 2701
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4052
[MultiChannelMemorySystem] currentClockCycle = 2701
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2701
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2702
current clock cycle = 2702
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4053
[MultiChannelMemorySystem] currentClockCycle = 2702
current clock cycle = 2702
current clock cycle = 2702
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4054
[MultiChannelMemorySystem] currentClockCycle = 2702
current clock cycle = 2703
current clock cycle = 2703
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4055
[MultiChannelMemorySystem] currentClockCycle = 2703
current clock cycle = 2704
current clock cycle = 2704
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4056
[MultiChannelMemorySystem] currentClockCycle = 2704
current clock cycle = 2704
current clock cycle = 2704
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4057
[MultiChannelMemorySystem] currentClockCycle = 2704
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2705
current clock cycle = 2705
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4058
[MultiChannelMemorySystem] currentClockCycle = 2705
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2705
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2706
current clock cycle = 2706
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4059
[MultiChannelMemorySystem] currentClockCycle = 2706
current clock cycle = 2706
current clock cycle = 2706
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4060
[MultiChannelMemorySystem] currentClockCycle = 2706
current clock cycle = 2707
current clock cycle = 2707
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4061
[MultiChannelMemorySystem] currentClockCycle = 2707
current clock cycle = 2708
current clock cycle = 2708
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4062
[MultiChannelMemorySystem] currentClockCycle = 2708
current clock cycle = 2708
current clock cycle = 2708
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4063
[MultiChannelMemorySystem] currentClockCycle = 2708
[Callback] read complete: channel = 0, address = 0x1040, cycle = 2708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2709
current clock cycle = 2709
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4064
[MultiChannelMemorySystem] currentClockCycle = 2709
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2709
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2710
current clock cycle = 2710
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4065
[MultiChannelMemorySystem] currentClockCycle = 2710
current clock cycle = 2710
current clock cycle = 2710
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4066
[MultiChannelMemorySystem] currentClockCycle = 2710
current clock cycle = 2711
current clock cycle = 2711
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4067
[MultiChannelMemorySystem] currentClockCycle = 2711
current clock cycle = 2712
current clock cycle = 2712
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4068
[MultiChannelMemorySystem] currentClockCycle = 2712
current clock cycle = 2712
current clock cycle = 2712
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4069
[MultiChannelMemorySystem] currentClockCycle = 2712
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2713
current clock cycle = 2713
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4070
[MultiChannelMemorySystem] currentClockCycle = 2713
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2713
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2714
current clock cycle = 2714
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4071
[MultiChannelMemorySystem] currentClockCycle = 2714
current clock cycle = 2714
current clock cycle = 2714
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4072
[MultiChannelMemorySystem] currentClockCycle = 2714
current clock cycle = 2715
current clock cycle = 2715
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4073
[MultiChannelMemorySystem] currentClockCycle = 2715
current clock cycle = 2716
current clock cycle = 2716
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4074
[MultiChannelMemorySystem] currentClockCycle = 2716
current clock cycle = 2716
current clock cycle = 2716
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4075
[MultiChannelMemorySystem] currentClockCycle = 2716
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2717
current clock cycle = 2717
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4076
[MultiChannelMemorySystem] currentClockCycle = 2717
current clock cycle = 2718
current clock cycle = 2718
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4077
[MultiChannelMemorySystem] currentClockCycle = 2718
current clock cycle = 2718
current clock cycle = 2718
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4078
[MultiChannelMemorySystem] currentClockCycle = 2718
current clock cycle = 2719
current clock cycle = 2719
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4079
[MultiChannelMemorySystem] currentClockCycle = 2719
current clock cycle = 2720
current clock cycle = 2720
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4080
[MultiChannelMemorySystem] currentClockCycle = 2720
current clock cycle = 2720
current clock cycle = 2720
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4081
[MultiChannelMemorySystem] currentClockCycle = 2720
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2721
current clock cycle = 2721
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4082
[MultiChannelMemorySystem] currentClockCycle = 2721
current clock cycle = 2722
current clock cycle = 2722
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4083
[MultiChannelMemorySystem] currentClockCycle = 2722
current clock cycle = 2722
current clock cycle = 2722
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4084
[MultiChannelMemorySystem] currentClockCycle = 2722
current clock cycle = 2723
current clock cycle = 2723
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4085
[MultiChannelMemorySystem] currentClockCycle = 2723
current clock cycle = 2724
current clock cycle = 2724
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4086
[MultiChannelMemorySystem] currentClockCycle = 2724
current clock cycle = 2724
current clock cycle = 2724
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4087
[MultiChannelMemorySystem] currentClockCycle = 2724
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2725
current clock cycle = 2725
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4088
[MultiChannelMemorySystem] currentClockCycle = 2725
current clock cycle = 2726
current clock cycle = 2726
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4089
[MultiChannelMemorySystem] currentClockCycle = 2726
current clock cycle = 2726
current clock cycle = 2726
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4090
[MultiChannelMemorySystem] currentClockCycle = 2726
current clock cycle = 2727
current clock cycle = 2727
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4091
[MultiChannelMemorySystem] currentClockCycle = 2727
current clock cycle = 2728
current clock cycle = 2728
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4092
[MultiChannelMemorySystem] currentClockCycle = 2728
current clock cycle = 2728
current clock cycle = 2728
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4093
[MultiChannelMemorySystem] currentClockCycle = 2728
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2729
current clock cycle = 2729
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4094
[MultiChannelMemorySystem] currentClockCycle = 2729
current clock cycle = 2730
current clock cycle = 2730
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4095
[MultiChannelMemorySystem] currentClockCycle = 2730
current clock cycle = 2730
current clock cycle = 2730
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4096
[MultiChannelMemorySystem] currentClockCycle = 2730
current clock cycle = 2731
current clock cycle = 2731
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4097
[MultiChannelMemorySystem] currentClockCycle = 2731
current clock cycle = 2732
current clock cycle = 2732
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4098
[MultiChannelMemorySystem] currentClockCycle = 2732
current clock cycle = 2732
current clock cycle = 2732
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4099
[MultiChannelMemorySystem] currentClockCycle = 2732
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2733
current clock cycle = 2733
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4100
[MultiChannelMemorySystem] currentClockCycle = 2733
current clock cycle = 2734
current clock cycle = 2734
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4101
[MultiChannelMemorySystem] currentClockCycle = 2734
current clock cycle = 2734
current clock cycle = 2734
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4102
[MultiChannelMemorySystem] currentClockCycle = 2734
current clock cycle = 2735
current clock cycle = 2735
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4103
[MultiChannelMemorySystem] currentClockCycle = 2735
current clock cycle = 2736
current clock cycle = 2736
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4104
[MultiChannelMemorySystem] currentClockCycle = 2736
current clock cycle = 2736
current clock cycle = 2736
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4105
[MultiChannelMemorySystem] currentClockCycle = 2736
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2736
starting getting tags 
current clock cycle = 2737
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4106
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2737
[MultiChannelMemorySystem] currentClockCycle = 2737
current clock cycle = 2738
current clock cycle = 2738
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4107
[MultiChannelMemorySystem] currentClockCycle = 2738
current clock cycle = 2738
current clock cycle = 2738
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4108
[MultiChannelMemorySystem] currentClockCycle = 2738
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2738
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2739
current clock cycle = 2739
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4109
[MultiChannelMemorySystem] currentClockCycle = 2739
current clock cycle = 2740
current clock cycle = 2740
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4110
[MultiChannelMemorySystem] currentClockCycle = 2740
current clock cycle = 2740
current clock cycle = 2740
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4111
[MultiChannelMemorySystem] currentClockCycle = 2740
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2741
current clock cycle = 2741
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4112
[MultiChannelMemorySystem] currentClockCycle = 2741
current clock cycle = 2742
current clock cycle = 2742
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4113
[MultiChannelMemorySystem] currentClockCycle = 2742
current clock cycle = 2742
current clock cycle = 2742
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4114
[MultiChannelMemorySystem] currentClockCycle = 2742
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2742
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2743
current clock cycle = 2743
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4115
[MultiChannelMemorySystem] currentClockCycle = 2743
current clock cycle = 2744
current clock cycle = 2744
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4116
[MultiChannelMemorySystem] currentClockCycle = 2744
current clock cycle = 2744
current clock cycle = 2744
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4117
[MultiChannelMemorySystem] currentClockCycle = 2744
[Callback] read complete: channel = 0, address = 0x1100, cycle = 2744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2745
current clock cycle = 2745
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4118
[MultiChannelMemorySystem] currentClockCycle = 2745
current clock cycle = 2746
current clock cycle = 2746
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4119
[MultiChannelMemorySystem] currentClockCycle = 2746
current clock cycle = 2746
current clock cycle = 2746
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4120
[MultiChannelMemorySystem] currentClockCycle = 2746
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2746
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2747
current clock cycle = 2747
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4121
[MultiChannelMemorySystem] currentClockCycle = 2747
current clock cycle = 2748
current clock cycle = 2748
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4122
[MultiChannelMemorySystem] currentClockCycle = 2748
current clock cycle = 2748
current clock cycle = 2748
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4123
[MultiChannelMemorySystem] currentClockCycle = 2748
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2749
current clock cycle = 2749
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4124
[MultiChannelMemorySystem] currentClockCycle = 2749
current clock cycle = 2750
current clock cycle = 2750
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4125
[MultiChannelMemorySystem] currentClockCycle = 2750
current clock cycle = 2750
current clock cycle = 2750
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4126
[MultiChannelMemorySystem] currentClockCycle = 2750
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2750
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2751
current clock cycle = 2751
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4127
[MultiChannelMemorySystem] currentClockCycle = 2751
current clock cycle = 2752
current clock cycle = 2752
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4128
[MultiChannelMemorySystem] currentClockCycle = 2752
current clock cycle = 2752
current clock cycle = 2752
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4129
[MultiChannelMemorySystem] currentClockCycle = 2752
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2753
current clock cycle = 2753
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4130
[MultiChannelMemorySystem] currentClockCycle = 2753
current clock cycle = 2754
current clock cycle = 2754
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4131
[MultiChannelMemorySystem] currentClockCycle = 2754
current clock cycle = 2754
current clock cycle = 2754
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4132
[MultiChannelMemorySystem] currentClockCycle = 2754
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2754
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2755
current clock cycle = 2755
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4133
[MultiChannelMemorySystem] currentClockCycle = 2755
current clock cycle = 2756
current clock cycle = 2756
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4134
[MultiChannelMemorySystem] currentClockCycle = 2756
current clock cycle = 2756
current clock cycle = 2756
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4135
[MultiChannelMemorySystem] currentClockCycle = 2756
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2757
current clock cycle = 2757
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4136
[MultiChannelMemorySystem] currentClockCycle = 2757
current clock cycle = 2758
current clock cycle = 2758
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4137
[MultiChannelMemorySystem] currentClockCycle = 2758
current clock cycle = 2758
current clock cycle = 2758
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4138
[MultiChannelMemorySystem] currentClockCycle = 2758
current clock cycle = 2759
current clock cycle = 2759
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4139
[MultiChannelMemorySystem] currentClockCycle = 2759
current clock cycle = 2760
current clock cycle = 2760
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4140
[MultiChannelMemorySystem] currentClockCycle = 2760
current clock cycle = 2760
current clock cycle = 2760
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4141
[MultiChannelMemorySystem] currentClockCycle = 2760
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2761
current clock cycle = 2761
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4142
[MultiChannelMemorySystem] currentClockCycle = 2761
current clock cycle = 2762
current clock cycle = 2762
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4143
[MultiChannelMemorySystem] currentClockCycle = 2762
current clock cycle = 2762
current clock cycle = 2762
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4144
[MultiChannelMemorySystem] currentClockCycle = 2762
current clock cycle = 2763
current clock cycle = 2763
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4145
[MultiChannelMemorySystem] currentClockCycle = 2763
current clock cycle = 2764
current clock cycle = 2764
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4146
[MultiChannelMemorySystem] currentClockCycle = 2764
current clock cycle = 2764
current clock cycle = 2764
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4147
[MultiChannelMemorySystem] currentClockCycle = 2764
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2765
current clock cycle = 2765
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4148
[MultiChannelMemorySystem] currentClockCycle = 2765
current clock cycle = 2766
current clock cycle = 2766
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4149
[MultiChannelMemorySystem] currentClockCycle = 2766
current clock cycle = 2766
current clock cycle = 2766
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4150
[MultiChannelMemorySystem] currentClockCycle = 2766
current clock cycle = 2767
current clock cycle = 2767
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4151
[MultiChannelMemorySystem] currentClockCycle = 2767
current clock cycle = 2768
current clock cycle = 2768
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4152
[MultiChannelMemorySystem] currentClockCycle = 2768
current clock cycle = 2768
current clock cycle = 2768
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4153
[MultiChannelMemorySystem] currentClockCycle = 2768
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2769
current clock cycle = 2769
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4154
[MultiChannelMemorySystem] currentClockCycle = 2769
current clock cycle = 2770
current clock cycle = 2770
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4155
[MultiChannelMemorySystem] currentClockCycle = 2770
current clock cycle = 2770
current clock cycle = 2770
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4156
[MultiChannelMemorySystem] currentClockCycle = 2770
current clock cycle = 2771
current clock cycle = 2771
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4157
[MultiChannelMemorySystem] currentClockCycle = 2771
current clock cycle = 2772
current clock cycle = 2772
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4158
[MultiChannelMemorySystem] currentClockCycle = 2772
current clock cycle = 2772
current clock cycle = 2772
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4159
[MultiChannelMemorySystem] currentClockCycle = 2772
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2773
current clock cycle = 2773
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4160
[MultiChannelMemorySystem] currentClockCycle = 2773
current clock cycle = 2774
current clock cycle = 2774
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4161
[MultiChannelMemorySystem] currentClockCycle = 2774
current clock cycle = 2774
current clock cycle = 2774
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4162
[MultiChannelMemorySystem] currentClockCycle = 2774
current clock cycle = 2775
current clock cycle = 2775
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4163
[MultiChannelMemorySystem] currentClockCycle = 2775
current clock cycle = 2776
current clock cycle = 2776
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4164
[MultiChannelMemorySystem] currentClockCycle = 2776
current clock cycle = 2776
current clock cycle = 2776
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4165
[MultiChannelMemorySystem] currentClockCycle = 2776
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2777
current clock cycle = 2777
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4166
[MultiChannelMemorySystem] currentClockCycle = 2777
current clock cycle = 2778
current clock cycle = 2778
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4167
[MultiChannelMemorySystem] currentClockCycle = 2778
current clock cycle = 2778
current clock cycle = 2778
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4168
[MultiChannelMemorySystem] currentClockCycle = 2778
current clock cycle = 2779
current clock cycle = 2779
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4169
[MultiChannelMemorySystem] currentClockCycle = 2779
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2779
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2780
current clock cycle = 2780
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4170
[MultiChannelMemorySystem] currentClockCycle = 2780
current clock cycle = 2780
current clock cycle = 2780
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4171
[MultiChannelMemorySystem] currentClockCycle = 2780
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2781
current clock cycle = 2781
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4172
[MultiChannelMemorySystem] currentClockCycle = 2781
current clock cycle = 2782
current clock cycle = 2782
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4173
[MultiChannelMemorySystem] currentClockCycle = 2782
current clock cycle = 2782
current clock cycle = 2782
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4174
[MultiChannelMemorySystem] currentClockCycle = 2782
current clock cycle = 2783
current clock cycle = 2783
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4175
[MultiChannelMemorySystem] currentClockCycle = 2783
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2783
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2784
current clock cycle = 2784
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4176
[MultiChannelMemorySystem] currentClockCycle = 2784
current clock cycle = 2784
current clock cycle = 2784
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4177
[MultiChannelMemorySystem] currentClockCycle = 2784
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2785
current clock cycle = 2785
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4178
[MultiChannelMemorySystem] currentClockCycle = 2785
current clock cycle = 2786
current clock cycle = 2786
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4179
[MultiChannelMemorySystem] currentClockCycle = 2786
current clock cycle = 2786
current clock cycle = 2786
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4180
[MultiChannelMemorySystem] currentClockCycle = 2786
current clock cycle = 2787
current clock cycle = 2787
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4181
[MultiChannelMemorySystem] currentClockCycle = 2787
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2787
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2788
current clock cycle = 2788
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4182
[MultiChannelMemorySystem] currentClockCycle = 2788
current clock cycle = 2788
current clock cycle = 2788
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4183
[MultiChannelMemorySystem] currentClockCycle = 2788
[Callback] read complete: channel = 0, address = 0x1100, cycle = 2788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2789
current clock cycle = 2789
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4184
[MultiChannelMemorySystem] currentClockCycle = 2789
current clock cycle = 2790
current clock cycle = 2790
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4185
[MultiChannelMemorySystem] currentClockCycle = 2790
current clock cycle = 2790
current clock cycle = 2790
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4186
[MultiChannelMemorySystem] currentClockCycle = 2790
current clock cycle = 2791
current clock cycle = 2791
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4187
[MultiChannelMemorySystem] currentClockCycle = 2791
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2791
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2792
current clock cycle = 2792
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4188
[MultiChannelMemorySystem] currentClockCycle = 2792
current clock cycle = 2792
current clock cycle = 2792
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4189
[MultiChannelMemorySystem] currentClockCycle = 2792
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2793
current clock cycle = 2793
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4190
[MultiChannelMemorySystem] currentClockCycle = 2793
current clock cycle = 2794
current clock cycle = 2794
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4191
[MultiChannelMemorySystem] currentClockCycle = 2794
current clock cycle = 2794
current clock cycle = 2794
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4192
[MultiChannelMemorySystem] currentClockCycle = 2794
current clock cycle = 2795
current clock cycle = 2795
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4193
[MultiChannelMemorySystem] currentClockCycle = 2795
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2795
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2796
current clock cycle = 2796
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4194
[MultiChannelMemorySystem] currentClockCycle = 2796
current clock cycle = 2796
current clock cycle = 2796
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4195
[MultiChannelMemorySystem] currentClockCycle = 2796
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2797
current clock cycle = 2797
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4196
[MultiChannelMemorySystem] currentClockCycle = 2797
current clock cycle = 2798
current clock cycle = 2798
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4197
[MultiChannelMemorySystem] currentClockCycle = 2798
current clock cycle = 2798
current clock cycle = 2798
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4198
[MultiChannelMemorySystem] currentClockCycle = 2798
current clock cycle = 2799
current clock cycle = 2799
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4199
[MultiChannelMemorySystem] currentClockCycle = 2799
current clock cycle = 2800
current clock cycle = 2800
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4200
[MultiChannelMemorySystem] currentClockCycle = 2800
current clock cycle = 2800
current clock cycle = 2800
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4201
[MultiChannelMemorySystem] currentClockCycle = 2800
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2801
current clock cycle = 2801
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4202
[MultiChannelMemorySystem] currentClockCycle = 2801
current clock cycle = 2802
current clock cycle = 2802
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4203
[MultiChannelMemorySystem] currentClockCycle = 2802
current clock cycle = 2802
current clock cycle = 2802
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4204
[MultiChannelMemorySystem] currentClockCycle = 2802
current clock cycle = 2803
current clock cycle = 2803
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4205
[MultiChannelMemorySystem] currentClockCycle = 2803
current clock cycle = 2804
current clock cycle = 2804
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4206
[MultiChannelMemorySystem] currentClockCycle = 2804
current clock cycle = 2804
current clock cycle = 2804
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4207
[MultiChannelMemorySystem] currentClockCycle = 2804
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2804
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2804
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2805
current clock cycle = 2805
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4208
[MultiChannelMemorySystem] currentClockCycle = 2805
current clock cycle = 2806
current clock cycle = 2806
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4209
[MultiChannelMemorySystem] currentClockCycle = 2806
current clock cycle = 2806
current clock cycle = 2806
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4210
[MultiChannelMemorySystem] currentClockCycle = 2806
current clock cycle = 2807
current clock cycle = 2807
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4211
[MultiChannelMemorySystem] currentClockCycle = 2807
current clock cycle = 2808
current clock cycle = 2808
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4212
[MultiChannelMemorySystem] currentClockCycle = 2808
current clock cycle = 2808
current clock cycle = 2808
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4213
[MultiChannelMemorySystem] currentClockCycle = 2808
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2809
current clock cycle = 2809
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4214
[MultiChannelMemorySystem] currentClockCycle = 2809
current clock cycle = 2810
current clock cycle = 2810
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4215
[MultiChannelMemorySystem] currentClockCycle = 2810
current clock cycle = 2810
current clock cycle = 2810
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4216
[MultiChannelMemorySystem] currentClockCycle = 2810
current clock cycle = 2811
current clock cycle = 2811
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4217
[MultiChannelMemorySystem] currentClockCycle = 2811
current clock cycle = 2812
current clock cycle = 2812
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4218
[MultiChannelMemorySystem] currentClockCycle = 2812
current clock cycle = 2812
current clock cycle = 2812
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4219
[MultiChannelMemorySystem] currentClockCycle = 2812
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2813
current clock cycle = 2813
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4220
[MultiChannelMemorySystem] currentClockCycle = 2813
current clock cycle = 2814
current clock cycle = 2814
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4221
[MultiChannelMemorySystem] currentClockCycle = 2814
current clock cycle = 2814
current clock cycle = 2814
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4222
[MultiChannelMemorySystem] currentClockCycle = 2814
current clock cycle = 2815
current clock cycle = 2815
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4223
[MultiChannelMemorySystem] currentClockCycle = 2815
current clock cycle = 2816
current clock cycle = 2816
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4224
[MultiChannelMemorySystem] currentClockCycle = 2816
current clock cycle = 2816
current clock cycle = 2816
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4225
[MultiChannelMemorySystem] currentClockCycle = 2816
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2817
current clock cycle = 2817
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4226
[MultiChannelMemorySystem] currentClockCycle = 2817
current clock cycle = 2818
current clock cycle = 2818
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4227
[MultiChannelMemorySystem] currentClockCycle = 2818
current clock cycle = 2818
current clock cycle = 2818
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4228
[MultiChannelMemorySystem] currentClockCycle = 2818
current clock cycle = 2819
current clock cycle = 2819
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4229
[MultiChannelMemorySystem] currentClockCycle = 2819
current clock cycle = 2820
current clock cycle = 2820
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4230
[MultiChannelMemorySystem] currentClockCycle = 2820
current clock cycle = 2820
current clock cycle = 2820
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4231
[MultiChannelMemorySystem] currentClockCycle = 2820
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2821
current clock cycle = 2821
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4232
[MultiChannelMemorySystem] currentClockCycle = 2821
current clock cycle = 2822
current clock cycle = 2822
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4233
[MultiChannelMemorySystem] currentClockCycle = 2822
current clock cycle = 2822
current clock cycle = 2822
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4234
[MultiChannelMemorySystem] currentClockCycle = 2822
current clock cycle = 2823
current clock cycle = 2823
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4235
[MultiChannelMemorySystem] currentClockCycle = 2823
current clock cycle = 2824
current clock cycle = 2824
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4236
[MultiChannelMemorySystem] currentClockCycle = 2824
current clock cycle = 2824
current clock cycle = 2824
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4237
[MultiChannelMemorySystem] currentClockCycle = 2824
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2825
current clock cycle = 2825
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4238
[MultiChannelMemorySystem] currentClockCycle = 2825
current clock cycle = 2826
current clock cycle = 2826
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4239
[MultiChannelMemorySystem] currentClockCycle = 2826
current clock cycle = 2826
current clock cycle = 2826
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4240
[MultiChannelMemorySystem] currentClockCycle = 2826
current clock cycle = 2827
current clock cycle = 2827
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4241
[MultiChannelMemorySystem] currentClockCycle = 2827
current clock cycle = 2828
current clock cycle = 2828
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4242
[MultiChannelMemorySystem] currentClockCycle = 2828
current clock cycle = 2828
current clock cycle = 2828
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4243
[MultiChannelMemorySystem] currentClockCycle = 2828
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2829
current clock cycle = 2829
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4244
[MultiChannelMemorySystem] currentClockCycle = 2829
current clock cycle = 2830
current clock cycle = 2830
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4245
[MultiChannelMemorySystem] currentClockCycle = 2830
current clock cycle = 2830
current clock cycle = 2830
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4246
[MultiChannelMemorySystem] currentClockCycle = 2830
current clock cycle = 2831
current clock cycle = 2831
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4247
[MultiChannelMemorySystem] currentClockCycle = 2831
current clock cycle = 2832
current clock cycle = 2832
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4248
[MultiChannelMemorySystem] currentClockCycle = 2832
current clock cycle = 2832
current clock cycle = 2832
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4249
[MultiChannelMemorySystem] currentClockCycle = 2832
[Callback] read complete: channel = 0, address = 0x1100, cycle = 2832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2833
current clock cycle = 2833
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4250
[MultiChannelMemorySystem] currentClockCycle = 2833
current clock cycle = 2834
current clock cycle = 2834
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4251
[MultiChannelMemorySystem] currentClockCycle = 2834
current clock cycle = 2834
current clock cycle = 2834
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4252
[MultiChannelMemorySystem] currentClockCycle = 2834
current clock cycle = 2835
current clock cycle = 2835
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4253
[MultiChannelMemorySystem] currentClockCycle = 2835
current clock cycle = 2836
current clock cycle = 2836
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4254
[MultiChannelMemorySystem] currentClockCycle = 2836
current clock cycle = 2836
current clock cycle = 2836
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4255
[MultiChannelMemorySystem] currentClockCycle = 2836
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2836
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 2837
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4256
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2837
[MultiChannelMemorySystem] currentClockCycle = 2837
current clock cycle = 2838
current clock cycle = 2838
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4257
[MultiChannelMemorySystem] currentClockCycle = 2838
current clock cycle = 2838
current clock cycle = 2838
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4258
[MultiChannelMemorySystem] currentClockCycle = 2838
current clock cycle = 2839
current clock cycle = 2839
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4259
[MultiChannelMemorySystem] currentClockCycle = 2839
current clock cycle = 2840
current clock cycle = 2840
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4260
[MultiChannelMemorySystem] currentClockCycle = 2840
current clock cycle = 2840
current clock cycle = 2840
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4261
[MultiChannelMemorySystem] currentClockCycle = 2840
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2841
current clock cycle = 2841
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4262
[MultiChannelMemorySystem] currentClockCycle = 2841
current clock cycle = 2842
current clock cycle = 2842
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4263
[MultiChannelMemorySystem] currentClockCycle = 2842
current clock cycle = 2842
current clock cycle = 2842
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4264
[MultiChannelMemorySystem] currentClockCycle = 2842
current clock cycle = 2843
current clock cycle = 2843
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4265
[MultiChannelMemorySystem] currentClockCycle = 2843
current clock cycle = 2844
current clock cycle = 2844
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4266
[MultiChannelMemorySystem] currentClockCycle = 2844
current clock cycle = 2844
current clock cycle = 2844
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4267
[MultiChannelMemorySystem] currentClockCycle = 2844
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2845
current clock cycle = 2845
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4268
[MultiChannelMemorySystem] currentClockCycle = 2845
current clock cycle = 2846
current clock cycle = 2846
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4269
[MultiChannelMemorySystem] currentClockCycle = 2846
current clock cycle = 2846
current clock cycle = 2846
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4270
[MultiChannelMemorySystem] currentClockCycle = 2846
current clock cycle = 2847
current clock cycle = 2847
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4271
[MultiChannelMemorySystem] currentClockCycle = 2847
current clock cycle = 2848
current clock cycle = 2848
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4272
[MultiChannelMemorySystem] currentClockCycle = 2848
current clock cycle = 2848
current clock cycle = 2848
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4273
[MultiChannelMemorySystem] currentClockCycle = 2848
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2849
current clock cycle = 2849
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4274
[MultiChannelMemorySystem] currentClockCycle = 2849
current clock cycle = 2850
current clock cycle = 2850
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4275
[MultiChannelMemorySystem] currentClockCycle = 2850
current clock cycle = 2850
current clock cycle = 2850
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4276
[MultiChannelMemorySystem] currentClockCycle = 2850
current clock cycle = 2851
current clock cycle = 2851
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4277
[MultiChannelMemorySystem] currentClockCycle = 2851
current clock cycle = 2852
current clock cycle = 2852
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4278
[MultiChannelMemorySystem] currentClockCycle = 2852
current clock cycle = 2852
current clock cycle = 2852
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4279
[MultiChannelMemorySystem] currentClockCycle = 2852
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2853
current clock cycle = 2853
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4280
[MultiChannelMemorySystem] currentClockCycle = 2853
current clock cycle = 2854
current clock cycle = 2854
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4281
[MultiChannelMemorySystem] currentClockCycle = 2854
current clock cycle = 2854
current clock cycle = 2854
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4282
[MultiChannelMemorySystem] currentClockCycle = 2854
current clock cycle = 2855
current clock cycle = 2855
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4283
[MultiChannelMemorySystem] currentClockCycle = 2855
current clock cycle = 2856
current clock cycle = 2856
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4284
[MultiChannelMemorySystem] currentClockCycle = 2856
current clock cycle = 2856
current clock cycle = 2856
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4285
[MultiChannelMemorySystem] currentClockCycle = 2856
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2857
current clock cycle = 2857
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4286
[MultiChannelMemorySystem] currentClockCycle = 2857
current clock cycle = 2858
current clock cycle = 2858
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4287
[MultiChannelMemorySystem] currentClockCycle = 2858
current clock cycle = 2858
current clock cycle = 2858
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4288
[MultiChannelMemorySystem] currentClockCycle = 2858
current clock cycle = 2859
current clock cycle = 2859
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4289
[MultiChannelMemorySystem] currentClockCycle = 2859
current clock cycle = 2860
current clock cycle = 2860
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4290
[MultiChannelMemorySystem] currentClockCycle = 2860
current clock cycle = 2860
current clock cycle = 2860
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4291
[MultiChannelMemorySystem] currentClockCycle = 2860
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2861
current clock cycle = 2861
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4292
[MultiChannelMemorySystem] currentClockCycle = 2861
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2861
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2862
current clock cycle = 2862
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4293
[MultiChannelMemorySystem] currentClockCycle = 2862
current clock cycle = 2862
current clock cycle = 2862
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4294
[MultiChannelMemorySystem] currentClockCycle = 2862
current clock cycle = 2863
current clock cycle = 2863
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4295
[MultiChannelMemorySystem] currentClockCycle = 2863
current clock cycle = 2864
current clock cycle = 2864
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4296
[MultiChannelMemorySystem] currentClockCycle = 2864
current clock cycle = 2864
current clock cycle = 2864
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4297
[MultiChannelMemorySystem] currentClockCycle = 2864
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2865
current clock cycle = 2865
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4298
[MultiChannelMemorySystem] currentClockCycle = 2865
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2865
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2866
current clock cycle = 2866
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4299
[MultiChannelMemorySystem] currentClockCycle = 2866
current clock cycle = 2866
current clock cycle = 2866
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4300
[MultiChannelMemorySystem] currentClockCycle = 2866
current clock cycle = 2867
current clock cycle = 2867
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4301
[MultiChannelMemorySystem] currentClockCycle = 2867
current clock cycle = 2868
current clock cycle = 2868
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4302
[MultiChannelMemorySystem] currentClockCycle = 2868
current clock cycle = 2868
current clock cycle = 2868
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4303
[MultiChannelMemorySystem] currentClockCycle = 2868
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2869
current clock cycle = 2869
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4304
[MultiChannelMemorySystem] currentClockCycle = 2869
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2869
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2870
current clock cycle = 2870
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4305
[MultiChannelMemorySystem] currentClockCycle = 2870
current clock cycle = 2870
current clock cycle = 2870
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4306
[MultiChannelMemorySystem] currentClockCycle = 2870
current clock cycle = 2871
current clock cycle = 2871
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4307
[MultiChannelMemorySystem] currentClockCycle = 2871
current clock cycle = 2872
current clock cycle = 2872
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4308
[MultiChannelMemorySystem] currentClockCycle = 2872
current clock cycle = 2872
current clock cycle = 2872
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4309
[MultiChannelMemorySystem] currentClockCycle = 2872
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2873
current clock cycle = 2873
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4310
[MultiChannelMemorySystem] currentClockCycle = 2873
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2873
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2874
current clock cycle = 2874
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4311
[MultiChannelMemorySystem] currentClockCycle = 2874
current clock cycle = 2874
current clock cycle = 2874
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4312
[MultiChannelMemorySystem] currentClockCycle = 2874
current clock cycle = 2875
current clock cycle = 2875
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4313
[MultiChannelMemorySystem] currentClockCycle = 2875
current clock cycle = 2876
current clock cycle = 2876
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4314
[MultiChannelMemorySystem] currentClockCycle = 2876
current clock cycle = 2876
current clock cycle = 2876
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4315
[MultiChannelMemorySystem] currentClockCycle = 2876
[Callback] read complete: channel = 0, address = 0x1100, cycle = 2876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2877
current clock cycle = 2877
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4316
[MultiChannelMemorySystem] currentClockCycle = 2877
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2877
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2878
current clock cycle = 2878
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4317
[MultiChannelMemorySystem] currentClockCycle = 2878
current clock cycle = 2878
current clock cycle = 2878
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4318
[MultiChannelMemorySystem] currentClockCycle = 2878
current clock cycle = 2879
current clock cycle = 2879
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4319
[MultiChannelMemorySystem] currentClockCycle = 2879
current clock cycle = 2880
current clock cycle = 2880
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4320
[MultiChannelMemorySystem] currentClockCycle = 2880
current clock cycle = 2880
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4321
current clock cycle = 2880
[MultiChannelMemorySystem] currentClockCycle = 2880
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2881
current clock cycle = 2881
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4322
[MultiChannelMemorySystem] currentClockCycle = 2881
current clock cycle = 2882
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4323
current clock cycle = 2882
[MultiChannelMemorySystem] currentClockCycle = 2882
current clock cycle = 2882
current clock cycle = 2882
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4324
[MultiChannelMemorySystem] currentClockCycle = 2882
current clock cycle = 2883
current clock cycle = 2883
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4325
[MultiChannelMemorySystem] currentClockCycle = 2883
current clock cycle = 2884
current clock cycle = 2884
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4326
[MultiChannelMemorySystem] currentClockCycle = 2884
current clock cycle = 2884
current clock cycle = 2884
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4327
[MultiChannelMemorySystem] currentClockCycle = 2884
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2885
current clock cycle = 2885
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4328
[MultiChannelMemorySystem] currentClockCycle = 2885
current clock cycle = 2886
current clock cycle = 2886
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4329
[MultiChannelMemorySystem] currentClockCycle = 2886
current clock cycle = 2886
current clock cycle = 2886
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4330
[MultiChannelMemorySystem] currentClockCycle = 2886
current clock cycle = 2887
current clock cycle = 2887
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4331
[MultiChannelMemorySystem] currentClockCycle = 2887
current clock cycle = 2888
current clock cycle = 2888
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4332
[MultiChannelMemorySystem] currentClockCycle = 2888
current clock cycle = 2888
current clock cycle = 2888
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4333
[MultiChannelMemorySystem] currentClockCycle = 2888
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2889
current clock cycle = 2889
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4334
[MultiChannelMemorySystem] currentClockCycle = 2889
current clock cycle = 2890
current clock cycle = 2890
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4335
[MultiChannelMemorySystem] currentClockCycle = 2890
current clock cycle = 2890
current clock cycle = 2890
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4336
[MultiChannelMemorySystem] currentClockCycle = 2890
current clock cycle = 2891
current clock cycle = 2891
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4337
[MultiChannelMemorySystem] currentClockCycle = 2891
current clock cycle = 2892
current clock cycle = 2892
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4338
[MultiChannelMemorySystem] currentClockCycle = 2892
current clock cycle = 2892
current clock cycle = 2892
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4339
[MultiChannelMemorySystem] currentClockCycle = 2892
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2893
current clock cycle = 2893
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4340
[MultiChannelMemorySystem] currentClockCycle = 2893
current clock cycle = 2894
current clock cycle = 2894
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4341
[MultiChannelMemorySystem] currentClockCycle = 2894
current clock cycle = 2894
current clock cycle = 2894
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4342
[MultiChannelMemorySystem] currentClockCycle = 2894
current clock cycle = 2895
current clock cycle = 2895
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4343
[MultiChannelMemorySystem] currentClockCycle = 2895
current clock cycle = 2896
current clock cycle = 2896
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4344
[MultiChannelMemorySystem] currentClockCycle = 2896
current clock cycle = 2896
current clock cycle = 2896
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4345
[MultiChannelMemorySystem] currentClockCycle = 2896
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2897
current clock cycle = 2897
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4346
[MultiChannelMemorySystem] currentClockCycle = 2897
current clock cycle = 2898
current clock cycle = 2898
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4347
[MultiChannelMemorySystem] currentClockCycle = 2898
current clock cycle = 2898
current clock cycle = 2898
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4348
[MultiChannelMemorySystem] currentClockCycle = 2898
current clock cycle = 2899
current clock cycle = 2899
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4349
[MultiChannelMemorySystem] currentClockCycle = 2899
current clock cycle = 2900
current clock cycle = 2900
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4350
[MultiChannelMemorySystem] currentClockCycle = 2900
current clock cycle = 2900
current clock cycle = 2900
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4351
[MultiChannelMemorySystem] currentClockCycle = 2900
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2901
current clock cycle = 2901
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4352
[MultiChannelMemorySystem] currentClockCycle = 2901
current clock cycle = 2902
current clock cycle = 2902
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4353
[MultiChannelMemorySystem] currentClockCycle = 2902
current clock cycle = 2902
current clock cycle = 2902
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4354
[MultiChannelMemorySystem] currentClockCycle = 2902
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2902
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2903
current clock cycle = 2903
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4355
[MultiChannelMemorySystem] currentClockCycle = 2903
current clock cycle = 2904
current clock cycle = 2904
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4356
[MultiChannelMemorySystem] currentClockCycle = 2904
current clock cycle = 2904
current clock cycle = 2904
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4357
[MultiChannelMemorySystem] currentClockCycle = 2904
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2905
current clock cycle = 2905
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4358
[MultiChannelMemorySystem] currentClockCycle = 2905
current clock cycle = 2906
current clock cycle = 2906
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4359
[MultiChannelMemorySystem] currentClockCycle = 2906
current clock cycle = 2906
current clock cycle = 2906
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4360
[MultiChannelMemorySystem] currentClockCycle = 2906
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2906
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2907
current clock cycle = 2907
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4361
[MultiChannelMemorySystem] currentClockCycle = 2907
current clock cycle = 2908
current clock cycle = 2908
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4362
[MultiChannelMemorySystem] currentClockCycle = 2908
current clock cycle = 2908
current clock cycle = 2908
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4363
[MultiChannelMemorySystem] currentClockCycle = 2908
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2909
current clock cycle = 2909
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4364
[MultiChannelMemorySystem] currentClockCycle = 2909
current clock cycle = 2910
current clock cycle = 2910
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4365
[MultiChannelMemorySystem] currentClockCycle = 2910
current clock cycle = 2910
current clock cycle = 2910
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4366
[MultiChannelMemorySystem] currentClockCycle = 2910
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2910
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2911
current clock cycle = 2911
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4367
[MultiChannelMemorySystem] currentClockCycle = 2911
current clock cycle = 2912
current clock cycle = 2912
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4368
[MultiChannelMemorySystem] currentClockCycle = 2912
current clock cycle = 2912
current clock cycle = 2912
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4369
[MultiChannelMemorySystem] currentClockCycle = 2912
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2913
current clock cycle = 2913
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4370
[MultiChannelMemorySystem] currentClockCycle = 2913
current clock cycle = 2914
current clock cycle = 2914
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4371
[MultiChannelMemorySystem] currentClockCycle = 2914
current clock cycle = 2914
current clock cycle = 2914
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4372
[MultiChannelMemorySystem] currentClockCycle = 2914
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2914
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2915
current clock cycle = 2915
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4373
[MultiChannelMemorySystem] currentClockCycle = 2915
current clock cycle = 2916
current clock cycle = 2916
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4374
[MultiChannelMemorySystem] currentClockCycle = 2916
current clock cycle = 2916
current clock cycle = 2916
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4375
[MultiChannelMemorySystem] currentClockCycle = 2916
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2917
current clock cycle = 2917
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4376
[MultiChannelMemorySystem] currentClockCycle = 2917
current clock cycle = 2918
current clock cycle = 2918
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4377
[MultiChannelMemorySystem] currentClockCycle = 2918
current clock cycle = 2918
current clock cycle = 2918
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4378
[MultiChannelMemorySystem] currentClockCycle = 2918
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2918
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2919
current clock cycle = 2919
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4379
[MultiChannelMemorySystem] currentClockCycle = 2919
current clock cycle = 2920
current clock cycle = 2920
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4380
[MultiChannelMemorySystem] currentClockCycle = 2920
current clock cycle = 2920
current clock cycle = 2920
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4381
[MultiChannelMemorySystem] currentClockCycle = 2920
[Callback] read complete: channel = 0, address = 0x1100, cycle = 2920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2921
current clock cycle = 2921
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4382
[MultiChannelMemorySystem] currentClockCycle = 2921
current clock cycle = 2922
current clock cycle = 2922
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4383
[MultiChannelMemorySystem] currentClockCycle = 2922
current clock cycle = 2922
current clock cycle = 2922
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4384
[MultiChannelMemorySystem] currentClockCycle = 2922
current clock cycle = 2923
current clock cycle = 2923
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4385
[MultiChannelMemorySystem] currentClockCycle = 2923
current clock cycle = 2924
current clock cycle = 2924
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4386
[MultiChannelMemorySystem] currentClockCycle = 2924
current clock cycle = 2924
current clock cycle = 2924
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4387
[MultiChannelMemorySystem] currentClockCycle = 2924
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2925
current clock cycle = 2925
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4388
[MultiChannelMemorySystem] currentClockCycle = 2925
current clock cycle = 2926
current clock cycle = 2926
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4389
[MultiChannelMemorySystem] currentClockCycle = 2926
current clock cycle = 2926
current clock cycle = 2926
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4390
[MultiChannelMemorySystem] currentClockCycle = 2926
current clock cycle = 2927
current clock cycle = 2927
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4391
[MultiChannelMemorySystem] currentClockCycle = 2927
current clock cycle = 2928
current clock cycle = 2928
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4392
[MultiChannelMemorySystem] currentClockCycle = 2928
current clock cycle = 2928
current clock cycle = 2928
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4393
[MultiChannelMemorySystem] currentClockCycle = 2928
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2929
current clock cycle = 2929
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4394
[MultiChannelMemorySystem] currentClockCycle = 2929
current clock cycle = 2930
current clock cycle = 2930
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4395
[MultiChannelMemorySystem] currentClockCycle = 2930
current clock cycle = 2930
current clock cycle = 2930
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4396
[MultiChannelMemorySystem] currentClockCycle = 2930
current clock cycle = 2931
current clock cycle = 2931
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4397
[MultiChannelMemorySystem] currentClockCycle = 2931
current clock cycle = 2932
current clock cycle = 2932
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4398
[MultiChannelMemorySystem] currentClockCycle = 2932
current clock cycle = 2932
current clock cycle = 2932
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4399
[MultiChannelMemorySystem] currentClockCycle = 2932
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2933
current clock cycle = 2933
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4400
[MultiChannelMemorySystem] currentClockCycle = 2933
current clock cycle = 2934
current clock cycle = 2934
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4401
[MultiChannelMemorySystem] currentClockCycle = 2934
current clock cycle = 2934
current clock cycle = 2934
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4402
[MultiChannelMemorySystem] currentClockCycle = 2934
current clock cycle = 2935
current clock cycle = 2935
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4403
[MultiChannelMemorySystem] currentClockCycle = 2935
current clock cycle = 2936
current clock cycle = 2936
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4404
[MultiChannelMemorySystem] currentClockCycle = 2936
current clock cycle = 2936
current clock cycle = 2936
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4405
[MultiChannelMemorySystem] currentClockCycle = 2936
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2937
current clock cycle = 2937
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4406
[MultiChannelMemorySystem] currentClockCycle = 2937
current clock cycle = 2938
current clock cycle = 2938
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4407
[MultiChannelMemorySystem] currentClockCycle = 2938
current clock cycle = 2938
current clock cycle = 2938
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4408
[MultiChannelMemorySystem] currentClockCycle = 2938
current clock cycle = 2939
current clock cycle = 2939
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4409
[MultiChannelMemorySystem] currentClockCycle = 2939
current clock cycle = 2940
current clock cycle = 2940
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4410
[MultiChannelMemorySystem] currentClockCycle = 2940
current clock cycle = 2940
current clock cycle = 2940
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4411
[MultiChannelMemorySystem] currentClockCycle = 2940
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2941
current clock cycle = 2941
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4412
[MultiChannelMemorySystem] currentClockCycle = 2941
current clock cycle = 2942
current clock cycle = 2942
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4413
[MultiChannelMemorySystem] currentClockCycle = 2942
current clock cycle = 2942
current clock cycle = 2942
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4414
[MultiChannelMemorySystem] currentClockCycle = 2942
current clock cycle = 2943
current clock cycle = 2943
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4415
[MultiChannelMemorySystem] currentClockCycle = 2943
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2943
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2944
current clock cycle = 2944
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4416
[MultiChannelMemorySystem] currentClockCycle = 2944
current clock cycle = 2944
current clock cycle = 2944
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4417
[MultiChannelMemorySystem] currentClockCycle = 2944
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2945
current clock cycle = 2945
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4418
[MultiChannelMemorySystem] currentClockCycle = 2945
current clock cycle = 2946
current clock cycle = 2946
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4419
[MultiChannelMemorySystem] currentClockCycle = 2946
current clock cycle = 2946
current clock cycle = 2946
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4420
[MultiChannelMemorySystem] currentClockCycle = 2946
current clock cycle = 2947
current clock cycle = 2947
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4421
[MultiChannelMemorySystem] currentClockCycle = 2947
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2947
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2948
current clock cycle = 2948
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4422
[MultiChannelMemorySystem] currentClockCycle = 2948
current clock cycle = 2948
current clock cycle = 2948
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4423
[MultiChannelMemorySystem] currentClockCycle = 2948
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2949
current clock cycle = 2949
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4424
[MultiChannelMemorySystem] currentClockCycle = 2949
current clock cycle = 2950
current clock cycle = 2950
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4425
[MultiChannelMemorySystem] currentClockCycle = 2950
current clock cycle = 2950
current clock cycle = 2950
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4426
[MultiChannelMemorySystem] currentClockCycle = 2950
current clock cycle = 2951
current clock cycle = 2951
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4427
[MultiChannelMemorySystem] currentClockCycle = 2951
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2951
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2952
current clock cycle = 2952
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4428
[MultiChannelMemorySystem] currentClockCycle = 2952
current clock cycle = 2952
current clock cycle = 2952
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4429
[MultiChannelMemorySystem] currentClockCycle = 2952
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2953
current clock cycle = 2953
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4430
[MultiChannelMemorySystem] currentClockCycle = 2953
current clock cycle = 2954
current clock cycle = 2954
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4431
[MultiChannelMemorySystem] currentClockCycle = 2954
current clock cycle = 2954
current clock cycle = 2954
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4432
[MultiChannelMemorySystem] currentClockCycle = 2954
current clock cycle = 2955
current clock cycle = 2955
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4433
[MultiChannelMemorySystem] currentClockCycle = 2955
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2955
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2956
current clock cycle = 2956
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4434
[MultiChannelMemorySystem] currentClockCycle = 2956
current clock cycle = 2956
current clock cycle = 2956
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4435
[MultiChannelMemorySystem] currentClockCycle = 2956
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2957
current clock cycle = 2957
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4436
[MultiChannelMemorySystem] currentClockCycle = 2957
current clock cycle = 2958
current clock cycle = 2958
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4437
[MultiChannelMemorySystem] currentClockCycle = 2958
current clock cycle = 2958
current clock cycle = 2958
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4438
[MultiChannelMemorySystem] currentClockCycle = 2958
current clock cycle = 2959
current clock cycle = 2959
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4439
[MultiChannelMemorySystem] currentClockCycle = 2959
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2959
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2960
current clock cycle = 2960
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4440
[MultiChannelMemorySystem] currentClockCycle = 2960
current clock cycle = 2960
current clock cycle = 2960
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4441
[MultiChannelMemorySystem] currentClockCycle = 2960
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2961
current clock cycle = 2961
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4442
[MultiChannelMemorySystem] currentClockCycle = 2961
current clock cycle = 2962
current clock cycle = 2962
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4443
[MultiChannelMemorySystem] currentClockCycle = 2962
current clock cycle = 2962
current clock cycle = 2962
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4444
[MultiChannelMemorySystem] currentClockCycle = 2962
current clock cycle = 2963
current clock cycle = 2963
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4445
[MultiChannelMemorySystem] currentClockCycle = 2963
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 2963
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2964
current clock cycle = 2964
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4446
[MultiChannelMemorySystem] currentClockCycle = 2964
current clock cycle = 2964
current clock cycle = 2964
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4447
[MultiChannelMemorySystem] currentClockCycle = 2964
[Callback] read complete: channel = 0, address = 0x1100, cycle = 2964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2965
current clock cycle = 2965
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4448
[MultiChannelMemorySystem] currentClockCycle = 2965
current clock cycle = 2966
current clock cycle = 2966
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4449
[MultiChannelMemorySystem] currentClockCycle = 2966
current clock cycle = 2966
current clock cycle = 2966
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4450
[MultiChannelMemorySystem] currentClockCycle = 2966
current clock cycle = 2967
current clock cycle = 2967
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4451
[MultiChannelMemorySystem] currentClockCycle = 2967
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 2967
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2968
current clock cycle = 2968
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4452
[MultiChannelMemorySystem] currentClockCycle = 2968
current clock cycle = 2968
current clock cycle = 2968
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4453
[MultiChannelMemorySystem] currentClockCycle = 2968
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2969
current clock cycle = 2969
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4454
[MultiChannelMemorySystem] currentClockCycle = 2969
current clock cycle = 2970
current clock cycle = 2970
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4455
[MultiChannelMemorySystem] currentClockCycle = 2970
current clock cycle = 2970
current clock cycle = 2970
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4456
[MultiChannelMemorySystem] currentClockCycle = 2970
current clock cycle = 2971
current clock cycle = 2971
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4457
[MultiChannelMemorySystem] currentClockCycle = 2971
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 2971
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2972
current clock cycle = 2972
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4458
[MultiChannelMemorySystem] currentClockCycle = 2972
current clock cycle = 2972
current clock cycle = 2972
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4459
[MultiChannelMemorySystem] currentClockCycle = 2972
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2973
current clock cycle = 2973
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4460
[MultiChannelMemorySystem] currentClockCycle = 2973
current clock cycle = 2974
current clock cycle = 2974
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4461
[MultiChannelMemorySystem] currentClockCycle = 2974
current clock cycle = 2974
current clock cycle = 2974
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4462
[MultiChannelMemorySystem] currentClockCycle = 2974
current clock cycle = 2975
current clock cycle = 2975
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4463
[MultiChannelMemorySystem] currentClockCycle = 2975
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 2975
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2976
current clock cycle = 2976
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4464
[MultiChannelMemorySystem] currentClockCycle = 2976
current clock cycle = 2976
current clock cycle = 2976
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4465
[MultiChannelMemorySystem] currentClockCycle = 2976
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2977
current clock cycle = 2977
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4466
[MultiChannelMemorySystem] currentClockCycle = 2977
current clock cycle = 2978
current clock cycle = 2978
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4467
[MultiChannelMemorySystem] currentClockCycle = 2978
current clock cycle = 2978
current clock cycle = 2978
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4468
[MultiChannelMemorySystem] currentClockCycle = 2978
current clock cycle = 2979
current clock cycle = 2979
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4469
[MultiChannelMemorySystem] currentClockCycle = 2979
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 2979
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2980
current clock cycle = 2980
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4470
[MultiChannelMemorySystem] currentClockCycle = 2980
current clock cycle = 2980
current clock cycle = 2980
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4471
[MultiChannelMemorySystem] currentClockCycle = 2980
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2981
current clock cycle = 2981
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4472
[MultiChannelMemorySystem] currentClockCycle = 2981
current clock cycle = 2982
current clock cycle = 2982
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4473
[MultiChannelMemorySystem] currentClockCycle = 2982
current clock cycle = 2982
current clock cycle = 2982
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4474
[MultiChannelMemorySystem] currentClockCycle = 2982
current clock cycle = 2983
current clock cycle = 2983
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4475
[MultiChannelMemorySystem] currentClockCycle = 2983
current clock cycle = 2984
current clock cycle = 2984
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4476
[MultiChannelMemorySystem] currentClockCycle = 2984
current clock cycle = 2984
current clock cycle = 2984
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4477
[MultiChannelMemorySystem] currentClockCycle = 2984
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 2984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 2984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2985
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4478
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2985
[MultiChannelMemorySystem] currentClockCycle = 2985
current clock cycle = 2986
current clock cycle = 2986
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4479
[MultiChannelMemorySystem] currentClockCycle = 2986
current clock cycle = 2986
current clock cycle = 2986
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4480
[MultiChannelMemorySystem] currentClockCycle = 2986
current clock cycle = 2987
current clock cycle = 2987
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4481
[MultiChannelMemorySystem] currentClockCycle = 2987
current clock cycle = 2988
current clock cycle = 2988
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4482
[MultiChannelMemorySystem] currentClockCycle = 2988
current clock cycle = 2988
current clock cycle = 2988
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4483
[MultiChannelMemorySystem] currentClockCycle = 2988
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 2988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2989
current clock cycle = 2989
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4484
[MultiChannelMemorySystem] currentClockCycle = 2989
current clock cycle = 2990
current clock cycle = 2990
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4485
[MultiChannelMemorySystem] currentClockCycle = 2990
current clock cycle = 2990
current clock cycle = 2990
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4486
[MultiChannelMemorySystem] currentClockCycle = 2990
current clock cycle = 2991
current clock cycle = 2991
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4487
[MultiChannelMemorySystem] currentClockCycle = 2991
current clock cycle = 2992
current clock cycle = 2992
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4488
[MultiChannelMemorySystem] currentClockCycle = 2992
current clock cycle = 2992
current clock cycle = 2992
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4489
[MultiChannelMemorySystem] currentClockCycle = 2992
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2993
current clock cycle = 2993
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4490
[MultiChannelMemorySystem] currentClockCycle = 2993
current clock cycle = 2994
current clock cycle = 2994
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4491
[MultiChannelMemorySystem] currentClockCycle = 2994
current clock cycle = 2994
current clock cycle = 2994
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4492
[MultiChannelMemorySystem] currentClockCycle = 2994
current clock cycle = 2995
current clock cycle = 2995
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4493
[MultiChannelMemorySystem] currentClockCycle = 2995
current clock cycle = 2996
current clock cycle = 2996
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4494
[MultiChannelMemorySystem] currentClockCycle = 2996
current clock cycle = 2996
current clock cycle = 2996
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4495
[MultiChannelMemorySystem] currentClockCycle = 2996
[Callback] read complete: channel = 0, address = 0x1080, cycle = 2996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 2996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 2996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 2997
current clock cycle = 2997
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4496
[MultiChannelMemorySystem] currentClockCycle = 2997
current clock cycle = 2998
current clock cycle = 2998
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4497
[MultiChannelMemorySystem] currentClockCycle = 2998
current clock cycle = 2998
current clock cycle = 2998
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4498
[MultiChannelMemorySystem] currentClockCycle = 2998
current clock cycle = 2999
current clock cycle = 2999
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4499
[MultiChannelMemorySystem] currentClockCycle = 2999
current clock cycle = 3000
current clock cycle = 3000
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4500
[MultiChannelMemorySystem] currentClockCycle = 3000
current clock cycle = 3000
current clock cycle = 3000
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4501
[MultiChannelMemorySystem] currentClockCycle = 3000
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3001
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3001
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4502
[MultiChannelMemorySystem] currentClockCycle = 3001
current clock cycle = 3002
current clock cycle = 3002
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4503
[MultiChannelMemorySystem] currentClockCycle = 3002
current clock cycle = 3002
current clock cycle = 3002
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4504
[MultiChannelMemorySystem] currentClockCycle = 3002
current clock cycle = 3003
current clock cycle = 3003
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4505
[MultiChannelMemorySystem] currentClockCycle = 3003
current clock cycle = 3004
current clock cycle = 3004
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4506
[MultiChannelMemorySystem] currentClockCycle = 3004
current clock cycle = 3004
current clock cycle = 3004
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4507
[MultiChannelMemorySystem] currentClockCycle = 3004
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3005
current clock cycle = 3005
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4508
[MultiChannelMemorySystem] currentClockCycle = 3005
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3005
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3006
current clock cycle = 3006
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4509
[MultiChannelMemorySystem] currentClockCycle = 3006
current clock cycle = 3006
current clock cycle = 3006
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4510
[MultiChannelMemorySystem] currentClockCycle = 3006
current clock cycle = 3007
current clock cycle = 3007
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4511
[MultiChannelMemorySystem] currentClockCycle = 3007
current clock cycle = 3008
current clock cycle = 3008
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4512
[MultiChannelMemorySystem] currentClockCycle = 3008
current clock cycle = 3008
current clock cycle = 3008
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4513
[MultiChannelMemorySystem] currentClockCycle = 3008
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3009
current clock cycle = 3009
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4514
[MultiChannelMemorySystem] currentClockCycle = 3009
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3009
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3010
current clock cycle = 3010
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4515
[MultiChannelMemorySystem] currentClockCycle = 3010
current clock cycle = 3010
current clock cycle = 3010
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4516
[MultiChannelMemorySystem] currentClockCycle = 3010
current clock cycle = 3011
current clock cycle = 3011
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4517
[MultiChannelMemorySystem] currentClockCycle = 3011
current clock cycle = 3012
current clock cycle = 3012
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4518
[MultiChannelMemorySystem] currentClockCycle = 3012
current clock cycle = 3012
current clock cycle = 3012
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4519
[MultiChannelMemorySystem] currentClockCycle = 3012
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3013
current clock cycle = 3013
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4520
[MultiChannelMemorySystem] currentClockCycle = 3013
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3013
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3014
current clock cycle = 3014
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4521
[MultiChannelMemorySystem] currentClockCycle = 3014
current clock cycle = 3014
current clock cycle = 3014
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4522
[MultiChannelMemorySystem] currentClockCycle = 3014
current clock cycle = 3015
current clock cycle = 3015
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4523
[MultiChannelMemorySystem] currentClockCycle = 3015
current clock cycle = 3016
current clock cycle = 3016
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4524
[MultiChannelMemorySystem] currentClockCycle = 3016
current clock cycle = 3016
current clock cycle = 3016
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4525
[MultiChannelMemorySystem] currentClockCycle = 3016
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3017
current clock cycle = 3017
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4526
[MultiChannelMemorySystem] currentClockCycle = 3017
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3017
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3018
current clock cycle = 3018
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4527
[MultiChannelMemorySystem] currentClockCycle = 3018
current clock cycle = 3018
current clock cycle = 3018
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4528
[MultiChannelMemorySystem] currentClockCycle = 3018
current clock cycle = 3019
current clock cycle = 3019
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4529
[MultiChannelMemorySystem] currentClockCycle = 3019
current clock cycle = 3020
current clock cycle = 3020
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4530
[MultiChannelMemorySystem] currentClockCycle = 3020
current clock cycle = 3020
current clock cycle = 3020
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4531
[MultiChannelMemorySystem] currentClockCycle = 3020
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3020
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3021
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4532
size of rdataVec is 0 
current clock cycle = 3021
[MultiChannelMemorySystem] currentClockCycle = 3021
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3021
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3022
current clock cycle = 3022
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4533
[MultiChannelMemorySystem] currentClockCycle = 3022
current clock cycle = 3022
current clock cycle = 3022
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4534
[MultiChannelMemorySystem] currentClockCycle = 3022
current clock cycle = 3023
current clock cycle = 3023
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4535
[MultiChannelMemorySystem] currentClockCycle = 3023
current clock cycle = 3024
current clock cycle = 3024
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4536
[MultiChannelMemorySystem] currentClockCycle = 3024
current clock cycle = 3024
current clock cycle = 3024
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4537
[MultiChannelMemorySystem] currentClockCycle = 3024
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3025
current clock cycle = 3025
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4538
[MultiChannelMemorySystem] currentClockCycle = 3025
current clock cycle = 3026
current clock cycle = 3026
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4539
[MultiChannelMemorySystem] currentClockCycle = 3026
current clock cycle = 3026
current clock cycle = 3026
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4540
[MultiChannelMemorySystem] currentClockCycle = 3026
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3026
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3027
current clock cycle = 3027
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4541
[MultiChannelMemorySystem] currentClockCycle = 3027
current clock cycle = 3028
current clock cycle = 3028
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4542
[MultiChannelMemorySystem] currentClockCycle = 3028
current clock cycle = 3028
current clock cycle = 3028
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4543
[MultiChannelMemorySystem] currentClockCycle = 3028
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3029
current clock cycle = 3029
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4544
[MultiChannelMemorySystem] currentClockCycle = 3029
current clock cycle = 3030
current clock cycle = 3030
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4545
[MultiChannelMemorySystem] currentClockCycle = 3030
current clock cycle = 3030
current clock cycle = 3030
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4546
[MultiChannelMemorySystem] currentClockCycle = 3030
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3030
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3031
current clock cycle = 3031
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4547
[MultiChannelMemorySystem] currentClockCycle = 3031
current clock cycle = 3032
current clock cycle = 3032
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4548
[MultiChannelMemorySystem] currentClockCycle = 3032
current clock cycle = 3032
current clock cycle = 3032
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4549
[MultiChannelMemorySystem] currentClockCycle = 3032
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3033
current clock cycle = 3033
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4550
[MultiChannelMemorySystem] currentClockCycle = 3033
current clock cycle = 3034
current clock cycle = 3034
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4551
[MultiChannelMemorySystem] currentClockCycle = 3034
current clock cycle = 3034
current clock cycle = 3034
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4552
[MultiChannelMemorySystem] currentClockCycle = 3034
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3034
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3035
current clock cycle = 3035
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4553
[MultiChannelMemorySystem] currentClockCycle = 3035
current clock cycle = 3036
current clock cycle = 3036
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4554
[MultiChannelMemorySystem] currentClockCycle = 3036
current clock cycle = 3036
current clock cycle = 3036
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4555
[MultiChannelMemorySystem] currentClockCycle = 3036
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3037
current clock cycle = 3037
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4556
[MultiChannelMemorySystem] currentClockCycle = 3037
current clock cycle = 3038
current clock cycle = 3038
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4557
[MultiChannelMemorySystem] currentClockCycle = 3038
current clock cycle = 3038
current clock cycle = 3038
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4558
[MultiChannelMemorySystem] currentClockCycle = 3038
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3038
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3039
current clock cycle = 3039
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4559
[MultiChannelMemorySystem] currentClockCycle = 3039
current clock cycle = 3040
current clock cycle = 3040
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4560
[MultiChannelMemorySystem] currentClockCycle = 3040
current clock cycle = 3040
current clock cycle = 3040
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4561
[MultiChannelMemorySystem] currentClockCycle = 3040
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3041
current clock cycle = 3041
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4562
[MultiChannelMemorySystem] currentClockCycle = 3041
current clock cycle = 3042
current clock cycle = 3042
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4563
[MultiChannelMemorySystem] currentClockCycle = 3042
current clock cycle = 3042
current clock cycle = 3042
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4564
[MultiChannelMemorySystem] currentClockCycle = 3042
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3042
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3043
current clock cycle = 3043
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4565
[MultiChannelMemorySystem] currentClockCycle = 3043
current clock cycle = 3044
current clock cycle = 3044
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4566
[MultiChannelMemorySystem] currentClockCycle = 3044
current clock cycle = 3044
current clock cycle = 3044
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4567
[MultiChannelMemorySystem] currentClockCycle = 3044
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3045
current clock cycle = 3045
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4568
[MultiChannelMemorySystem] currentClockCycle = 3045
current clock cycle = 3046
current clock cycle = 3046
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4569
[MultiChannelMemorySystem] currentClockCycle = 3046
current clock cycle = 3046
current clock cycle = 3046
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4570
[MultiChannelMemorySystem] currentClockCycle = 3046
current clock cycle = 3047
current clock cycle = 3047
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4571
[MultiChannelMemorySystem] currentClockCycle = 3047
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3047
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3048
current clock cycle = 3048
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4572
[MultiChannelMemorySystem] currentClockCycle = 3048
current clock cycle = 3048
current clock cycle = 3048
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4573
[MultiChannelMemorySystem] currentClockCycle = 3048
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3049
current clock cycle = 3049
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4574
[MultiChannelMemorySystem] currentClockCycle = 3049
current clock cycle = 3050
current clock cycle = 3050
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4575
[MultiChannelMemorySystem] currentClockCycle = 3050
current clock cycle = 3050
current clock cycle = 3050
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4576
[MultiChannelMemorySystem] currentClockCycle = 3050
current clock cycle = 3051
current clock cycle = 3051
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4577
[MultiChannelMemorySystem] currentClockCycle = 3051
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3051
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3052
current clock cycle = 3052
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4578
[MultiChannelMemorySystem] currentClockCycle = 3052
current clock cycle = 3052
current clock cycle = 3052
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4579
[MultiChannelMemorySystem] currentClockCycle = 3052
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3053
current clock cycle = 3053
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4580
[MultiChannelMemorySystem] currentClockCycle = 3053
current clock cycle = 3054
current clock cycle = 3054
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4581
[MultiChannelMemorySystem] currentClockCycle = 3054
current clock cycle = 3054
current clock cycle = 3054
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4582
[MultiChannelMemorySystem] currentClockCycle = 3054
current clock cycle = 3055
current clock cycle = 3055
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4583
[MultiChannelMemorySystem] currentClockCycle = 3055
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3055
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3056
current clock cycle = 3056
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4584
[MultiChannelMemorySystem] currentClockCycle = 3056
current clock cycle = 3056
current clock cycle = 3056
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4585
[MultiChannelMemorySystem] currentClockCycle = 3056
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3057
current clock cycle = 3057
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4586
[MultiChannelMemorySystem] currentClockCycle = 3057
current clock cycle = 3058
current clock cycle = 3058
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4587
[MultiChannelMemorySystem] currentClockCycle = 3058
current clock cycle = 3058
current clock cycle = 3058
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4588
[MultiChannelMemorySystem] currentClockCycle = 3058
current clock cycle = 3059
current clock cycle = 3059
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4589
[MultiChannelMemorySystem] currentClockCycle = 3059
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3059
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3060
current clock cycle = 3060
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4590
[MultiChannelMemorySystem] currentClockCycle = 3060
current clock cycle = 3060
current clock cycle = 3060
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4591
[MultiChannelMemorySystem] currentClockCycle = 3060
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3061
current clock cycle = 3061
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4592
[MultiChannelMemorySystem] currentClockCycle = 3061
current clock cycle = 3062
current clock cycle = 3062
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4593
[MultiChannelMemorySystem] currentClockCycle = 3062
current clock cycle = 3062
current clock cycle = 3062
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4594
[MultiChannelMemorySystem] currentClockCycle = 3062
current clock cycle = 3063
current clock cycle = 3063
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4595
[MultiChannelMemorySystem] currentClockCycle = 3063
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3063
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3064
current clock cycle = 3064
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4596
[MultiChannelMemorySystem] currentClockCycle = 3064
current clock cycle = 3064
current clock cycle = 3064
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4597
[MultiChannelMemorySystem] currentClockCycle = 3064
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3065
current clock cycle = 3065
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4598
[MultiChannelMemorySystem] currentClockCycle = 3065
current clock cycle = 3066
current clock cycle = 3066
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4599
[MultiChannelMemorySystem] currentClockCycle = 3066
current clock cycle = 3066
current clock cycle = 3066
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4600
[MultiChannelMemorySystem] currentClockCycle = 3066
current clock cycle = 3067
current clock cycle = 3067
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4601
[MultiChannelMemorySystem] currentClockCycle = 3067
current clock cycle = 3068
current clock cycle = 3068
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4602
[MultiChannelMemorySystem] currentClockCycle = 3068
current clock cycle = 3068
current clock cycle = 3068
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4603
[MultiChannelMemorySystem] currentClockCycle = 3068
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3069
current clock cycle = 3069
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4604
[MultiChannelMemorySystem] currentClockCycle = 3069
current clock cycle = 3070
current clock cycle = 3070
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4605
[MultiChannelMemorySystem] currentClockCycle = 3070
current clock cycle = 3070
current clock cycle = 3070
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4606
[MultiChannelMemorySystem] currentClockCycle = 3070
current clock cycle = 3071
current clock cycle = 3071
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4607
[MultiChannelMemorySystem] currentClockCycle = 3071
current clock cycle = 3072
current clock cycle = 3072
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4608
[MultiChannelMemorySystem] currentClockCycle = 3072
current clock cycle = 3072
current clock cycle = 3072
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4609
[MultiChannelMemorySystem] currentClockCycle = 3072
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3073
current clock cycle = 3073
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4610
[MultiChannelMemorySystem] currentClockCycle = 3073
current clock cycle = 3074
current clock cycle = 3074
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4611
[MultiChannelMemorySystem] currentClockCycle = 3074
current clock cycle = 3074
current clock cycle = 3074
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4612
[MultiChannelMemorySystem] currentClockCycle = 3074
current clock cycle = 3075
current clock cycle = 3075
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4613
[MultiChannelMemorySystem] currentClockCycle = 3075
current clock cycle = 3076
current clock cycle = 3076
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4614
[MultiChannelMemorySystem] currentClockCycle = 3076
current clock cycle = 3076
current clock cycle = 3076
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4615
[MultiChannelMemorySystem] currentClockCycle = 3076
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3077
current clock cycle = 3077
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4616
[MultiChannelMemorySystem] currentClockCycle = 3077
current clock cycle = 3078
current clock cycle = 3078
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4617
[MultiChannelMemorySystem] currentClockCycle = 3078
current clock cycle = 3078
current clock cycle = 3078
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4618
[MultiChannelMemorySystem] currentClockCycle = 3078
current clock cycle = 3079
current clock cycle = 3079
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4619
[MultiChannelMemorySystem] currentClockCycle = 3079
current clock cycle = 3080
current clock cycle = 3080
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4620
[MultiChannelMemorySystem] currentClockCycle = 3080
current clock cycle = 3080
current clock cycle = 3080
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4621
[MultiChannelMemorySystem] currentClockCycle = 3080
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3081
current clock cycle = 3081
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4622
[MultiChannelMemorySystem] currentClockCycle = 3081
current clock cycle = 3082
current clock cycle = 3082
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4623
[MultiChannelMemorySystem] currentClockCycle = 3082
current clock cycle = 3082
current clock cycle = 3082
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4624
[MultiChannelMemorySystem] currentClockCycle = 3082
current clock cycle = 3083
current clock cycle = 3083
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4625
[MultiChannelMemorySystem] currentClockCycle = 3083
current clock cycle = 3084
current clock cycle = 3084
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4626
[MultiChannelMemorySystem] currentClockCycle = 3084
current clock cycle = 3084
current clock cycle = 3084
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4627
[MultiChannelMemorySystem] currentClockCycle = 3084
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3085
current clock cycle = 3085
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4628
[MultiChannelMemorySystem] currentClockCycle = 3085
current clock cycle = 3086
current clock cycle = 3086
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4629
[MultiChannelMemorySystem] currentClockCycle = 3086
current clock cycle = 3086
current clock cycle = 3086
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4630
[MultiChannelMemorySystem] currentClockCycle = 3086
current clock cycle = 3087
current clock cycle = 3087
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4631
[MultiChannelMemorySystem] currentClockCycle = 3087
current clock cycle = 3088
current clock cycle = 3088
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4632
[MultiChannelMemorySystem] currentClockCycle = 3088
current clock cycle = 3088
current clock cycle = 3088
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4633
[MultiChannelMemorySystem] currentClockCycle = 3088
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3089
current clock cycle = 3089
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4634
[MultiChannelMemorySystem] currentClockCycle = 3089
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3089
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3090
current clock cycle = 3090
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4635
[MultiChannelMemorySystem] currentClockCycle = 3090
current clock cycle = 3090
current clock cycle = 3090
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4636
[MultiChannelMemorySystem] currentClockCycle = 3090
current clock cycle = 3091
current clock cycle = 3091
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4637
[MultiChannelMemorySystem] currentClockCycle = 3091
current clock cycle = 3092
current clock cycle = 3092
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4638
[MultiChannelMemorySystem] currentClockCycle = 3092
current clock cycle = 3092
current clock cycle = 3092
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4639
[MultiChannelMemorySystem] currentClockCycle = 3092
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3093
current clock cycle = 3093
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4640
[MultiChannelMemorySystem] currentClockCycle = 3093
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3093
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3094
current clock cycle = 3094
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4641
[MultiChannelMemorySystem] currentClockCycle = 3094
current clock cycle = 3094
current clock cycle = 3094
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4642
[MultiChannelMemorySystem] currentClockCycle = 3094
current clock cycle = 3095
current clock cycle = 3095
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4643
[MultiChannelMemorySystem] currentClockCycle = 3095
current clock cycle = 3096
current clock cycle = 3096
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4644
[MultiChannelMemorySystem] currentClockCycle = 3096
current clock cycle = 3096
current clock cycle = 3096
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4645
[MultiChannelMemorySystem] currentClockCycle = 3096
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3097
current clock cycle = 3097
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4646
[MultiChannelMemorySystem] currentClockCycle = 3097
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3097
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3098
current clock cycle = 3098
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4647
[MultiChannelMemorySystem] currentClockCycle = 3098
current clock cycle = 3098
current clock cycle = 3098
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4648
[MultiChannelMemorySystem] currentClockCycle = 3098
current clock cycle = 3099
current clock cycle = 3099
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4649
[MultiChannelMemorySystem] currentClockCycle = 3099
current clock cycle = 3100
current clock cycle = 3100
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4650
[MultiChannelMemorySystem] currentClockCycle = 3100
current clock cycle = 3100
current clock cycle = 3100
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4651
[MultiChannelMemorySystem] currentClockCycle = 3100
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3101
current clock cycle = 3101
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4652
[MultiChannelMemorySystem] currentClockCycle = 3101
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3101
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3102
current clock cycle = 3102
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4653
[MultiChannelMemorySystem] currentClockCycle = 3102
current clock cycle = 3102
current clock cycle = 3102
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4654
[MultiChannelMemorySystem] currentClockCycle = 3102
current clock cycle = 3103
current clock cycle = 3103
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4655
[MultiChannelMemorySystem] currentClockCycle = 3103
current clock cycle = 3104
current clock cycle = 3104
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4656
[MultiChannelMemorySystem] currentClockCycle = 3104
current clock cycle = 3104
current clock cycle = 3104
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4657
[MultiChannelMemorySystem] currentClockCycle = 3104
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3105
current clock cycle = 3105
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4658
[MultiChannelMemorySystem] currentClockCycle = 3105
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3105
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3106
current clock cycle = 3106
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4659
[MultiChannelMemorySystem] currentClockCycle = 3106
current clock cycle = 3106
current clock cycle = 3106
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4660
[MultiChannelMemorySystem] currentClockCycle = 3106
current clock cycle = 3107
current clock cycle = 3107
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4661
[MultiChannelMemorySystem] currentClockCycle = 3107
current clock cycle = 3108
current clock cycle = 3108
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4662
[MultiChannelMemorySystem] currentClockCycle = 3108
current clock cycle = 3108
current clock cycle = 3108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4663
[MultiChannelMemorySystem] currentClockCycle = 3108
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3109
current clock cycle = 3109
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4664
[MultiChannelMemorySystem] currentClockCycle = 3109
current clock cycle = 3110
current clock cycle = 3110
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4665
[MultiChannelMemorySystem] currentClockCycle = 3110
current clock cycle = 3110
current clock cycle = 3110
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4666
[MultiChannelMemorySystem] currentClockCycle = 3110
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3110
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3111
current clock cycle = 3111
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4667
[MultiChannelMemorySystem] currentClockCycle = 3111
current clock cycle = 3112
current clock cycle = 3112
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4668
[MultiChannelMemorySystem] currentClockCycle = 3112
current clock cycle = 3112
current clock cycle = 3112
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4669
[MultiChannelMemorySystem] currentClockCycle = 3112
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3113
current clock cycle = 3113
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4670
[MultiChannelMemorySystem] currentClockCycle = 3113
current clock cycle = 3114
current clock cycle = 3114
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4671
[MultiChannelMemorySystem] currentClockCycle = 3114
current clock cycle = 3114
current clock cycle = 3114
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4672
[MultiChannelMemorySystem] currentClockCycle = 3114
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3114
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3115
current clock cycle = 3115
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4673
[MultiChannelMemorySystem] currentClockCycle = 3115
current clock cycle = 3116
current clock cycle = 3116
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4674
[MultiChannelMemorySystem] currentClockCycle = 3116
current clock cycle = 3116
current clock cycle = 3116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4675
[MultiChannelMemorySystem] currentClockCycle = 3116
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3117
current clock cycle = 3117
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4676
[MultiChannelMemorySystem] currentClockCycle = 3117
current clock cycle = 3118
current clock cycle = 3118
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4677
[MultiChannelMemorySystem] currentClockCycle = 3118
current clock cycle = 3118
current clock cycle = 3118
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4678
[MultiChannelMemorySystem] currentClockCycle = 3118
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3118
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3119
current clock cycle = 3119
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4679
[MultiChannelMemorySystem] currentClockCycle = 3119
current clock cycle = 3120
current clock cycle = 3120
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4680
[MultiChannelMemorySystem] currentClockCycle = 3120
current clock cycle = 3120
current clock cycle = 3120
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4681
[MultiChannelMemorySystem] currentClockCycle = 3120
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3121
current clock cycle = 3121
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4682
[MultiChannelMemorySystem] currentClockCycle = 3121
current clock cycle = 3122
current clock cycle = 3122
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4683
[MultiChannelMemorySystem] currentClockCycle = 3122
current clock cycle = 3122
current clock cycle = 3122
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4684
[MultiChannelMemorySystem] currentClockCycle = 3122
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3122
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3123
current clock cycle = 3123
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4685
[MultiChannelMemorySystem] currentClockCycle = 3123
current clock cycle = 3124
current clock cycle = 3124
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4686
[MultiChannelMemorySystem] currentClockCycle = 3124
current clock cycle = 3124
current clock cycle = 3124
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4687
[MultiChannelMemorySystem] currentClockCycle = 3124
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3125
current clock cycle = 3125
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4688
[MultiChannelMemorySystem] currentClockCycle = 3125
current clock cycle = 3126
current clock cycle = 3126
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4689
[MultiChannelMemorySystem] currentClockCycle = 3126
current clock cycle = 3126
current clock cycle = 3126
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4690
[MultiChannelMemorySystem] currentClockCycle = 3126
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3126
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3127
current clock cycle = 3127
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4691
[MultiChannelMemorySystem] currentClockCycle = 3127
current clock cycle = 3128
current clock cycle = 3128
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4692
[MultiChannelMemorySystem] currentClockCycle = 3128
current clock cycle = 3128
current clock cycle = 3128
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4693
[MultiChannelMemorySystem] currentClockCycle = 3128
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3129
current clock cycle = 3129
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4694
[MultiChannelMemorySystem] currentClockCycle = 3129
current clock cycle = 3130
current clock cycle = 3130
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4695
[MultiChannelMemorySystem] currentClockCycle = 3130
current clock cycle = 3130
current clock cycle = 3130
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4696
[MultiChannelMemorySystem] currentClockCycle = 3130
current clock cycle = 3131
current clock cycle = 3131
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4697
[MultiChannelMemorySystem] currentClockCycle = 3131
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3131
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3132
current clock cycle = 3132
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4698
[MultiChannelMemorySystem] currentClockCycle = 3132
current clock cycle = 3132
current clock cycle = 3132
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4699
[MultiChannelMemorySystem] currentClockCycle = 3132
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3133
current clock cycle = 3133
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4700
[MultiChannelMemorySystem] currentClockCycle = 3133
current clock cycle = 3134
current clock cycle = 3134
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4701
[MultiChannelMemorySystem] currentClockCycle = 3134
current clock cycle = 3134
current clock cycle = 3134
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4702
[MultiChannelMemorySystem] currentClockCycle = 3134
current clock cycle = 3135
current clock cycle = 3135
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4703
[MultiChannelMemorySystem] currentClockCycle = 3135
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3135
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3136
current clock cycle = 3136
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4704
[MultiChannelMemorySystem] currentClockCycle = 3136
current clock cycle = 3136
current clock cycle = 3136
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4705
[MultiChannelMemorySystem] currentClockCycle = 3136
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3137
current clock cycle = 3137
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4706
[MultiChannelMemorySystem] currentClockCycle = 3137
current clock cycle = 3138
current clock cycle = 3138
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4707
[MultiChannelMemorySystem] currentClockCycle = 3138
current clock cycle = 3138
current clock cycle = 3138
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4708
[MultiChannelMemorySystem] currentClockCycle = 3138
current clock cycle = 3139
current clock cycle = 3139
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4709
[MultiChannelMemorySystem] currentClockCycle = 3139
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3139
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3140
current clock cycle = 3140
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4710
[MultiChannelMemorySystem] currentClockCycle = 3140
current clock cycle = 3140
current clock cycle = 3140
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4711
[MultiChannelMemorySystem] currentClockCycle = 3140
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3141
current clock cycle = 3141
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4712
[MultiChannelMemorySystem] currentClockCycle = 3141
current clock cycle = 3142
current clock cycle = 3142
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4713
[MultiChannelMemorySystem] currentClockCycle = 3142
current clock cycle = 3142
current clock cycle = 3142
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4714
[MultiChannelMemorySystem] currentClockCycle = 3142
current clock cycle = 3143
current clock cycle = 3143
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4715
[MultiChannelMemorySystem] currentClockCycle = 3143
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3143
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3144
current clock cycle = 3144
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4716
[MultiChannelMemorySystem] currentClockCycle = 3144
current clock cycle = 3144
current clock cycle = 3144
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4717
[MultiChannelMemorySystem] currentClockCycle = 3144
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3145
current clock cycle = 3145
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4718
[MultiChannelMemorySystem] currentClockCycle = 3145
current clock cycle = 3146
current clock cycle = 3146
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4719
[MultiChannelMemorySystem] currentClockCycle = 3146
current clock cycle = 3146
current clock cycle = 3146
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4720
[MultiChannelMemorySystem] currentClockCycle = 3146
current clock cycle = 3147
current clock cycle = 3147
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4721
[MultiChannelMemorySystem] currentClockCycle = 3147
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3147
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3148
current clock cycle = 3148
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4722
[MultiChannelMemorySystem] currentClockCycle = 3148
current clock cycle = 3148
current clock cycle = 3148
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4723
[MultiChannelMemorySystem] currentClockCycle = 3148
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3149
current clock cycle = 3149
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4724
[MultiChannelMemorySystem] currentClockCycle = 3149
current clock cycle = 3150
current clock cycle = 3150
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4725
[MultiChannelMemorySystem] currentClockCycle = 3150
current clock cycle = 3150
current clock cycle = 3150
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4726
[MultiChannelMemorySystem] currentClockCycle = 3150
current clock cycle = 3151
current clock cycle = 3151
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4727
[MultiChannelMemorySystem] currentClockCycle = 3151
current clock cycle = 3152
current clock cycle = 3152
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4728
[MultiChannelMemorySystem] currentClockCycle = 3152
current clock cycle = 3152
current clock cycle = 3152
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4729
[MultiChannelMemorySystem] currentClockCycle = 3152
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3153
current clock cycle = 3153
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4730
[MultiChannelMemorySystem] currentClockCycle = 3153
current clock cycle = 3154
current clock cycle = 3154
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4731
[MultiChannelMemorySystem] currentClockCycle = 3154
current clock cycle = 3154
current clock cycle = 3154
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4732
[MultiChannelMemorySystem] currentClockCycle = 3154
current clock cycle = 3155
current clock cycle = 3155
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4733
[MultiChannelMemorySystem] currentClockCycle = 3155
current clock cycle = 3156
current clock cycle = 3156
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4734
[MultiChannelMemorySystem] currentClockCycle = 3156
current clock cycle = 3156
current clock cycle = 3156
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4735
[MultiChannelMemorySystem] currentClockCycle = 3156
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3156
starting getting tags 
current clock cycle = 3157
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3157
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4736
[MultiChannelMemorySystem] currentClockCycle = 3157
current clock cycle = 3158
current clock cycle = 3158
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4737
[MultiChannelMemorySystem] currentClockCycle = 3158
current clock cycle = 3158
current clock cycle = 3158
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4738
[MultiChannelMemorySystem] currentClockCycle = 3158
current clock cycle = 3159
current clock cycle = 3159
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4739
[MultiChannelMemorySystem] currentClockCycle = 3159
current clock cycle = 3160
current clock cycle = 3160
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4740
[MultiChannelMemorySystem] currentClockCycle = 3160
current clock cycle = 3160
current clock cycle = 3160
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4741
[MultiChannelMemorySystem] currentClockCycle = 3160
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3161
current clock cycle = 3161
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4742
[MultiChannelMemorySystem] currentClockCycle = 3161
current clock cycle = 3162
current clock cycle = 3162
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4743
[MultiChannelMemorySystem] currentClockCycle = 3162
current clock cycle = 3162
current clock cycle = 3162
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4744
[MultiChannelMemorySystem] currentClockCycle = 3162
current clock cycle = 3163
current clock cycle = 3163
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4745
[MultiChannelMemorySystem] currentClockCycle = 3163
current clock cycle = 3164
current clock cycle = 3164
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4746
[MultiChannelMemorySystem] currentClockCycle = 3164
current clock cycle = 3164
current clock cycle = 3164
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4747
[MultiChannelMemorySystem] currentClockCycle = 3164
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3165
current clock cycle = 3165
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4748
[MultiChannelMemorySystem] currentClockCycle = 3165
current clock cycle = 3166
current clock cycle = 3166
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4749
[MultiChannelMemorySystem] currentClockCycle = 3166
current clock cycle = 3166
current clock cycle = 3166
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4750
[MultiChannelMemorySystem] currentClockCycle = 3166
current clock cycle = 3167
current clock cycle = 3167
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4751
[MultiChannelMemorySystem] currentClockCycle = 3167
current clock cycle = 3168
current clock cycle = 3168
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4752
[MultiChannelMemorySystem] currentClockCycle = 3168
current clock cycle = 3168
current clock cycle = 3168
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4753
[MultiChannelMemorySystem] currentClockCycle = 3168
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3169
current clock cycle = 3169
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4754
[MultiChannelMemorySystem] currentClockCycle = 3169
current clock cycle = 3170
current clock cycle = 3170
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4755
[MultiChannelMemorySystem] currentClockCycle = 3170
current clock cycle = 3170
current clock cycle = 3170
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4756
[MultiChannelMemorySystem] currentClockCycle = 3170
current clock cycle = 3171
current clock cycle = 3171
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4757
[MultiChannelMemorySystem] currentClockCycle = 3171
current clock cycle = 3172
current clock cycle = 3172
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4758
[MultiChannelMemorySystem] currentClockCycle = 3172
current clock cycle = 3172
current clock cycle = 3172
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4759
[MultiChannelMemorySystem] currentClockCycle = 3172
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3173
current clock cycle = 3173
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4760
[MultiChannelMemorySystem] currentClockCycle = 3173
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3173
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3174
current clock cycle = 3174
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4761
[MultiChannelMemorySystem] currentClockCycle = 3174
current clock cycle = 3174
current clock cycle = 3174
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4762
[MultiChannelMemorySystem] currentClockCycle = 3174
current clock cycle = 3175
current clock cycle = 3175
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4763
[MultiChannelMemorySystem] currentClockCycle = 3175
current clock cycle = 3176
current clock cycle = 3176
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4764
[MultiChannelMemorySystem] currentClockCycle = 3176
current clock cycle = 3176
current clock cycle = 3176
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4765
[MultiChannelMemorySystem] currentClockCycle = 3176
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3177
current clock cycle = 3177
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4766
[MultiChannelMemorySystem] currentClockCycle = 3177
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3177
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3178
current clock cycle = 3178
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4767
[MultiChannelMemorySystem] currentClockCycle = 3178
current clock cycle = 3178
current clock cycle = 3178
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4768
[MultiChannelMemorySystem] currentClockCycle = 3178
current clock cycle = 3179
current clock cycle = 3179
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4769
[MultiChannelMemorySystem] currentClockCycle = 3179
current clock cycle = 3180
current clock cycle = 3180
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4770
[MultiChannelMemorySystem] currentClockCycle = 3180
current clock cycle = 3180
current clock cycle = 3180
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4771
[MultiChannelMemorySystem] currentClockCycle = 3180
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3181
current clock cycle = 3181
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4772
[MultiChannelMemorySystem] currentClockCycle = 3181
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3181
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3182
current clock cycle = 3182
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4773
[MultiChannelMemorySystem] currentClockCycle = 3182
current clock cycle = 3182
current clock cycle = 3182
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4774
[MultiChannelMemorySystem] currentClockCycle = 3182
current clock cycle = 3183
current clock cycle = 3183
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4775
[MultiChannelMemorySystem] currentClockCycle = 3183
current clock cycle = 3184
current clock cycle = 3184
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4776
[MultiChannelMemorySystem] currentClockCycle = 3184
current clock cycle = 3184
current clock cycle = 3184
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4777
[MultiChannelMemorySystem] currentClockCycle = 3184
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3185
current clock cycle = 3185
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4778
[MultiChannelMemorySystem] currentClockCycle = 3185
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3185
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3186
current clock cycle = 3186
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4779
[MultiChannelMemorySystem] currentClockCycle = 3186
current clock cycle = 3186
current clock cycle = 3186
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4780
[MultiChannelMemorySystem] currentClockCycle = 3186
current clock cycle = 3187
current clock cycle = 3187
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4781
[MultiChannelMemorySystem] currentClockCycle = 3187
current clock cycle = 3188
current clock cycle = 3188
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4782
[MultiChannelMemorySystem] currentClockCycle = 3188
current clock cycle = 3188
current clock cycle = 3188
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4783
[MultiChannelMemorySystem] currentClockCycle = 3188
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3189
current clock cycle = 3189
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4784
[MultiChannelMemorySystem] currentClockCycle = 3189
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3189
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3190
current clock cycle = 3190
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4785
[MultiChannelMemorySystem] currentClockCycle = 3190
current clock cycle = 3190
current clock cycle = 3190
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4786
[MultiChannelMemorySystem] currentClockCycle = 3190
current clock cycle = 3191
current clock cycle = 3191
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4787
[MultiChannelMemorySystem] currentClockCycle = 3191
current clock cycle = 3192
current clock cycle = 3192
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4788
[MultiChannelMemorySystem] currentClockCycle = 3192
current clock cycle = 3192
current clock cycle = 3192
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4789
[MultiChannelMemorySystem] currentClockCycle = 3192
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3193
current clock cycle = 3193
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4790
[MultiChannelMemorySystem] currentClockCycle = 3193
current clock cycle = 3194
current clock cycle = 3194
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4791
[MultiChannelMemorySystem] currentClockCycle = 3194
current clock cycle = 3194
current clock cycle = 3194
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4792
[MultiChannelMemorySystem] currentClockCycle = 3194
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3194
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3195
current clock cycle = 3195
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4793
[MultiChannelMemorySystem] currentClockCycle = 3195
current clock cycle = 3196
current clock cycle = 3196
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4794
[MultiChannelMemorySystem] currentClockCycle = 3196
current clock cycle = 3196
current clock cycle = 3196
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4795
[MultiChannelMemorySystem] currentClockCycle = 3196
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3197
current clock cycle = 3197
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4796
[MultiChannelMemorySystem] currentClockCycle = 3197
current clock cycle = 3198
current clock cycle = 3198
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4797
[MultiChannelMemorySystem] currentClockCycle = 3198
current clock cycle = 3198
current clock cycle = 3198
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4798
[MultiChannelMemorySystem] currentClockCycle = 3198
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3198
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3199
current clock cycle = 3199
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4799
[MultiChannelMemorySystem] currentClockCycle = 3199
current clock cycle = 3200
current clock cycle = 3200
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4800
[MultiChannelMemorySystem] currentClockCycle = 3200
current clock cycle = 3200
current clock cycle = 3200
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4801
[MultiChannelMemorySystem] currentClockCycle = 3200
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3201
current clock cycle = 3201
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4802
[MultiChannelMemorySystem] currentClockCycle = 3201
current clock cycle = 3202
current clock cycle = 3202
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4803
[MultiChannelMemorySystem] currentClockCycle = 3202
current clock cycle = 3202
current clock cycle = 3202
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4804
[MultiChannelMemorySystem] currentClockCycle = 3202
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3202
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3203
current clock cycle = 3203
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4805
[MultiChannelMemorySystem] currentClockCycle = 3203
current clock cycle = 3204
current clock cycle = 3204
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4806
[MultiChannelMemorySystem] currentClockCycle = 3204
current clock cycle = 3204
current clock cycle = 3204
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4807
[MultiChannelMemorySystem] currentClockCycle = 3204
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3205
current clock cycle = 3205
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4808
[MultiChannelMemorySystem] currentClockCycle = 3205
current clock cycle = 3206
current clock cycle = 3206
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4809
[MultiChannelMemorySystem] currentClockCycle = 3206
current clock cycle = 3206
current clock cycle = 3206
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4810
[MultiChannelMemorySystem] currentClockCycle = 3206
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3206
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3207
current clock cycle = 3207
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4811
[MultiChannelMemorySystem] currentClockCycle = 3207
current clock cycle = 3208
current clock cycle = 3208
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4812
[MultiChannelMemorySystem] currentClockCycle = 3208
current clock cycle = 3208
current clock cycle = 3208
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4813
[MultiChannelMemorySystem] currentClockCycle = 3208
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3209
current clock cycle = 3209
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4814
[MultiChannelMemorySystem] currentClockCycle = 3209
current clock cycle = 3210
current clock cycle = 3210
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4815
[MultiChannelMemorySystem] currentClockCycle = 3210
current clock cycle = 3210
current clock cycle = 3210
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4816
[MultiChannelMemorySystem] currentClockCycle = 3210
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3210
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3211
current clock cycle = 3211
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4817
[MultiChannelMemorySystem] currentClockCycle = 3211
current clock cycle = 3212
current clock cycle = 3212
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4818
[MultiChannelMemorySystem] currentClockCycle = 3212
current clock cycle = 3212
current clock cycle = 3212
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4819
[MultiChannelMemorySystem] currentClockCycle = 3212
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3213
current clock cycle = 3213
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4820
[MultiChannelMemorySystem] currentClockCycle = 3213
current clock cycle = 3214
current clock cycle = 3214
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4821
[MultiChannelMemorySystem] currentClockCycle = 3214
current clock cycle = 3214
current clock cycle = 3214
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4822
[MultiChannelMemorySystem] currentClockCycle = 3214
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3214
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3215
current clock cycle = 3215
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4823
[MultiChannelMemorySystem] currentClockCycle = 3215
current clock cycle = 3216
current clock cycle = 3216
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4824
[MultiChannelMemorySystem] currentClockCycle = 3216
current clock cycle = 3216
current clock cycle = 3216
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4825
[MultiChannelMemorySystem] currentClockCycle = 3216
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3217
current clock cycle = 3217
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4826
[MultiChannelMemorySystem] currentClockCycle = 3217
current clock cycle = 3218
current clock cycle = 3218
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4827
[MultiChannelMemorySystem] currentClockCycle = 3218
current clock cycle = 3218
current clock cycle = 3218
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4828
[MultiChannelMemorySystem] currentClockCycle = 3218
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3218
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3219
current clock cycle = 3219
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4829
[MultiChannelMemorySystem] currentClockCycle = 3219
current clock cycle = 3220
current clock cycle = 3220
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4830
[MultiChannelMemorySystem] currentClockCycle = 3220
current clock cycle = 3220
current clock cycle = 3220
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4831
[MultiChannelMemorySystem] currentClockCycle = 3220
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3221
current clock cycle = 3221
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4832
[MultiChannelMemorySystem] currentClockCycle = 3221
current clock cycle = 3222
current clock cycle = 3222
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4833
[MultiChannelMemorySystem] currentClockCycle = 3222
current clock cycle = 3222
current clock cycle = 3222
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4834
[MultiChannelMemorySystem] currentClockCycle = 3222
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3222
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3223
current clock cycle = 3223
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4835
[MultiChannelMemorySystem] currentClockCycle = 3223
current clock cycle = 3224
current clock cycle = 3224
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4836
[MultiChannelMemorySystem] currentClockCycle = 3224
current clock cycle = 3224
current clock cycle = 3224
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4837
[MultiChannelMemorySystem] currentClockCycle = 3224
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3225
current clock cycle = 3225
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4838
[MultiChannelMemorySystem] currentClockCycle = 3225
current clock cycle = 3226
current clock cycle = 3226
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4839
[MultiChannelMemorySystem] currentClockCycle = 3226
current clock cycle = 3226
current clock cycle = 3226
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4840
[MultiChannelMemorySystem] currentClockCycle = 3226
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3226
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3227
current clock cycle = 3227
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4841
[MultiChannelMemorySystem] currentClockCycle = 3227
current clock cycle = 3228
current clock cycle = 3228
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4842
[MultiChannelMemorySystem] currentClockCycle = 3228
current clock cycle = 3228
current clock cycle = 3228
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4843
[MultiChannelMemorySystem] currentClockCycle = 3228
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3229
current clock cycle = 3229
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4844
[MultiChannelMemorySystem] currentClockCycle = 3229
current clock cycle = 3230
current clock cycle = 3230
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4845
[MultiChannelMemorySystem] currentClockCycle = 3230
current clock cycle = 3230
current clock cycle = 3230
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4846
[MultiChannelMemorySystem] currentClockCycle = 3230
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3230
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3231
current clock cycle = 3231
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4847
[MultiChannelMemorySystem] currentClockCycle = 3231
current clock cycle = 3232
current clock cycle = 3232
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4848
[MultiChannelMemorySystem] currentClockCycle = 3232
current clock cycle = 3232
current clock cycle = 3232
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4849
[MultiChannelMemorySystem] currentClockCycle = 3232
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3233
current clock cycle = 3233
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4850
[MultiChannelMemorySystem] currentClockCycle = 3233
current clock cycle = 3234
current clock cycle = 3234
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4851
[MultiChannelMemorySystem] currentClockCycle = 3234
current clock cycle = 3234
current clock cycle = 3234
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4852
[MultiChannelMemorySystem] currentClockCycle = 3234
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3234
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3235
current clock cycle = 3235
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4853
[MultiChannelMemorySystem] currentClockCycle = 3235
current clock cycle = 3236
current clock cycle = 3236
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4854
[MultiChannelMemorySystem] currentClockCycle = 3236
current clock cycle = 3236
current clock cycle = 3236
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4855
[MultiChannelMemorySystem] currentClockCycle = 3236
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3237
current clock cycle = 3237
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4856
[MultiChannelMemorySystem] currentClockCycle = 3237
current clock cycle = 3238
current clock cycle = 3238
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4857
[MultiChannelMemorySystem] currentClockCycle = 3238
current clock cycle = 3238
current clock cycle = 3238
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4858
[MultiChannelMemorySystem] currentClockCycle = 3238
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3239
current clock cycle = 3239
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4859
[MultiChannelMemorySystem] currentClockCycle = 3239
current clock cycle = 3240
current clock cycle = 3240
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4860
[MultiChannelMemorySystem] currentClockCycle = 3240
current clock cycle = 3240
current clock cycle = 3240
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4861
[MultiChannelMemorySystem] currentClockCycle = 3240
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3241
current clock cycle = 3241
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4862
[MultiChannelMemorySystem] currentClockCycle = 3241
current clock cycle = 3242
current clock cycle = 3242
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4863
[MultiChannelMemorySystem] currentClockCycle = 3242
current clock cycle = 3242
current clock cycle = 3242
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4864
[MultiChannelMemorySystem] currentClockCycle = 3242
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3243
current clock cycle = 3243
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4865
[MultiChannelMemorySystem] currentClockCycle = 3243
current clock cycle = 3244
current clock cycle = 3244
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4866
[MultiChannelMemorySystem] currentClockCycle = 3244
current clock cycle = 3244
current clock cycle = 3244
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4867
[MultiChannelMemorySystem] currentClockCycle = 3244
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3245
current clock cycle = 3245
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4868
[MultiChannelMemorySystem] currentClockCycle = 3245
current clock cycle = 3246
current clock cycle = 3246
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4869
[MultiChannelMemorySystem] currentClockCycle = 3246
current clock cycle = 3246
current clock cycle = 3246
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4870
[MultiChannelMemorySystem] currentClockCycle = 3246
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3246
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3247
current clock cycle = 3247
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4871
[MultiChannelMemorySystem] currentClockCycle = 3247
current clock cycle = 3248
current clock cycle = 3248
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4872
[MultiChannelMemorySystem] currentClockCycle = 3248
current clock cycle = 3248
current clock cycle = 3248
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4873
[MultiChannelMemorySystem] currentClockCycle = 3248
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3249
current clock cycle = 3249
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4874
[MultiChannelMemorySystem] currentClockCycle = 3249
current clock cycle = 3250
current clock cycle = 3250
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4875
[MultiChannelMemorySystem] currentClockCycle = 3250
current clock cycle = 3250
current clock cycle = 3250
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4876
[MultiChannelMemorySystem] currentClockCycle = 3250
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3250
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3251
current clock cycle = 3251
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4877
[MultiChannelMemorySystem] currentClockCycle = 3251
current clock cycle = 3252
current clock cycle = 3252
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4878
[MultiChannelMemorySystem] currentClockCycle = 3252
current clock cycle = 3252
current clock cycle = 3252
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4879
[MultiChannelMemorySystem] currentClockCycle = 3252
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3253
current clock cycle = 3253
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4880
[MultiChannelMemorySystem] currentClockCycle = 3253
current clock cycle = 3254
current clock cycle = 3254
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4881
[MultiChannelMemorySystem] currentClockCycle = 3254
current clock cycle = 3254
current clock cycle = 3254
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4882
[MultiChannelMemorySystem] currentClockCycle = 3254
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3254
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3255
current clock cycle = 3255
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4883
[MultiChannelMemorySystem] currentClockCycle = 3255
current clock cycle = 3256
current clock cycle = 3256
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4884
[MultiChannelMemorySystem] currentClockCycle = 3256
current clock cycle = 3256
current clock cycle = 3256
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4885
[MultiChannelMemorySystem] currentClockCycle = 3256
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3257
current clock cycle = 3257
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4886
[MultiChannelMemorySystem] currentClockCycle = 3257
current clock cycle = 3258
current clock cycle = 3258
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4887
[MultiChannelMemorySystem] currentClockCycle = 3258
current clock cycle = 3258
current clock cycle = 3258
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4888
[MultiChannelMemorySystem] currentClockCycle = 3258
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3258
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3259
current clock cycle = 3259
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4889
[MultiChannelMemorySystem] currentClockCycle = 3259
current clock cycle = 3260
current clock cycle = 3260
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4890
[MultiChannelMemorySystem] currentClockCycle = 3260
current clock cycle = 3260
current clock cycle = 3260
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4891
[MultiChannelMemorySystem] currentClockCycle = 3260
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3261
current clock cycle = 3261
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4892
[MultiChannelMemorySystem] currentClockCycle = 3261
current clock cycle = 3262
current clock cycle = 3262
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4893
[MultiChannelMemorySystem] currentClockCycle = 3262
current clock cycle = 3262
current clock cycle = 3262
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4894
[MultiChannelMemorySystem] currentClockCycle = 3262
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3262
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3263
current clock cycle = 3263
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4895
[MultiChannelMemorySystem] currentClockCycle = 3263
current clock cycle = 3264
current clock cycle = 3264
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4896
[MultiChannelMemorySystem] currentClockCycle = 3264
current clock cycle = 3264
current clock cycle = 3264
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4897
[MultiChannelMemorySystem] currentClockCycle = 3264
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3265
current clock cycle = 3265
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4898
[MultiChannelMemorySystem] currentClockCycle = 3265
current clock cycle = 3266
current clock cycle = 3266
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4899
[MultiChannelMemorySystem] currentClockCycle = 3266
current clock cycle = 3266
current clock cycle = 3266
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4900
[MultiChannelMemorySystem] currentClockCycle = 3266
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3266
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3267
current clock cycle = 3267
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4901
[MultiChannelMemorySystem] currentClockCycle = 3267
current clock cycle = 3268
current clock cycle = 3268
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4902
[MultiChannelMemorySystem] currentClockCycle = 3268
current clock cycle = 3268
current clock cycle = 3268
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4903
[MultiChannelMemorySystem] currentClockCycle = 3268
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3269
current clock cycle = 3269
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4904
[MultiChannelMemorySystem] currentClockCycle = 3269
current clock cycle = 3270
current clock cycle = 3270
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4905
[MultiChannelMemorySystem] currentClockCycle = 3270
current clock cycle = 3270
current clock cycle = 3270
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4906
[MultiChannelMemorySystem] currentClockCycle = 3270
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3270
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3271
current clock cycle = 3271
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4907
[MultiChannelMemorySystem] currentClockCycle = 3271
current clock cycle = 3272
current clock cycle = 3272
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4908
[MultiChannelMemorySystem] currentClockCycle = 3272
current clock cycle = 3272
current clock cycle = 3272
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4909
[MultiChannelMemorySystem] currentClockCycle = 3272
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3273
current clock cycle = 3273
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4910
[MultiChannelMemorySystem] currentClockCycle = 3273
current clock cycle = 3274
current clock cycle = 3274
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4911
[MultiChannelMemorySystem] currentClockCycle = 3274
current clock cycle = 3274
current clock cycle = 3274
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4912
[MultiChannelMemorySystem] currentClockCycle = 3274
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3274
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3275
current clock cycle = 3275
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4913
[MultiChannelMemorySystem] currentClockCycle = 3275
current clock cycle = 3276
current clock cycle = 3276
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4914
[MultiChannelMemorySystem] currentClockCycle = 3276
current clock cycle = 3276
current clock cycle = 3276
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4915
[MultiChannelMemorySystem] currentClockCycle = 3276
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3277
current clock cycle = 3277
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4916
[MultiChannelMemorySystem] currentClockCycle = 3277
current clock cycle = 3278
current clock cycle = 3278
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4917
[MultiChannelMemorySystem] currentClockCycle = 3278
current clock cycle = 3278
current clock cycle = 3278
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4918
[MultiChannelMemorySystem] currentClockCycle = 3278
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3278
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3279
current clock cycle = 3279
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4919
[MultiChannelMemorySystem] currentClockCycle = 3279
current clock cycle = 3280
current clock cycle = 3280
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4920
[MultiChannelMemorySystem] currentClockCycle = 3280
current clock cycle = 3280
current clock cycle = 3280
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4921
[MultiChannelMemorySystem] currentClockCycle = 3280
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3281
current clock cycle = 3281
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4922
[MultiChannelMemorySystem] currentClockCycle = 3281
current clock cycle = 3282
current clock cycle = 3282
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4923
[MultiChannelMemorySystem] currentClockCycle = 3282
current clock cycle = 3282
current clock cycle = 3282
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4924
[MultiChannelMemorySystem] currentClockCycle = 3282
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3282
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3283
current clock cycle = 3283
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4925
[MultiChannelMemorySystem] currentClockCycle = 3283
current clock cycle = 3284
current clock cycle = 3284
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4926
[MultiChannelMemorySystem] currentClockCycle = 3284
current clock cycle = 3284
current clock cycle = 3284
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4927
[MultiChannelMemorySystem] currentClockCycle = 3284
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3285
current clock cycle = 3285
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4928
[MultiChannelMemorySystem] currentClockCycle = 3285
current clock cycle = 3286
current clock cycle = 3286
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4929
[MultiChannelMemorySystem] currentClockCycle = 3286
current clock cycle = 3286
current clock cycle = 3286
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4930
[MultiChannelMemorySystem] currentClockCycle = 3286
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3286
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3287
current clock cycle = 3287
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4931
[MultiChannelMemorySystem] currentClockCycle = 3287
current clock cycle = 3288
current clock cycle = 3288
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4932
[MultiChannelMemorySystem] currentClockCycle = 3288
current clock cycle = 3288
current clock cycle = 3288
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4933
[MultiChannelMemorySystem] currentClockCycle = 3288
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3289
current clock cycle = 3289
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4934
[MultiChannelMemorySystem] currentClockCycle = 3289
current clock cycle = 3290
current clock cycle = 3290
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4935
[MultiChannelMemorySystem] currentClockCycle = 3290
current clock cycle = 3290
current clock cycle = 3290
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4936
[MultiChannelMemorySystem] currentClockCycle = 3290
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3290
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3291
current clock cycle = 3291
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4937
[MultiChannelMemorySystem] currentClockCycle = 3291
current clock cycle = 3292
current clock cycle = 3292
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4938
[MultiChannelMemorySystem] currentClockCycle = 3292
current clock cycle = 3292
current clock cycle = 3292
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4939
[MultiChannelMemorySystem] currentClockCycle = 3292
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3293
current clock cycle = 3293
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4940
[MultiChannelMemorySystem] currentClockCycle = 3293
current clock cycle = 3294
current clock cycle = 3294
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4941
[MultiChannelMemorySystem] currentClockCycle = 3294
current clock cycle = 3294
current clock cycle = 3294
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4942
[MultiChannelMemorySystem] currentClockCycle = 3294
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3294
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3295
current clock cycle = 3295
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4943
[MultiChannelMemorySystem] currentClockCycle = 3295
current clock cycle = 3296
current clock cycle = 3296
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4944
[MultiChannelMemorySystem] currentClockCycle = 3296
current clock cycle = 3296
current clock cycle = 3296
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4945
[MultiChannelMemorySystem] currentClockCycle = 3296
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3297
current clock cycle = 3297
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4946
[MultiChannelMemorySystem] currentClockCycle = 3297
current clock cycle = 3298
current clock cycle = 3298
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4947
[MultiChannelMemorySystem] currentClockCycle = 3298
current clock cycle = 3298
current clock cycle = 3298
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4948
[MultiChannelMemorySystem] currentClockCycle = 3298
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3298
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3299
current clock cycle = 3299
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4949
[MultiChannelMemorySystem] currentClockCycle = 3299
current clock cycle = 3300
current clock cycle = 3300
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4950
[MultiChannelMemorySystem] currentClockCycle = 3300
current clock cycle = 3300
current clock cycle = 3300
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4951
[MultiChannelMemorySystem] currentClockCycle = 3300
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3301
current clock cycle = 3301
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4952
[MultiChannelMemorySystem] currentClockCycle = 3301
current clock cycle = 3302
current clock cycle = 3302
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4953
[MultiChannelMemorySystem] currentClockCycle = 3302
current clock cycle = 3302
current clock cycle = 3302
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4954
[MultiChannelMemorySystem] currentClockCycle = 3302
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3302
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3303
current clock cycle = 3303
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4955
[MultiChannelMemorySystem] currentClockCycle = 3303
current clock cycle = 3304
current clock cycle = 3304
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4956
[MultiChannelMemorySystem] currentClockCycle = 3304
current clock cycle = 3304
current clock cycle = 3304
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4957
[MultiChannelMemorySystem] currentClockCycle = 3304
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3305
current clock cycle = 3305
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4958
[MultiChannelMemorySystem] currentClockCycle = 3305
current clock cycle = 3306
current clock cycle = 3306
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4959
[MultiChannelMemorySystem] currentClockCycle = 3306
current clock cycle = 3306
current clock cycle = 3306
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4960
[MultiChannelMemorySystem] currentClockCycle = 3306
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3306
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3307
current clock cycle = 3307
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4961
[MultiChannelMemorySystem] currentClockCycle = 3307
current clock cycle = 3308
current clock cycle = 3308
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4962
[MultiChannelMemorySystem] currentClockCycle = 3308
current clock cycle = 3308
current clock cycle = 3308
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4963
[MultiChannelMemorySystem] currentClockCycle = 3308
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3309
current clock cycle = 3309
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4964
[MultiChannelMemorySystem] currentClockCycle = 3309
current clock cycle = 3310
current clock cycle = 3310
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4965
[MultiChannelMemorySystem] currentClockCycle = 3310
current clock cycle = 3310
current clock cycle = 3310
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4966
[MultiChannelMemorySystem] currentClockCycle = 3310
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3310
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3311
current clock cycle = 3311
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4967
[MultiChannelMemorySystem] currentClockCycle = 3311
current clock cycle = 3312
current clock cycle = 3312
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4968
[MultiChannelMemorySystem] currentClockCycle = 3312
current clock cycle = 3312
current clock cycle = 3312
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4969
[MultiChannelMemorySystem] currentClockCycle = 3312
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3313
current clock cycle = 3313
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4970
[MultiChannelMemorySystem] currentClockCycle = 3313
current clock cycle = 3314
current clock cycle = 3314
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4971
[MultiChannelMemorySystem] currentClockCycle = 3314
current clock cycle = 3314
current clock cycle = 3314
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4972
[MultiChannelMemorySystem] currentClockCycle = 3314
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3314
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3315
current clock cycle = 3315
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4973
[MultiChannelMemorySystem] currentClockCycle = 3315
current clock cycle = 3316
current clock cycle = 3316
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4974
[MultiChannelMemorySystem] currentClockCycle = 3316
current clock cycle = 3316
current clock cycle = 3316
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4975
[MultiChannelMemorySystem] currentClockCycle = 3316
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3317
current clock cycle = 3317
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4976
[MultiChannelMemorySystem] currentClockCycle = 3317
current clock cycle = 3318
current clock cycle = 3318
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4977
[MultiChannelMemorySystem] currentClockCycle = 3318
current clock cycle = 3318
current clock cycle = 3318
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4978
[MultiChannelMemorySystem] currentClockCycle = 3318
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3318
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3319
current clock cycle = 3319
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4979
[MultiChannelMemorySystem] currentClockCycle = 3319
current clock cycle = 3320
current clock cycle = 3320
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4980
[MultiChannelMemorySystem] currentClockCycle = 3320
current clock cycle = 3320
current clock cycle = 3320
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4981
[MultiChannelMemorySystem] currentClockCycle = 3320
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3321
current clock cycle = 3321
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4982
[MultiChannelMemorySystem] currentClockCycle = 3321
current clock cycle = 3322
current clock cycle = 3322
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4983
[MultiChannelMemorySystem] currentClockCycle = 3322
current clock cycle = 3322
current clock cycle = 3322
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4984
[MultiChannelMemorySystem] currentClockCycle = 3322
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3322
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3323
current clock cycle = 3323
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4985
[MultiChannelMemorySystem] currentClockCycle = 3323
current clock cycle = 3324
current clock cycle = 3324
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4986
[MultiChannelMemorySystem] currentClockCycle = 3324
current clock cycle = 3324
current clock cycle = 3324
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4987
[MultiChannelMemorySystem] currentClockCycle = 3324
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3325
current clock cycle = 3325
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4988
[MultiChannelMemorySystem] currentClockCycle = 3325
current clock cycle = 3326
current clock cycle = 3326
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4989
[MultiChannelMemorySystem] currentClockCycle = 3326
current clock cycle = 3326
current clock cycle = 3326
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4990
[MultiChannelMemorySystem] currentClockCycle = 3326
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3326
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3327
current clock cycle = 3327
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4991
[MultiChannelMemorySystem] currentClockCycle = 3327
current clock cycle = 3328
current clock cycle = 3328
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4992
[MultiChannelMemorySystem] currentClockCycle = 3328
current clock cycle = 3328
current clock cycle = 3328
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4993
[MultiChannelMemorySystem] currentClockCycle = 3328
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3329
current clock cycle = 3329
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4994
[MultiChannelMemorySystem] currentClockCycle = 3329
current clock cycle = 3330
current clock cycle = 3330
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4995
[MultiChannelMemorySystem] currentClockCycle = 3330
current clock cycle = 3330
current clock cycle = 3330
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 4996
[MultiChannelMemorySystem] currentClockCycle = 3330
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3330
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3331
current clock cycle = 3331
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 4997
[MultiChannelMemorySystem] currentClockCycle = 3331
current clock cycle = 3332
current clock cycle = 3332
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 4998
[MultiChannelMemorySystem] currentClockCycle = 3332
current clock cycle = 3332
current clock cycle = 3332
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 4999
[MultiChannelMemorySystem] currentClockCycle = 3332
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3333
current clock cycle = 3333
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5000
[MultiChannelMemorySystem] currentClockCycle = 3333
current clock cycle = 3334
current clock cycle = 3334
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5001
[MultiChannelMemorySystem] currentClockCycle = 3334
current clock cycle = 3334
current clock cycle = 3334
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5002
[MultiChannelMemorySystem] currentClockCycle = 3334
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3334
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3335
current clock cycle = 3335
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5003
[MultiChannelMemorySystem] currentClockCycle = 3335
current clock cycle = 3336
current clock cycle = 3336
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5004
[MultiChannelMemorySystem] currentClockCycle = 3336
current clock cycle = 3336
current clock cycle = 3336
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5005
[MultiChannelMemorySystem] currentClockCycle = 3336
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3337
current clock cycle = 3337
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5006
[MultiChannelMemorySystem] currentClockCycle = 3337
current clock cycle = 3338
current clock cycle = 3338
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5007
[MultiChannelMemorySystem] currentClockCycle = 3338
current clock cycle = 3338
current clock cycle = 3338
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5008
[MultiChannelMemorySystem] currentClockCycle = 3338
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3338
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3339
current clock cycle = 3339
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5009
[MultiChannelMemorySystem] currentClockCycle = 3339
current clock cycle = 3340
current clock cycle = 3340
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5010
[MultiChannelMemorySystem] currentClockCycle = 3340
current clock cycle = 3340
current clock cycle = 3340
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5011
[MultiChannelMemorySystem] currentClockCycle = 3340
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3340
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3340
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3341
current clock cycle = 3341
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5012
[MultiChannelMemorySystem] currentClockCycle = 3341
current clock cycle = 3342
current clock cycle = 3342
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5013
[MultiChannelMemorySystem] currentClockCycle = 3342
current clock cycle = 3342
current clock cycle = 3342
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5014
[MultiChannelMemorySystem] currentClockCycle = 3342
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3342
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3343
current clock cycle = 3343
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5015
[MultiChannelMemorySystem] currentClockCycle = 3343
current clock cycle = 3344
current clock cycle = 3344
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5016
[MultiChannelMemorySystem] currentClockCycle = 3344
current clock cycle = 3344
current clock cycle = 3344
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5017
[MultiChannelMemorySystem] currentClockCycle = 3344
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3344
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3344
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3345
current clock cycle = 3345
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5018
[MultiChannelMemorySystem] currentClockCycle = 3345
current clock cycle = 3346
current clock cycle = 3346
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5019
[MultiChannelMemorySystem] currentClockCycle = 3346
current clock cycle = 3346
current clock cycle = 3346
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5020
[MultiChannelMemorySystem] currentClockCycle = 3346
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3346
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3347
current clock cycle = 3347
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5021
[MultiChannelMemorySystem] currentClockCycle = 3347
current clock cycle = 3348
current clock cycle = 3348
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5022
[MultiChannelMemorySystem] currentClockCycle = 3348
current clock cycle = 3348
current clock cycle = 3348
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5023
[MultiChannelMemorySystem] currentClockCycle = 3348
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3348
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3348
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3349
current clock cycle = 3349
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5024
[MultiChannelMemorySystem] currentClockCycle = 3349
current clock cycle = 3350
current clock cycle = 3350
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5025
[MultiChannelMemorySystem] currentClockCycle = 3350
current clock cycle = 3350
current clock cycle = 3350
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5026
[MultiChannelMemorySystem] currentClockCycle = 3350
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3350
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3351
current clock cycle = 3351
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5027
[MultiChannelMemorySystem] currentClockCycle = 3351
current clock cycle = 3352
current clock cycle = 3352
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5028
[MultiChannelMemorySystem] currentClockCycle = 3352
current clock cycle = 3352
current clock cycle = 3352
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5029
[MultiChannelMemorySystem] currentClockCycle = 3352
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3352
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3352
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3353
current clock cycle = 3353
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5030
[MultiChannelMemorySystem] currentClockCycle = 3353
current clock cycle = 3354
current clock cycle = 3354
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5031
[MultiChannelMemorySystem] currentClockCycle = 3354
current clock cycle = 3354
current clock cycle = 3354
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5032
[MultiChannelMemorySystem] currentClockCycle = 3354
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3354
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3355
current clock cycle = 3355
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5033
[MultiChannelMemorySystem] currentClockCycle = 3355
current clock cycle = 3356
current clock cycle = 3356
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5034
[MultiChannelMemorySystem] currentClockCycle = 3356
current clock cycle = 3356
current clock cycle = 3356
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5035
[MultiChannelMemorySystem] currentClockCycle = 3356
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3356
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3356
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3357
current clock cycle = 3357
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5036
[MultiChannelMemorySystem] currentClockCycle = 3357
current clock cycle = 3358
current clock cycle = 3358
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5037
[MultiChannelMemorySystem] currentClockCycle = 3358
current clock cycle = 3358
current clock cycle = 3358
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5038
[MultiChannelMemorySystem] currentClockCycle = 3358
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3358
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3359
current clock cycle = 3359
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5039
[MultiChannelMemorySystem] currentClockCycle = 3359
current clock cycle = 3360
current clock cycle = 3360
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5040
[MultiChannelMemorySystem] currentClockCycle = 3360
current clock cycle = 3360
current clock cycle = 3360
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5041
[MultiChannelMemorySystem] currentClockCycle = 3360
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3360
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3360
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3361
current clock cycle = 3361
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5042
[MultiChannelMemorySystem] currentClockCycle = 3361
current clock cycle = 3362
current clock cycle = 3362
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5043
[MultiChannelMemorySystem] currentClockCycle = 3362
current clock cycle = 3362
current clock cycle = 3362
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5044
[MultiChannelMemorySystem] currentClockCycle = 3362
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3362
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3363
current clock cycle = 3363
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5045
[MultiChannelMemorySystem] currentClockCycle = 3363
current clock cycle = 3364
current clock cycle = 3364
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5046
[MultiChannelMemorySystem] currentClockCycle = 3364
current clock cycle = 3364
current clock cycle = 3364
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5047
[MultiChannelMemorySystem] currentClockCycle = 3364
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3364
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3364
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3365
current clock cycle = 3365
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5048
[MultiChannelMemorySystem] currentClockCycle = 3365
current clock cycle = 3366
current clock cycle = 3366
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5049
[MultiChannelMemorySystem] currentClockCycle = 3366
current clock cycle = 3366
current clock cycle = 3366
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5050
[MultiChannelMemorySystem] currentClockCycle = 3366
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3366
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3367
current clock cycle = 3367
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5051
[MultiChannelMemorySystem] currentClockCycle = 3367
current clock cycle = 3368
current clock cycle = 3368
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5052
[MultiChannelMemorySystem] currentClockCycle = 3368
current clock cycle = 3368
current clock cycle = 3368
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5053
[MultiChannelMemorySystem] currentClockCycle = 3368
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3368
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3368
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3369
current clock cycle = 3369
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5054
[MultiChannelMemorySystem] currentClockCycle = 3369
current clock cycle = 3370
current clock cycle = 3370
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5055
[MultiChannelMemorySystem] currentClockCycle = 3370
current clock cycle = 3370
current clock cycle = 3370
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5056
[MultiChannelMemorySystem] currentClockCycle = 3370
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3370
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3371
current clock cycle = 3371
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5057
[MultiChannelMemorySystem] currentClockCycle = 3371
current clock cycle = 3372
current clock cycle = 3372
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5058
[MultiChannelMemorySystem] currentClockCycle = 3372
current clock cycle = 3372
current clock cycle = 3372
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5059
[MultiChannelMemorySystem] currentClockCycle = 3372
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3372
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3372
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3373
current clock cycle = 3373
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5060
[MultiChannelMemorySystem] currentClockCycle = 3373
current clock cycle = 3374
current clock cycle = 3374
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5061
[MultiChannelMemorySystem] currentClockCycle = 3374
current clock cycle = 3374
current clock cycle = 3374
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5062
[MultiChannelMemorySystem] currentClockCycle = 3374
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3374
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3375
current clock cycle = 3375
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5063
[MultiChannelMemorySystem] currentClockCycle = 3375
current clock cycle = 3376
current clock cycle = 3376
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5064
[MultiChannelMemorySystem] currentClockCycle = 3376
current clock cycle = 3376
current clock cycle = 3376
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5065
[MultiChannelMemorySystem] currentClockCycle = 3376
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3376
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3376
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3377
current clock cycle = 3377
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5066
[MultiChannelMemorySystem] currentClockCycle = 3377
current clock cycle = 3378
current clock cycle = 3378
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5067
[MultiChannelMemorySystem] currentClockCycle = 3378
current clock cycle = 3378
current clock cycle = 3378
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5068
[MultiChannelMemorySystem] currentClockCycle = 3378
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3378
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3379
current clock cycle = 3379
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5069
[MultiChannelMemorySystem] currentClockCycle = 3379
current clock cycle = 3380
current clock cycle = 3380
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5070
[MultiChannelMemorySystem] currentClockCycle = 3380
current clock cycle = 3380
current clock cycle = 3380
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5071
[MultiChannelMemorySystem] currentClockCycle = 3380
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3380
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3380
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3381
current clock cycle = 3381
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5072
[MultiChannelMemorySystem] currentClockCycle = 3381
current clock cycle = 3382
current clock cycle = 3382
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5073
[MultiChannelMemorySystem] currentClockCycle = 3382
current clock cycle = 3382
current clock cycle = 3382
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5074
[MultiChannelMemorySystem] currentClockCycle = 3382
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3382
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3383
current clock cycle = 3383
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5075
[MultiChannelMemorySystem] currentClockCycle = 3383
current clock cycle = 3384
current clock cycle = 3384
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5076
[MultiChannelMemorySystem] currentClockCycle = 3384
current clock cycle = 3384
current clock cycle = 3384
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5077
[MultiChannelMemorySystem] currentClockCycle = 3384
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3384
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3384
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3385
current clock cycle = 3385
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5078
[MultiChannelMemorySystem] currentClockCycle = 3385
current clock cycle = 3386
current clock cycle = 3386
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5079
[MultiChannelMemorySystem] currentClockCycle = 3386
current clock cycle = 3386
current clock cycle = 3386
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5080
[MultiChannelMemorySystem] currentClockCycle = 3386
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3386
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3387
current clock cycle = 3387
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5081
[MultiChannelMemorySystem] currentClockCycle = 3387
current clock cycle = 3388
current clock cycle = 3388
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5082
[MultiChannelMemorySystem] currentClockCycle = 3388
current clock cycle = 3388
current clock cycle = 3388
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5083
[MultiChannelMemorySystem] currentClockCycle = 3388
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3388
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3388
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3389
current clock cycle = 3389
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5084
[MultiChannelMemorySystem] currentClockCycle = 3389
current clock cycle = 3390
current clock cycle = 3390
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5085
[MultiChannelMemorySystem] currentClockCycle = 3390
current clock cycle = 3390
current clock cycle = 3390
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5086
[MultiChannelMemorySystem] currentClockCycle = 3390
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3390
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3391
current clock cycle = 3391
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5087
[MultiChannelMemorySystem] currentClockCycle = 3391
current clock cycle = 3392
current clock cycle = 3392
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5088
[MultiChannelMemorySystem] currentClockCycle = 3392
current clock cycle = 3392
current clock cycle = 3392
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5089
[MultiChannelMemorySystem] currentClockCycle = 3392
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3392
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3392
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3393
current clock cycle = 3393
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5090
[MultiChannelMemorySystem] currentClockCycle = 3393
current clock cycle = 3394
current clock cycle = 3394
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5091
[MultiChannelMemorySystem] currentClockCycle = 3394
current clock cycle = 3394
current clock cycle = 3394
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5092
[MultiChannelMemorySystem] currentClockCycle = 3394
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3394
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3395
current clock cycle = 3395
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5093
[MultiChannelMemorySystem] currentClockCycle = 3395
current clock cycle = 3396
current clock cycle = 3396
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5094
[MultiChannelMemorySystem] currentClockCycle = 3396
current clock cycle = 3396
current clock cycle = 3396
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5095
[MultiChannelMemorySystem] currentClockCycle = 3396
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3396
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3396
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3397
current clock cycle = 3397
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5096
[MultiChannelMemorySystem] currentClockCycle = 3397
current clock cycle = 3398
current clock cycle = 3398
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5097
[MultiChannelMemorySystem] currentClockCycle = 3398
current clock cycle = 3398
current clock cycle = 3398
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5098
[MultiChannelMemorySystem] currentClockCycle = 3398
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3398
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3399
current clock cycle = 3399
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5099
[MultiChannelMemorySystem] currentClockCycle = 3399
current clock cycle = 3400
current clock cycle = 3400
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5100
[MultiChannelMemorySystem] currentClockCycle = 3400
current clock cycle = 3400
current clock cycle = 3400
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5101
[MultiChannelMemorySystem] currentClockCycle = 3400
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3400
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3400
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3401
current clock cycle = 3401
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5102
[MultiChannelMemorySystem] currentClockCycle = 3401
current clock cycle = 3402
current clock cycle = 3402
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5103
[MultiChannelMemorySystem] currentClockCycle = 3402
current clock cycle = 3402
current clock cycle = 3402
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5104
[MultiChannelMemorySystem] currentClockCycle = 3402
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3402
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3403
current clock cycle = 3403
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5105
[MultiChannelMemorySystem] currentClockCycle = 3403
current clock cycle = 3404
current clock cycle = 3404
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5106
[MultiChannelMemorySystem] currentClockCycle = 3404
current clock cycle = 3404
current clock cycle = 3404
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5107
[MultiChannelMemorySystem] currentClockCycle = 3404
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3405
current clock cycle = 3405
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5108
[MultiChannelMemorySystem] currentClockCycle = 3405
current clock cycle = 3406
current clock cycle = 3406
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5109
[MultiChannelMemorySystem] currentClockCycle = 3406
current clock cycle = 3406
current clock cycle = 3406
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5110
[MultiChannelMemorySystem] currentClockCycle = 3406
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3406
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3407
current clock cycle = 3407
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5111
[MultiChannelMemorySystem] currentClockCycle = 3407
current clock cycle = 3408
current clock cycle = 3408
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5112
[MultiChannelMemorySystem] currentClockCycle = 3408
current clock cycle = 3408
current clock cycle = 3408
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5113
[MultiChannelMemorySystem] currentClockCycle = 3408
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3409
current clock cycle = 3409
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5114
[MultiChannelMemorySystem] currentClockCycle = 3409
current clock cycle = 3410
current clock cycle = 3410
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5115
[MultiChannelMemorySystem] currentClockCycle = 3410
current clock cycle = 3410
current clock cycle = 3410
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5116
[MultiChannelMemorySystem] currentClockCycle = 3410
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3410
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3411
current clock cycle = 3411
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5117
[MultiChannelMemorySystem] currentClockCycle = 3411
current clock cycle = 3412
current clock cycle = 3412
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5118
[MultiChannelMemorySystem] currentClockCycle = 3412
current clock cycle = 3412
current clock cycle = 3412
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5119
[MultiChannelMemorySystem] currentClockCycle = 3412
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3412
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3412
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3413
current clock cycle = 3413
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5120
[MultiChannelMemorySystem] currentClockCycle = 3413
current clock cycle = 3414
current clock cycle = 3414
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5121
[MultiChannelMemorySystem] currentClockCycle = 3414
current clock cycle = 3414
current clock cycle = 3414
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5122
[MultiChannelMemorySystem] currentClockCycle = 3414
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3414
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3415
current clock cycle = 3415
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5123
[MultiChannelMemorySystem] currentClockCycle = 3415
current clock cycle = 3416
current clock cycle = 3416
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5124
[MultiChannelMemorySystem] currentClockCycle = 3416
current clock cycle = 3416
current clock cycle = 3416
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5125
[MultiChannelMemorySystem] currentClockCycle = 3416
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3416
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3416
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3417
current clock cycle = 3417
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5126
[MultiChannelMemorySystem] currentClockCycle = 3417
current clock cycle = 3418
current clock cycle = 3418
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5127
[MultiChannelMemorySystem] currentClockCycle = 3418
current clock cycle = 3418
current clock cycle = 3418
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5128
[MultiChannelMemorySystem] currentClockCycle = 3418
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3418
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3419
current clock cycle = 3419
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5129
[MultiChannelMemorySystem] currentClockCycle = 3419
current clock cycle = 3420
current clock cycle = 3420
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5130
[MultiChannelMemorySystem] currentClockCycle = 3420
current clock cycle = 3420
current clock cycle = 3420
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5131
[MultiChannelMemorySystem] currentClockCycle = 3420
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3420
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3420
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3421
current clock cycle = 3421
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5132
[MultiChannelMemorySystem] currentClockCycle = 3421
current clock cycle = 3422
current clock cycle = 3422
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5133
[MultiChannelMemorySystem] currentClockCycle = 3422
current clock cycle = 3422
current clock cycle = 3422
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5134
[MultiChannelMemorySystem] currentClockCycle = 3422
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3422
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3423
current clock cycle = 3423
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5135
[MultiChannelMemorySystem] currentClockCycle = 3423
current clock cycle = 3424
current clock cycle = 3424
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5136
[MultiChannelMemorySystem] currentClockCycle = 3424
current clock cycle = 3424
current clock cycle = 3424
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5137
[MultiChannelMemorySystem] currentClockCycle = 3424
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3424
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3424
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3425
current clock cycle = 3425
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5138
[MultiChannelMemorySystem] currentClockCycle = 3425
current clock cycle = 3426
current clock cycle = 3426
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5139
[MultiChannelMemorySystem] currentClockCycle = 3426
current clock cycle = 3426
current clock cycle = 3426
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5140
[MultiChannelMemorySystem] currentClockCycle = 3426
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3426
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3427
current clock cycle = 3427
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5141
[MultiChannelMemorySystem] currentClockCycle = 3427
current clock cycle = 3428
current clock cycle = 3428
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5142
[MultiChannelMemorySystem] currentClockCycle = 3428
current clock cycle = 3428
current clock cycle = 3428
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5143
[MultiChannelMemorySystem] currentClockCycle = 3428
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3428
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3428
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3429
current clock cycle = 3429
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5144
[MultiChannelMemorySystem] currentClockCycle = 3429
current clock cycle = 3430
current clock cycle = 3430
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5145
[MultiChannelMemorySystem] currentClockCycle = 3430
current clock cycle = 3430
current clock cycle = 3430
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5146
[MultiChannelMemorySystem] currentClockCycle = 3430
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3430
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3431
current clock cycle = 3431
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5147
[MultiChannelMemorySystem] currentClockCycle = 3431
current clock cycle = 3432
current clock cycle = 3432
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5148
[MultiChannelMemorySystem] currentClockCycle = 3432
current clock cycle = 3432
current clock cycle = 3432
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5149
[MultiChannelMemorySystem] currentClockCycle = 3432
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3432
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3432
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3433
current clock cycle = 3433
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5150
[MultiChannelMemorySystem] currentClockCycle = 3433
current clock cycle = 3434
current clock cycle = 3434
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5151
[MultiChannelMemorySystem] currentClockCycle = 3434
current clock cycle = 3434
current clock cycle = 3434
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5152
[MultiChannelMemorySystem] currentClockCycle = 3434
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3434
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3435
current clock cycle = 3435
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5153
[MultiChannelMemorySystem] currentClockCycle = 3435
current clock cycle = 3436
current clock cycle = 3436
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5154
[MultiChannelMemorySystem] currentClockCycle = 3436
current clock cycle = 3436
current clock cycle = 3436
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5155
[MultiChannelMemorySystem] currentClockCycle = 3436
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3436
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3436
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3437
current clock cycle = 3437
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5156
[MultiChannelMemorySystem] currentClockCycle = 3437
current clock cycle = 3438
current clock cycle = 3438
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5157
[MultiChannelMemorySystem] currentClockCycle = 3438
current clock cycle = 3438
current clock cycle = 3438
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5158
[MultiChannelMemorySystem] currentClockCycle = 3438
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3438
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3439
current clock cycle = 3439
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5159
[MultiChannelMemorySystem] currentClockCycle = 3439
current clock cycle = 3440
current clock cycle = 3440
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5160
[MultiChannelMemorySystem] currentClockCycle = 3440
current clock cycle = 3440
current clock cycle = 3440
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5161
[MultiChannelMemorySystem] currentClockCycle = 3440
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3440
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3440
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3441
current clock cycle = 3441
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5162
[MultiChannelMemorySystem] currentClockCycle = 3441
current clock cycle = 3442
current clock cycle = 3442
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5163
[MultiChannelMemorySystem] currentClockCycle = 3442
current clock cycle = 3442
current clock cycle = 3442
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5164
[MultiChannelMemorySystem] currentClockCycle = 3442
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3442
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3443
current clock cycle = 3443
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5165
[MultiChannelMemorySystem] currentClockCycle = 3443
current clock cycle = 3444
current clock cycle = 3444
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5166
[MultiChannelMemorySystem] currentClockCycle = 3444
current clock cycle = 3444
current clock cycle = 3444
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5167
[MultiChannelMemorySystem] currentClockCycle = 3444
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3444
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3444
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3445
current clock cycle = 3445
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5168
[MultiChannelMemorySystem] currentClockCycle = 3445
current clock cycle = 3446
current clock cycle = 3446
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5169
[MultiChannelMemorySystem] currentClockCycle = 3446
current clock cycle = 3446
current clock cycle = 3446
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5170
[MultiChannelMemorySystem] currentClockCycle = 3446
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3446
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3447
current clock cycle = 3447
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5171
[MultiChannelMemorySystem] currentClockCycle = 3447
current clock cycle = 3448
current clock cycle = 3448
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5172
[MultiChannelMemorySystem] currentClockCycle = 3448
current clock cycle = 3448
current clock cycle = 3448
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5173
[MultiChannelMemorySystem] currentClockCycle = 3448
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3448
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3448
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3449
current clock cycle = 3449
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5174
[MultiChannelMemorySystem] currentClockCycle = 3449
current clock cycle = 3450
current clock cycle = 3450
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5175
[MultiChannelMemorySystem] currentClockCycle = 3450
current clock cycle = 3450
current clock cycle = 3450
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5176
[MultiChannelMemorySystem] currentClockCycle = 3450
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3450
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3451
current clock cycle = 3451
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5177
[MultiChannelMemorySystem] currentClockCycle = 3451
current clock cycle = 3452
current clock cycle = 3452
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5178
[MultiChannelMemorySystem] currentClockCycle = 3452
current clock cycle = 3452
current clock cycle = 3452
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5179
[MultiChannelMemorySystem] currentClockCycle = 3452
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3452
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3452
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3453
current clock cycle = 3453
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5180
[MultiChannelMemorySystem] currentClockCycle = 3453
current clock cycle = 3454
current clock cycle = 3454
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5181
[MultiChannelMemorySystem] currentClockCycle = 3454
current clock cycle = 3454
current clock cycle = 3454
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5182
[MultiChannelMemorySystem] currentClockCycle = 3454
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3454
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3455
current clock cycle = 3455
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5183
[MultiChannelMemorySystem] currentClockCycle = 3455
current clock cycle = 3456
current clock cycle = 3456
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5184
[MultiChannelMemorySystem] currentClockCycle = 3456
current clock cycle = 3456
current clock cycle = 3456
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5185
[MultiChannelMemorySystem] currentClockCycle = 3456
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3456
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3456
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3457
current clock cycle = 3457
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5186
[MultiChannelMemorySystem] currentClockCycle = 3457
current clock cycle = 3458
current clock cycle = 3458
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5187
[MultiChannelMemorySystem] currentClockCycle = 3458
current clock cycle = 3458
current clock cycle = 3458
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5188
[MultiChannelMemorySystem] currentClockCycle = 3458
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3458
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3459
current clock cycle = 3459
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5189
[MultiChannelMemorySystem] currentClockCycle = 3459
current clock cycle = 3460
current clock cycle = 3460
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5190
[MultiChannelMemorySystem] currentClockCycle = 3460
current clock cycle = 3460
current clock cycle = 3460
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5191
[MultiChannelMemorySystem] currentClockCycle = 3460
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3460
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3460
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3461
current clock cycle = 3461
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5192
[MultiChannelMemorySystem] currentClockCycle = 3461
current clock cycle = 3462
current clock cycle = 3462
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5193
[MultiChannelMemorySystem] currentClockCycle = 3462
current clock cycle = 3462
current clock cycle = 3462
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5194
[MultiChannelMemorySystem] currentClockCycle = 3462
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3462
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3463
current clock cycle = 3463
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5195
[MultiChannelMemorySystem] currentClockCycle = 3463
current clock cycle = 3464
current clock cycle = 3464
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5196
[MultiChannelMemorySystem] currentClockCycle = 3464
current clock cycle = 3464
current clock cycle = 3464
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5197
[MultiChannelMemorySystem] currentClockCycle = 3464
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3464
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3464
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3465
current clock cycle = 3465
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5198
[MultiChannelMemorySystem] currentClockCycle = 3465
current clock cycle = 3466
current clock cycle = 3466
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5199
[MultiChannelMemorySystem] currentClockCycle = 3466
current clock cycle = 3466
current clock cycle = 3466
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5200
[MultiChannelMemorySystem] currentClockCycle = 3466
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3466
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3467
current clock cycle = 3467
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5201
[MultiChannelMemorySystem] currentClockCycle = 3467
current clock cycle = 3468
current clock cycle = 3468
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5202
[MultiChannelMemorySystem] currentClockCycle = 3468
current clock cycle = 3468
current clock cycle = 3468
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5203
[MultiChannelMemorySystem] currentClockCycle = 3468
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3469
current clock cycle = 3469
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5204
[MultiChannelMemorySystem] currentClockCycle = 3469
current clock cycle = 3470
current clock cycle = 3470
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5205
[MultiChannelMemorySystem] currentClockCycle = 3470
current clock cycle = 3470
current clock cycle = 3470
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5206
[MultiChannelMemorySystem] currentClockCycle = 3470
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3470
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3471
current clock cycle = 3471
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5207
[MultiChannelMemorySystem] currentClockCycle = 3471
current clock cycle = 3472
current clock cycle = 3472
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5208
[MultiChannelMemorySystem] currentClockCycle = 3472
current clock cycle = 3472
current clock cycle = 3472
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5209
[MultiChannelMemorySystem] currentClockCycle = 3472
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3472
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3472
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3473
current clock cycle = 3473
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5210
[MultiChannelMemorySystem] currentClockCycle = 3473
current clock cycle = 3474
current clock cycle = 3474
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5211
[MultiChannelMemorySystem] currentClockCycle = 3474
current clock cycle = 3474
current clock cycle = 3474
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5212
[MultiChannelMemorySystem] currentClockCycle = 3474
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3474
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3475
current clock cycle = 3475
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5213
[MultiChannelMemorySystem] currentClockCycle = 3475
current clock cycle = 3476
current clock cycle = 3476
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5214
[MultiChannelMemorySystem] currentClockCycle = 3476
current clock cycle = 3476
current clock cycle = 3476
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5215
[MultiChannelMemorySystem] currentClockCycle = 3476
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3476
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3476
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3477
current clock cycle = 3477
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5216
[MultiChannelMemorySystem] currentClockCycle = 3477
current clock cycle = 3478
current clock cycle = 3478
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5217
[MultiChannelMemorySystem] currentClockCycle = 3478
current clock cycle = 3478
current clock cycle = 3478
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5218
[MultiChannelMemorySystem] currentClockCycle = 3478
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3478
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3479
current clock cycle = 3479
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5219
[MultiChannelMemorySystem] currentClockCycle = 3479
current clock cycle = 3480
current clock cycle = 3480
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5220
[MultiChannelMemorySystem] currentClockCycle = 3480
current clock cycle = 3480
current clock cycle = 3480
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5221
[MultiChannelMemorySystem] currentClockCycle = 3480
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3480
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3480
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3481
current clock cycle = 3481
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5222
[MultiChannelMemorySystem] currentClockCycle = 3481
current clock cycle = 3482
current clock cycle = 3482
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5223
[MultiChannelMemorySystem] currentClockCycle = 3482
current clock cycle = 3482
current clock cycle = 3482
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5224
[MultiChannelMemorySystem] currentClockCycle = 3482
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3482
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3483
current clock cycle = 3483
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5225
[MultiChannelMemorySystem] currentClockCycle = 3483
current clock cycle = 3484
current clock cycle = 3484
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5226
[MultiChannelMemorySystem] currentClockCycle = 3484
current clock cycle = 3484
current clock cycle = 3484
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5227
[MultiChannelMemorySystem] currentClockCycle = 3484
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3484
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3484
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3485
current clock cycle = 3485
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5228
[MultiChannelMemorySystem] currentClockCycle = 3485
current clock cycle = 3486
current clock cycle = 3486
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5229
[MultiChannelMemorySystem] currentClockCycle = 3486
current clock cycle = 3486
current clock cycle = 3486
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5230
[MultiChannelMemorySystem] currentClockCycle = 3486
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3486
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3487
current clock cycle = 3487
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5231
[MultiChannelMemorySystem] currentClockCycle = 3487
current clock cycle = 3488
current clock cycle = 3488
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5232
[MultiChannelMemorySystem] currentClockCycle = 3488
current clock cycle = 3488
current clock cycle = 3488
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5233
[MultiChannelMemorySystem] currentClockCycle = 3488
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3489
current clock cycle = 3489
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5234
[MultiChannelMemorySystem] currentClockCycle = 3489
current clock cycle = 3490
current clock cycle = 3490
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5235
[MultiChannelMemorySystem] currentClockCycle = 3490
current clock cycle = 3490
current clock cycle = 3490
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5236
[MultiChannelMemorySystem] currentClockCycle = 3490
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3490
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3491
current clock cycle = 3491
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5237
[MultiChannelMemorySystem] currentClockCycle = 3491
current clock cycle = 3492
current clock cycle = 3492
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5238
[MultiChannelMemorySystem] currentClockCycle = 3492
current clock cycle = 3492
current clock cycle = 3492
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5239
[MultiChannelMemorySystem] currentClockCycle = 3492
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3493
current clock cycle = 3493
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5240
[MultiChannelMemorySystem] currentClockCycle = 3493
current clock cycle = 3494
current clock cycle = 3494
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5241
[MultiChannelMemorySystem] currentClockCycle = 3494
current clock cycle = 3494
current clock cycle = 3494
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5242
[MultiChannelMemorySystem] currentClockCycle = 3494
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3494
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3495
current clock cycle = 3495
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5243
[MultiChannelMemorySystem] currentClockCycle = 3495
current clock cycle = 3496
current clock cycle = 3496
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5244
[MultiChannelMemorySystem] currentClockCycle = 3496
current clock cycle = 3496
current clock cycle = 3496
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5245
[MultiChannelMemorySystem] currentClockCycle = 3496
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3497
current clock cycle = 3497
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5246
[MultiChannelMemorySystem] currentClockCycle = 3497
current clock cycle = 3498
current clock cycle = 3498
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5247
[MultiChannelMemorySystem] currentClockCycle = 3498
current clock cycle = 3498
current clock cycle = 3498
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5248
[MultiChannelMemorySystem] currentClockCycle = 3498
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3498
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3499
current clock cycle = 3499
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5249
[MultiChannelMemorySystem] currentClockCycle = 3499
current clock cycle = 3500
current clock cycle = 3500
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5250
[MultiChannelMemorySystem] currentClockCycle = 3500
current clock cycle = 3500
current clock cycle = 3500
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5251
[MultiChannelMemorySystem] currentClockCycle = 3500
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3501
current clock cycle = 3501
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5252
[MultiChannelMemorySystem] currentClockCycle = 3501
current clock cycle = 3502
current clock cycle = 3502
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5253
[MultiChannelMemorySystem] currentClockCycle = 3502
current clock cycle = 3502
current clock cycle = 3502
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5254
[MultiChannelMemorySystem] currentClockCycle = 3502
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3502
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3503
current clock cycle = 3503
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5255
[MultiChannelMemorySystem] currentClockCycle = 3503
current clock cycle = 3504
current clock cycle = 3504
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5256
[MultiChannelMemorySystem] currentClockCycle = 3504
current clock cycle = 3504
current clock cycle = 3504
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5257
[MultiChannelMemorySystem] currentClockCycle = 3504
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3505
current clock cycle = 3505
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5258
[MultiChannelMemorySystem] currentClockCycle = 3505
current clock cycle = 3506
current clock cycle = 3506
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5259
[MultiChannelMemorySystem] currentClockCycle = 3506
current clock cycle = 3506
current clock cycle = 3506
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5260
[MultiChannelMemorySystem] currentClockCycle = 3506
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3506
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3507
current clock cycle = 3507
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5261
[MultiChannelMemorySystem] currentClockCycle = 3507
current clock cycle = 3508
current clock cycle = 3508
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5262
[MultiChannelMemorySystem] currentClockCycle = 3508
current clock cycle = 3508
current clock cycle = 3508
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5263
[MultiChannelMemorySystem] currentClockCycle = 3508
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3509
current clock cycle = 3509
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5264
[MultiChannelMemorySystem] currentClockCycle = 3509
current clock cycle = 3510
current clock cycle = 3510
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5265
[MultiChannelMemorySystem] currentClockCycle = 3510
current clock cycle = 3510
current clock cycle = 3510
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5266
[MultiChannelMemorySystem] currentClockCycle = 3510
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3510
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3511
current clock cycle = 3511
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5267
[MultiChannelMemorySystem] currentClockCycle = 3511
current clock cycle = 3512
current clock cycle = 3512
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5268
[MultiChannelMemorySystem] currentClockCycle = 3512
current clock cycle = 3512
current clock cycle = 3512
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5269
[MultiChannelMemorySystem] currentClockCycle = 3512
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3513
current clock cycle = 3513
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5270
[MultiChannelMemorySystem] currentClockCycle = 3513
current clock cycle = 3514
current clock cycle = 3514
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5271
[MultiChannelMemorySystem] currentClockCycle = 3514
current clock cycle = 3514
current clock cycle = 3514
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5272
[MultiChannelMemorySystem] currentClockCycle = 3514
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3514
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3515
current clock cycle = 3515
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5273
[MultiChannelMemorySystem] currentClockCycle = 3515
current clock cycle = 3516
current clock cycle = 3516
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5274
[MultiChannelMemorySystem] currentClockCycle = 3516
current clock cycle = 3516
current clock cycle = 3516
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5275
[MultiChannelMemorySystem] currentClockCycle = 3516
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3517
current clock cycle = 3517
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5276
[MultiChannelMemorySystem] currentClockCycle = 3517
current clock cycle = 3518
current clock cycle = 3518
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5277
[MultiChannelMemorySystem] currentClockCycle = 3518
current clock cycle = 3518
current clock cycle = 3518
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5278
[MultiChannelMemorySystem] currentClockCycle = 3518
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3518
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3519
current clock cycle = 3519
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5279
[MultiChannelMemorySystem] currentClockCycle = 3519
current clock cycle = 3520
current clock cycle = 3520
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5280
[MultiChannelMemorySystem] currentClockCycle = 3520
current clock cycle = 3520
current clock cycle = 3520
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5281
[MultiChannelMemorySystem] currentClockCycle = 3520
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3520
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3520
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3521
current clock cycle = 3521
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5282
[MultiChannelMemorySystem] currentClockCycle = 3521
current clock cycle = 3522
current clock cycle = 3522
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5283
[MultiChannelMemorySystem] currentClockCycle = 3522
current clock cycle = 3522
current clock cycle = 3522
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5284
[MultiChannelMemorySystem] currentClockCycle = 3522
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3522
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3523
current clock cycle = 3523
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5285
[MultiChannelMemorySystem] currentClockCycle = 3523
current clock cycle = 3524
current clock cycle = 3524
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5286
[MultiChannelMemorySystem] currentClockCycle = 3524
current clock cycle = 3524
current clock cycle = 3524
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5287
[MultiChannelMemorySystem] currentClockCycle = 3524
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3524
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3524
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3525
current clock cycle = 3525
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5288
[MultiChannelMemorySystem] currentClockCycle = 3525
current clock cycle = 3526
current clock cycle = 3526
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5289
[MultiChannelMemorySystem] currentClockCycle = 3526
current clock cycle = 3526
current clock cycle = 3526
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5290
[MultiChannelMemorySystem] currentClockCycle = 3526
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3526
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3527
current clock cycle = 3527
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5291
[MultiChannelMemorySystem] currentClockCycle = 3527
current clock cycle = 3528
current clock cycle = 3528
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5292
[MultiChannelMemorySystem] currentClockCycle = 3528
current clock cycle = 3528
current clock cycle = 3528
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5293
[MultiChannelMemorySystem] currentClockCycle = 3528
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3529
current clock cycle = 3529
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5294
[MultiChannelMemorySystem] currentClockCycle = 3529
current clock cycle = 3530
current clock cycle = 3530
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5295
[MultiChannelMemorySystem] currentClockCycle = 3530
current clock cycle = 3530
current clock cycle = 3530
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5296
[MultiChannelMemorySystem] currentClockCycle = 3530
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3530
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3531
current clock cycle = 3531
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5297
[MultiChannelMemorySystem] currentClockCycle = 3531
current clock cycle = 3532
current clock cycle = 3532
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5298
[MultiChannelMemorySystem] currentClockCycle = 3532
current clock cycle = 3532
current clock cycle = 3532
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5299
[MultiChannelMemorySystem] currentClockCycle = 3532
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3533
current clock cycle = 3533
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5300
[MultiChannelMemorySystem] currentClockCycle = 3533
current clock cycle = 3534
current clock cycle = 3534
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5301
[MultiChannelMemorySystem] currentClockCycle = 3534
current clock cycle = 3534
current clock cycle = 3534
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5302
[MultiChannelMemorySystem] currentClockCycle = 3534
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3534
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3535
current clock cycle = 3535
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5303
[MultiChannelMemorySystem] currentClockCycle = 3535
current clock cycle = 3536
current clock cycle = 3536
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5304
[MultiChannelMemorySystem] currentClockCycle = 3536
current clock cycle = 3536
current clock cycle = 3536
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5305
[MultiChannelMemorySystem] currentClockCycle = 3536
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3537
current clock cycle = 3537
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5306
[MultiChannelMemorySystem] currentClockCycle = 3537
current clock cycle = 3538
current clock cycle = 3538
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5307
[MultiChannelMemorySystem] currentClockCycle = 3538
current clock cycle = 3538
current clock cycle = 3538
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5308
[MultiChannelMemorySystem] currentClockCycle = 3538
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3538
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3539
current clock cycle = 3539
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5309
[MultiChannelMemorySystem] currentClockCycle = 3539
current clock cycle = 3540
current clock cycle = 3540
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5310
[MultiChannelMemorySystem] currentClockCycle = 3540
current clock cycle = 3540
current clock cycle = 3540
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5311
[MultiChannelMemorySystem] currentClockCycle = 3540
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3541
current clock cycle = 3541
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5312
[MultiChannelMemorySystem] currentClockCycle = 3541
current clock cycle = 3542
current clock cycle = 3542
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5313
[MultiChannelMemorySystem] currentClockCycle = 3542
current clock cycle = 3542
current clock cycle = 3542
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5314
[MultiChannelMemorySystem] currentClockCycle = 3542
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3542
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3543
current clock cycle = 3543
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5315
[MultiChannelMemorySystem] currentClockCycle = 3543
current clock cycle = 3544
current clock cycle = 3544
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5316
[MultiChannelMemorySystem] currentClockCycle = 3544
current clock cycle = 3544
current clock cycle = 3544
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5317
[MultiChannelMemorySystem] currentClockCycle = 3544
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3545
current clock cycle = 3545
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5318
[MultiChannelMemorySystem] currentClockCycle = 3545
current clock cycle = 3546
current clock cycle = 3546
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5319
[MultiChannelMemorySystem] currentClockCycle = 3546
current clock cycle = 3546
current clock cycle = 3546
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5320
[MultiChannelMemorySystem] currentClockCycle = 3546
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3546
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3547
current clock cycle = 3547
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5321
[MultiChannelMemorySystem] currentClockCycle = 3547
current clock cycle = 3548
current clock cycle = 3548
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5322
[MultiChannelMemorySystem] currentClockCycle = 3548
current clock cycle = 3548
current clock cycle = 3548
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5323
[MultiChannelMemorySystem] currentClockCycle = 3548
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3548
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3548
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3549
current clock cycle = 3549
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5324
[MultiChannelMemorySystem] currentClockCycle = 3549
current clock cycle = 3550
current clock cycle = 3550
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5325
[MultiChannelMemorySystem] currentClockCycle = 3550
current clock cycle = 3550
current clock cycle = 3550
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5326
[MultiChannelMemorySystem] currentClockCycle = 3550
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3550
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3551
current clock cycle = 3551
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5327
[MultiChannelMemorySystem] currentClockCycle = 3551
current clock cycle = 3552
current clock cycle = 3552
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5328
[MultiChannelMemorySystem] currentClockCycle = 3552
current clock cycle = 3552
current clock cycle = 3552
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5329
[MultiChannelMemorySystem] currentClockCycle = 3552
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3552
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3552
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3553
current clock cycle = 3553
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5330
[MultiChannelMemorySystem] currentClockCycle = 3553
current clock cycle = 3554
current clock cycle = 3554
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5331
[MultiChannelMemorySystem] currentClockCycle = 3554
current clock cycle = 3554
current clock cycle = 3554
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5332
[MultiChannelMemorySystem] currentClockCycle = 3554
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3554
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3555
current clock cycle = 3555
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5333
[MultiChannelMemorySystem] currentClockCycle = 3555
current clock cycle = 3556
current clock cycle = 3556
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5334
[MultiChannelMemorySystem] currentClockCycle = 3556
current clock cycle = 3556
current clock cycle = 3556
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5335
[MultiChannelMemorySystem] currentClockCycle = 3556
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3556
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3556
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3557
current clock cycle = 3557
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5336
[MultiChannelMemorySystem] currentClockCycle = 3557
current clock cycle = 3558
current clock cycle = 3558
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5337
[MultiChannelMemorySystem] currentClockCycle = 3558
current clock cycle = 3558
current clock cycle = 3558
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5338
[MultiChannelMemorySystem] currentClockCycle = 3558
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3558
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3559
current clock cycle = 3559
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5339
[MultiChannelMemorySystem] currentClockCycle = 3559
current clock cycle = 3560
current clock cycle = 3560
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5340
[MultiChannelMemorySystem] currentClockCycle = 3560
current clock cycle = 3560
current clock cycle = 3560
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5341
[MultiChannelMemorySystem] currentClockCycle = 3560
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3560
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3560
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3561
current clock cycle = 3561
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5342
[MultiChannelMemorySystem] currentClockCycle = 3561
current clock cycle = 3562
current clock cycle = 3562
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5343
[MultiChannelMemorySystem] currentClockCycle = 3562
current clock cycle = 3562
current clock cycle = 3562
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5344
[MultiChannelMemorySystem] currentClockCycle = 3562
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3562
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3563
current clock cycle = 3563
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5345
[MultiChannelMemorySystem] currentClockCycle = 3563
current clock cycle = 3564
current clock cycle = 3564
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5346
[MultiChannelMemorySystem] currentClockCycle = 3564
current clock cycle = 3564
current clock cycle = 3564
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5347
[MultiChannelMemorySystem] currentClockCycle = 3564
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3564
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3564
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3565
current clock cycle = 3565
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5348
[MultiChannelMemorySystem] currentClockCycle = 3565
current clock cycle = 3566
current clock cycle = 3566
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5349
[MultiChannelMemorySystem] currentClockCycle = 3566
current clock cycle = 3566
current clock cycle = 3566
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5350
[MultiChannelMemorySystem] currentClockCycle = 3566
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3566
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3567
current clock cycle = 3567
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5351
[MultiChannelMemorySystem] currentClockCycle = 3567
current clock cycle = 3568
current clock cycle = 3568
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5352
[MultiChannelMemorySystem] currentClockCycle = 3568
current clock cycle = 3568
current clock cycle = 3568
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5353
[MultiChannelMemorySystem] currentClockCycle = 3568
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3569
current clock cycle = 3569
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5354
[MultiChannelMemorySystem] currentClockCycle = 3569
current clock cycle = 3570
current clock cycle = 3570
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5355
[MultiChannelMemorySystem] currentClockCycle = 3570
current clock cycle = 3570
current clock cycle = 3570
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5356
[MultiChannelMemorySystem] currentClockCycle = 3570
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3570
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3571
current clock cycle = 3571
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5357
[MultiChannelMemorySystem] currentClockCycle = 3571
current clock cycle = 3572
current clock cycle = 3572
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5358
[MultiChannelMemorySystem] currentClockCycle = 3572
current clock cycle = 3572
current clock cycle = 3572
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5359
[MultiChannelMemorySystem] currentClockCycle = 3572
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3573
current clock cycle = 3573
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5360
[MultiChannelMemorySystem] currentClockCycle = 3573
current clock cycle = 3574
current clock cycle = 3574
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5361
[MultiChannelMemorySystem] currentClockCycle = 3574
current clock cycle = 3574
current clock cycle = 3574
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5362
[MultiChannelMemorySystem] currentClockCycle = 3574
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3574
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3575
current clock cycle = 3575
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5363
[MultiChannelMemorySystem] currentClockCycle = 3575
current clock cycle = 3576
current clock cycle = 3576
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5364
[MultiChannelMemorySystem] currentClockCycle = 3576
current clock cycle = 3576
current clock cycle = 3576
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5365
[MultiChannelMemorySystem] currentClockCycle = 3576
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3577
current clock cycle = 3577
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5366
[MultiChannelMemorySystem] currentClockCycle = 3577
current clock cycle = 3578
current clock cycle = 3578
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5367
[MultiChannelMemorySystem] currentClockCycle = 3578
current clock cycle = 3578
current clock cycle = 3578
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5368
[MultiChannelMemorySystem] currentClockCycle = 3578
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3578
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3579
current clock cycle = 3579
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5369
[MultiChannelMemorySystem] currentClockCycle = 3579
current clock cycle = 3580
current clock cycle = 3580
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5370
[MultiChannelMemorySystem] currentClockCycle = 3580
current clock cycle = 3580
current clock cycle = 3580
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5371
[MultiChannelMemorySystem] currentClockCycle = 3580
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3581
current clock cycle = 3581
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5372
[MultiChannelMemorySystem] currentClockCycle = 3581
current clock cycle = 3582
current clock cycle = 3582
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5373
[MultiChannelMemorySystem] currentClockCycle = 3582
current clock cycle = 3582
current clock cycle = 3582
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5374
[MultiChannelMemorySystem] currentClockCycle = 3582
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3582
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3583
current clock cycle = 3583
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5375
[MultiChannelMemorySystem] currentClockCycle = 3583
current clock cycle = 3584
current clock cycle = 3584
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5376
[MultiChannelMemorySystem] currentClockCycle = 3584
current clock cycle = 3584
current clock cycle = 3584
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5377
[MultiChannelMemorySystem] currentClockCycle = 3584
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3585
current clock cycle = 3585
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5378
[MultiChannelMemorySystem] currentClockCycle = 3585
current clock cycle = 3586
current clock cycle = 3586
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5379
[MultiChannelMemorySystem] currentClockCycle = 3586
current clock cycle = 3586
current clock cycle = 3586
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5380
[MultiChannelMemorySystem] currentClockCycle = 3586
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3586
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3587
current clock cycle = 3587
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5381
[MultiChannelMemorySystem] currentClockCycle = 3587
current clock cycle = 3588
current clock cycle = 3588
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5382
[MultiChannelMemorySystem] currentClockCycle = 3588
current clock cycle = 3588
current clock cycle = 3588
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5383
[MultiChannelMemorySystem] currentClockCycle = 3588
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3589
current clock cycle = 3589
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5384
[MultiChannelMemorySystem] currentClockCycle = 3589
current clock cycle = 3590
current clock cycle = 3590
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5385
[MultiChannelMemorySystem] currentClockCycle = 3590
current clock cycle = 3590
current clock cycle = 3590
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5386
[MultiChannelMemorySystem] currentClockCycle = 3590
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3590
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3591
current clock cycle = 3591
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5387
[MultiChannelMemorySystem] currentClockCycle = 3591
current clock cycle = 3592
current clock cycle = 3592
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5388
[MultiChannelMemorySystem] currentClockCycle = 3592
current clock cycle = 3592
current clock cycle = 3592
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5389
[MultiChannelMemorySystem] currentClockCycle = 3592
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3592
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3592
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3593
current clock cycle = 3593
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5390
[MultiChannelMemorySystem] currentClockCycle = 3593
current clock cycle = 3594
current clock cycle = 3594
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5391
[MultiChannelMemorySystem] currentClockCycle = 3594
current clock cycle = 3594
current clock cycle = 3594
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5392
[MultiChannelMemorySystem] currentClockCycle = 3594
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3594
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3595
current clock cycle = 3595
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5393
[MultiChannelMemorySystem] currentClockCycle = 3595
current clock cycle = 3596
current clock cycle = 3596
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5394
[MultiChannelMemorySystem] currentClockCycle = 3596
current clock cycle = 3596
current clock cycle = 3596
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5395
[MultiChannelMemorySystem] currentClockCycle = 3596
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3597
current clock cycle = 3597
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5396
[MultiChannelMemorySystem] currentClockCycle = 3597
current clock cycle = 3598
current clock cycle = 3598
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5397
[MultiChannelMemorySystem] currentClockCycle = 3598
current clock cycle = 3598
current clock cycle = 3598
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5398
[MultiChannelMemorySystem] currentClockCycle = 3598
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3598
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3599
current clock cycle = 3599
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5399
[MultiChannelMemorySystem] currentClockCycle = 3599
current clock cycle = 3600
current clock cycle = 3600
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5400
[MultiChannelMemorySystem] currentClockCycle = 3600
current clock cycle = 3600
current clock cycle = 3600
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5401
[MultiChannelMemorySystem] currentClockCycle = 3600
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3601
current clock cycle = 3601
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5402
[MultiChannelMemorySystem] currentClockCycle = 3601
current clock cycle = 3602
current clock cycle = 3602
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5403
[MultiChannelMemorySystem] currentClockCycle = 3602
current clock cycle = 3602
current clock cycle = 3602
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5404
[MultiChannelMemorySystem] currentClockCycle = 3602
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3602
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3603
current clock cycle = 3603
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5405
[MultiChannelMemorySystem] currentClockCycle = 3603
current clock cycle = 3604
current clock cycle = 3604
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5406
[MultiChannelMemorySystem] currentClockCycle = 3604
current clock cycle = 3604
current clock cycle = 3604
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5407
[MultiChannelMemorySystem] currentClockCycle = 3604
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3605
current clock cycle = 3605
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5408
[MultiChannelMemorySystem] currentClockCycle = 3605
current clock cycle = 3606
current clock cycle = 3606
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5409
[MultiChannelMemorySystem] currentClockCycle = 3606
current clock cycle = 3606
current clock cycle = 3606
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5410
[MultiChannelMemorySystem] currentClockCycle = 3606
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3606
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3607
current clock cycle = 3607
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5411
[MultiChannelMemorySystem] currentClockCycle = 3607
current clock cycle = 3608
current clock cycle = 3608
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5412
[MultiChannelMemorySystem] currentClockCycle = 3608
current clock cycle = 3608
current clock cycle = 3608
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5413
[MultiChannelMemorySystem] currentClockCycle = 3608
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3609
current clock cycle = 3609
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5414
[MultiChannelMemorySystem] currentClockCycle = 3609
current clock cycle = 3610
current clock cycle = 3610
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5415
[MultiChannelMemorySystem] currentClockCycle = 3610
current clock cycle = 3610
current clock cycle = 3610
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5416
[MultiChannelMemorySystem] currentClockCycle = 3610
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3610
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3611
current clock cycle = 3611
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5417
[MultiChannelMemorySystem] currentClockCycle = 3611
current clock cycle = 3612
current clock cycle = 3612
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5418
[MultiChannelMemorySystem] currentClockCycle = 3612
current clock cycle = 3612
current clock cycle = 3612
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5419
[MultiChannelMemorySystem] currentClockCycle = 3612
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3613
current clock cycle = 3613
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5420
[MultiChannelMemorySystem] currentClockCycle = 3613
current clock cycle = 3614
current clock cycle = 3614
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5421
[MultiChannelMemorySystem] currentClockCycle = 3614
current clock cycle = 3614
current clock cycle = 3614
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5422
[MultiChannelMemorySystem] currentClockCycle = 3614
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3614
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3615
current clock cycle = 3615
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5423
[MultiChannelMemorySystem] currentClockCycle = 3615
current clock cycle = 3616
current clock cycle = 3616
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5424
[MultiChannelMemorySystem] currentClockCycle = 3616
current clock cycle = 3616
current clock cycle = 3616
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5425
[MultiChannelMemorySystem] currentClockCycle = 3616
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3617
current clock cycle = 3617
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5426
[MultiChannelMemorySystem] currentClockCycle = 3617
current clock cycle = 3618
current clock cycle = 3618
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5427
[MultiChannelMemorySystem] currentClockCycle = 3618
current clock cycle = 3618
current clock cycle = 3618
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5428
[MultiChannelMemorySystem] currentClockCycle = 3618
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3618
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3619
current clock cycle = 3619
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5429
[MultiChannelMemorySystem] currentClockCycle = 3619
current clock cycle = 3620
current clock cycle = 3620
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5430
[MultiChannelMemorySystem] currentClockCycle = 3620
current clock cycle = 3620
current clock cycle = 3620
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5431
[MultiChannelMemorySystem] currentClockCycle = 3620
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3621
current clock cycle = 3621
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5432
[MultiChannelMemorySystem] currentClockCycle = 3621
current clock cycle = 3622
current clock cycle = 3622
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5433
[MultiChannelMemorySystem] currentClockCycle = 3622
current clock cycle = 3622
current clock cycle = 3622
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5434
[MultiChannelMemorySystem] currentClockCycle = 3622
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3622
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3623
current clock cycle = 3623
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5435
[MultiChannelMemorySystem] currentClockCycle = 3623
current clock cycle = 3624
current clock cycle = 3624
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5436
[MultiChannelMemorySystem] currentClockCycle = 3624
current clock cycle = 3624
current clock cycle = 3624
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5437
[MultiChannelMemorySystem] currentClockCycle = 3624
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3625
current clock cycle = 3625
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5438
[MultiChannelMemorySystem] currentClockCycle = 3625
current clock cycle = 3626
current clock cycle = 3626
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5439
[MultiChannelMemorySystem] currentClockCycle = 3626
current clock cycle = 3626
current clock cycle = 3626
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5440
[MultiChannelMemorySystem] currentClockCycle = 3626
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3626
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3627
current clock cycle = 3627
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5441
[MultiChannelMemorySystem] currentClockCycle = 3627
current clock cycle = 3628
current clock cycle = 3628
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5442
[MultiChannelMemorySystem] currentClockCycle = 3628
current clock cycle = 3628
current clock cycle = 3628
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5443
[MultiChannelMemorySystem] currentClockCycle = 3628
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3629
current clock cycle = 3629
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5444
[MultiChannelMemorySystem] currentClockCycle = 3629
current clock cycle = 3630
current clock cycle = 3630
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5445
[MultiChannelMemorySystem] currentClockCycle = 3630
current clock cycle = 3630
current clock cycle = 3630
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5446
[MultiChannelMemorySystem] currentClockCycle = 3630
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3630
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3631
current clock cycle = 3631
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5447
[MultiChannelMemorySystem] currentClockCycle = 3631
current clock cycle = 3632
current clock cycle = 3632
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5448
[MultiChannelMemorySystem] currentClockCycle = 3632
current clock cycle = 3632
current clock cycle = 3632
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5449
[MultiChannelMemorySystem] currentClockCycle = 3632
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3633
current clock cycle = 3633
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5450
[MultiChannelMemorySystem] currentClockCycle = 3633
current clock cycle = 3634
current clock cycle = 3634
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5451
[MultiChannelMemorySystem] currentClockCycle = 3634
current clock cycle = 3634
current clock cycle = 3634
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5452
[MultiChannelMemorySystem] currentClockCycle = 3634
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3634
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3635
current clock cycle = 3635
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5453
[MultiChannelMemorySystem] currentClockCycle = 3635
current clock cycle = 3636
current clock cycle = 3636
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5454
[MultiChannelMemorySystem] currentClockCycle = 3636
current clock cycle = 3636
current clock cycle = 3636
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5455
[MultiChannelMemorySystem] currentClockCycle = 3636
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3637
current clock cycle = 3637
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5456
[MultiChannelMemorySystem] currentClockCycle = 3637
current clock cycle = 3638
current clock cycle = 3638
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5457
[MultiChannelMemorySystem] currentClockCycle = 3638
current clock cycle = 3638
current clock cycle = 3638
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5458
[MultiChannelMemorySystem] currentClockCycle = 3638
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3638
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3639
current clock cycle = 3639
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5459
[MultiChannelMemorySystem] currentClockCycle = 3639
current clock cycle = 3640
current clock cycle = 3640
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5460
[MultiChannelMemorySystem] currentClockCycle = 3640
current clock cycle = 3640
current clock cycle = 3640
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5461
[MultiChannelMemorySystem] currentClockCycle = 3640
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3641
current clock cycle = 3641
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5462
[MultiChannelMemorySystem] currentClockCycle = 3641
current clock cycle = 3642
current clock cycle = 3642
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5463
[MultiChannelMemorySystem] currentClockCycle = 3642
current clock cycle = 3642
current clock cycle = 3642
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5464
[MultiChannelMemorySystem] currentClockCycle = 3642
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3642
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3643
current clock cycle = 3643
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5465
[MultiChannelMemorySystem] currentClockCycle = 3643
current clock cycle = 3644
current clock cycle = 3644
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5466
[MultiChannelMemorySystem] currentClockCycle = 3644
current clock cycle = 3644
current clock cycle = 3644
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5467
[MultiChannelMemorySystem] currentClockCycle = 3644
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3645
current clock cycle = 3645
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5468
[MultiChannelMemorySystem] currentClockCycle = 3645
current clock cycle = 3646
current clock cycle = 3646
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5469
[MultiChannelMemorySystem] currentClockCycle = 3646
current clock cycle = 3646
current clock cycle = 3646
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5470
[MultiChannelMemorySystem] currentClockCycle = 3646
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3646
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3647
current clock cycle = 3647
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5471
[MultiChannelMemorySystem] currentClockCycle = 3647
current clock cycle = 3648
current clock cycle = 3648
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5472
[MultiChannelMemorySystem] currentClockCycle = 3648
current clock cycle = 3648
current clock cycle = 3648
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5473
[MultiChannelMemorySystem] currentClockCycle = 3648
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3649
current clock cycle = 3649
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5474
[MultiChannelMemorySystem] currentClockCycle = 3649
current clock cycle = 3650
current clock cycle = 3650
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5475
[MultiChannelMemorySystem] currentClockCycle = 3650
current clock cycle = 3650
current clock cycle = 3650
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5476
[MultiChannelMemorySystem] currentClockCycle = 3650
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3650
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3651
current clock cycle = 3651
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5477
[MultiChannelMemorySystem] currentClockCycle = 3651
current clock cycle = 3652
current clock cycle = 3652
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5478
[MultiChannelMemorySystem] currentClockCycle = 3652
current clock cycle = 3652
current clock cycle = 3652
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5479
[MultiChannelMemorySystem] currentClockCycle = 3652
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001000, cycle = 3652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3653
current clock cycle = 3653
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5480
[MultiChannelMemorySystem] currentClockCycle = 3653
current clock cycle = 3654
current clock cycle = 3654
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5481
[MultiChannelMemorySystem] currentClockCycle = 3654
current clock cycle = 3654
current clock cycle = 3654
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5482
[MultiChannelMemorySystem] currentClockCycle = 3654
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3654
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3655
current clock cycle = 3655
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5483
[MultiChannelMemorySystem] currentClockCycle = 3655
current clock cycle = 3656
current clock cycle = 3656
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5484
[MultiChannelMemorySystem] currentClockCycle = 3656
current clock cycle = 3656
current clock cycle = 3656
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5485
[MultiChannelMemorySystem] currentClockCycle = 3656
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3657
current clock cycle = 3657
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5486
[MultiChannelMemorySystem] currentClockCycle = 3657
current clock cycle = 3658
current clock cycle = 3658
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5487
[MultiChannelMemorySystem] currentClockCycle = 3658
current clock cycle = 3658
current clock cycle = 3658
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5488
[MultiChannelMemorySystem] currentClockCycle = 3658
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3658
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3659
current clock cycle = 3659
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5489
[MultiChannelMemorySystem] currentClockCycle = 3659
current clock cycle = 3660
current clock cycle = 3660
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5490
[MultiChannelMemorySystem] currentClockCycle = 3660
current clock cycle = 3660
current clock cycle = 3660
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5491
[MultiChannelMemorySystem] currentClockCycle = 3660
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3661
current clock cycle = 3661
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5492
[MultiChannelMemorySystem] currentClockCycle = 3661
current clock cycle = 3662
current clock cycle = 3662
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5493
[MultiChannelMemorySystem] currentClockCycle = 3662
current clock cycle = 3662
current clock cycle = 3662
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5494
[MultiChannelMemorySystem] currentClockCycle = 3662
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3662
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3663
current clock cycle = 3663
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5495
[MultiChannelMemorySystem] currentClockCycle = 3663
current clock cycle = 3664
current clock cycle = 3664
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5496
[MultiChannelMemorySystem] currentClockCycle = 3664
current clock cycle = 3664
current clock cycle = 3664
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5497
[MultiChannelMemorySystem] currentClockCycle = 3664
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3665
current clock cycle = 3665
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5498
[MultiChannelMemorySystem] currentClockCycle = 3665
current clock cycle = 3666
current clock cycle = 3666
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5499
[MultiChannelMemorySystem] currentClockCycle = 3666
current clock cycle = 3666
current clock cycle = 3666
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5500
[MultiChannelMemorySystem] currentClockCycle = 3666
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3666
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3667
current clock cycle = 3667
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5501
[MultiChannelMemorySystem] currentClockCycle = 3667
current clock cycle = 3668
current clock cycle = 3668
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5502
[MultiChannelMemorySystem] currentClockCycle = 3668
current clock cycle = 3668
current clock cycle = 3668
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5503
[MultiChannelMemorySystem] currentClockCycle = 3668
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3669
current clock cycle = 3669
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5504
[MultiChannelMemorySystem] currentClockCycle = 3669
current clock cycle = 3670
current clock cycle = 3670
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5505
[MultiChannelMemorySystem] currentClockCycle = 3670
current clock cycle = 3670
current clock cycle = 3670
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5506
[MultiChannelMemorySystem] currentClockCycle = 3670
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3670
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3671
current clock cycle = 3671
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5507
[MultiChannelMemorySystem] currentClockCycle = 3671
current clock cycle = 3672
current clock cycle = 3672
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5508
[MultiChannelMemorySystem] currentClockCycle = 3672
current clock cycle = 3672
current clock cycle = 3672
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5509
[MultiChannelMemorySystem] currentClockCycle = 3672
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3673
current clock cycle = 3673
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5510
[MultiChannelMemorySystem] currentClockCycle = 3673
current clock cycle = 3674
current clock cycle = 3674
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5511
[MultiChannelMemorySystem] currentClockCycle = 3674
current clock cycle = 3674
current clock cycle = 3674
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5512
[MultiChannelMemorySystem] currentClockCycle = 3674
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3674
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3675
current clock cycle = 3675
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5513
[MultiChannelMemorySystem] currentClockCycle = 3675
current clock cycle = 3676
current clock cycle = 3676
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5514
[MultiChannelMemorySystem] currentClockCycle = 3676
current clock cycle = 3676
current clock cycle = 3676
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5515
[MultiChannelMemorySystem] currentClockCycle = 3676
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3677
current clock cycle = 3677
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5516
[MultiChannelMemorySystem] currentClockCycle = 3677
current clock cycle = 3678
current clock cycle = 3678
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5517
[MultiChannelMemorySystem] currentClockCycle = 3678
current clock cycle = 3678
current clock cycle = 3678
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5518
[MultiChannelMemorySystem] currentClockCycle = 3678
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3678
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3679
current clock cycle = 3679
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5519
[MultiChannelMemorySystem] currentClockCycle = 3679
current clock cycle = 3680
current clock cycle = 3680
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5520
[MultiChannelMemorySystem] currentClockCycle = 3680
current clock cycle = 3680
current clock cycle = 3680
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5521
[MultiChannelMemorySystem] currentClockCycle = 3680
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3681
current clock cycle = 3681
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5522
[MultiChannelMemorySystem] currentClockCycle = 3681
current clock cycle = 3682
current clock cycle = 3682
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5523
[MultiChannelMemorySystem] currentClockCycle = 3682
current clock cycle = 3682
current clock cycle = 3682
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5524
[MultiChannelMemorySystem] currentClockCycle = 3682
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3682
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3683
current clock cycle = 3683
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5525
[MultiChannelMemorySystem] currentClockCycle = 3683
current clock cycle = 3684
current clock cycle = 3684
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5526
[MultiChannelMemorySystem] currentClockCycle = 3684
current clock cycle = 3684
current clock cycle = 3684
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5527
[MultiChannelMemorySystem] currentClockCycle = 3684
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3685
current clock cycle = 3685
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5528
[MultiChannelMemorySystem] currentClockCycle = 3685
current clock cycle = 3686
current clock cycle = 3686
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5529
[MultiChannelMemorySystem] currentClockCycle = 3686
current clock cycle = 3686
current clock cycle = 3686
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5530
[MultiChannelMemorySystem] currentClockCycle = 3686
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3686
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3687
current clock cycle = 3687
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5531
[MultiChannelMemorySystem] currentClockCycle = 3687
current clock cycle = 3688
current clock cycle = 3688
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5532
[MultiChannelMemorySystem] currentClockCycle = 3688
current clock cycle = 3688
current clock cycle = 3688
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5533
[MultiChannelMemorySystem] currentClockCycle = 3688
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3689
current clock cycle = 3689
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5534
[MultiChannelMemorySystem] currentClockCycle = 3689
current clock cycle = 3690
current clock cycle = 3690
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5535
[MultiChannelMemorySystem] currentClockCycle = 3690
current clock cycle = 3690
current clock cycle = 3690
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5536
[MultiChannelMemorySystem] currentClockCycle = 3690
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3690
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3691
current clock cycle = 3691
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5537
[MultiChannelMemorySystem] currentClockCycle = 3691
current clock cycle = 3692
current clock cycle = 3692
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5538
[MultiChannelMemorySystem] currentClockCycle = 3692
current clock cycle = 3692
current clock cycle = 3692
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5539
[MultiChannelMemorySystem] currentClockCycle = 3692
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3693
current clock cycle = 3693
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5540
[MultiChannelMemorySystem] currentClockCycle = 3693
current clock cycle = 3694
current clock cycle = 3694
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5541
[MultiChannelMemorySystem] currentClockCycle = 3694
current clock cycle = 3694
current clock cycle = 3694
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5542
[MultiChannelMemorySystem] currentClockCycle = 3694
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3694
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3695
current clock cycle = 3695
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5543
[MultiChannelMemorySystem] currentClockCycle = 3695
current clock cycle = 3696
current clock cycle = 3696
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5544
[MultiChannelMemorySystem] currentClockCycle = 3696
current clock cycle = 3696
current clock cycle = 3696
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5545
[MultiChannelMemorySystem] currentClockCycle = 3696
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3697
current clock cycle = 3697
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5546
[MultiChannelMemorySystem] currentClockCycle = 3697
current clock cycle = 3698
current clock cycle = 3698
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5547
[MultiChannelMemorySystem] currentClockCycle = 3698
current clock cycle = 3698
current clock cycle = 3698
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5548
[MultiChannelMemorySystem] currentClockCycle = 3698
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3698
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3699
current clock cycle = 3699
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5549
[MultiChannelMemorySystem] currentClockCycle = 3699
current clock cycle = 3700
current clock cycle = 3700
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5550
[MultiChannelMemorySystem] currentClockCycle = 3700
current clock cycle = 3700
current clock cycle = 3700
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5551
[MultiChannelMemorySystem] currentClockCycle = 3700
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3701
current clock cycle = 3701
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5552
[MultiChannelMemorySystem] currentClockCycle = 3701
current clock cycle = 3702
current clock cycle = 3702
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5553
[MultiChannelMemorySystem] currentClockCycle = 3702
current clock cycle = 3702
current clock cycle = 3702
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5554
[MultiChannelMemorySystem] currentClockCycle = 3702
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3702
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3703
current clock cycle = 3703
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5555
[MultiChannelMemorySystem] currentClockCycle = 3703
current clock cycle = 3704
current clock cycle = 3704
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5556
[MultiChannelMemorySystem] currentClockCycle = 3704
current clock cycle = 3704
current clock cycle = 3704
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5557
[MultiChannelMemorySystem] currentClockCycle = 3704
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3704
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3705
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
size of rdataVec is 0 
current clock cycle = 3705
STEP 1 -> 5558
[MultiChannelMemorySystem] currentClockCycle = 3705
current clock cycle = 3706
current clock cycle = 3706
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5559
[MultiChannelMemorySystem] currentClockCycle = 3706
current clock cycle = 3706
current clock cycle = 3706
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5560
[MultiChannelMemorySystem] currentClockCycle = 3706
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3706
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3707
current clock cycle = 3707
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5561
[MultiChannelMemorySystem] currentClockCycle = 3707
current clock cycle = 3708
current clock cycle = 3708
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5562
[MultiChannelMemorySystem] currentClockCycle = 3708
current clock cycle = 3708
current clock cycle = 3708
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5563
[MultiChannelMemorySystem] currentClockCycle = 3708
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3708
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3709
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
size of rdataVec is 0 
current clock cycle = 3709
STEP 1 -> 5564
[MultiChannelMemorySystem] currentClockCycle = 3709
current clock cycle = 3710
current clock cycle = 3710
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5565
[MultiChannelMemorySystem] currentClockCycle = 3710
current clock cycle = 3710
current clock cycle = 3710
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5566
[MultiChannelMemorySystem] currentClockCycle = 3710
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3710
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3711
current clock cycle = 3711
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5567
[MultiChannelMemorySystem] currentClockCycle = 3711
current clock cycle = 3712
current clock cycle = 3712
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5568
[MultiChannelMemorySystem] currentClockCycle = 3712
current clock cycle = 3712
current clock cycle = 3712
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5569
[MultiChannelMemorySystem] currentClockCycle = 3712
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3712
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3713
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5570
size of rdataVec is 0 
current clock cycle = 3713
[MultiChannelMemorySystem] currentClockCycle = 3713
current clock cycle = 3714
current clock cycle = 3714
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5571
[MultiChannelMemorySystem] currentClockCycle = 3714
current clock cycle = 3714
current clock cycle = 3714
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5572
[MultiChannelMemorySystem] currentClockCycle = 3714
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3714
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3715
current clock cycle = 3715
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5573
[MultiChannelMemorySystem] currentClockCycle = 3715
current clock cycle = 3716
current clock cycle = 3716
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5574
[MultiChannelMemorySystem] currentClockCycle = 3716
current clock cycle = 3716
current clock cycle = 3716
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5575
[MultiChannelMemorySystem] currentClockCycle = 3716
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3717
current clock cycle = 3717
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5576
[MultiChannelMemorySystem] currentClockCycle = 3717
current clock cycle = 3718
current clock cycle = 3718
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5577
[MultiChannelMemorySystem] currentClockCycle = 3718
current clock cycle = 3718
current clock cycle = 3718
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5578
[MultiChannelMemorySystem] currentClockCycle = 3718
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3718
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3719
current clock cycle = 3719
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5579
[MultiChannelMemorySystem] currentClockCycle = 3719
current clock cycle = 3720
current clock cycle = 3720
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5580
[MultiChannelMemorySystem] currentClockCycle = 3720
current clock cycle = 3720
current clock cycle = 3720
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5581
[MultiChannelMemorySystem] currentClockCycle = 3720
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3721
current clock cycle = 3721
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5582
[MultiChannelMemorySystem] currentClockCycle = 3721
current clock cycle = 3722
current clock cycle = 3722
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5583
[MultiChannelMemorySystem] currentClockCycle = 3722
current clock cycle = 3722
current clock cycle = 3722
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5584
[MultiChannelMemorySystem] currentClockCycle = 3722
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3722
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3723
current clock cycle = 3723
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5585
[MultiChannelMemorySystem] currentClockCycle = 3723
current clock cycle = 3724
current clock cycle = 3724
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5586
[MultiChannelMemorySystem] currentClockCycle = 3724
current clock cycle = 3724
current clock cycle = 3724
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5587
[MultiChannelMemorySystem] currentClockCycle = 3724
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3725
current clock cycle = 3725
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5588
[MultiChannelMemorySystem] currentClockCycle = 3725
current clock cycle = 3726
current clock cycle = 3726
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5589
[MultiChannelMemorySystem] currentClockCycle = 3726
current clock cycle = 3726
current clock cycle = 3726
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5590
[MultiChannelMemorySystem] currentClockCycle = 3726
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3726
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3727
current clock cycle = 3727
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5591
[MultiChannelMemorySystem] currentClockCycle = 3727
current clock cycle = 3728
current clock cycle = 3728
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5592
[MultiChannelMemorySystem] currentClockCycle = 3728
current clock cycle = 3728
current clock cycle = 3728
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5593
[MultiChannelMemorySystem] currentClockCycle = 3728
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3729
current clock cycle = 3729
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5594
[MultiChannelMemorySystem] currentClockCycle = 3729
current clock cycle = 3730
current clock cycle = 3730
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5595
[MultiChannelMemorySystem] currentClockCycle = 3730
current clock cycle = 3730
current clock cycle = 3730
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5596
[MultiChannelMemorySystem] currentClockCycle = 3730
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3730
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3731
current clock cycle = 3731
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5597
[MultiChannelMemorySystem] currentClockCycle = 3731
current clock cycle = 3732
current clock cycle = 3732
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5598
[MultiChannelMemorySystem] currentClockCycle = 3732
current clock cycle = 3732
current clock cycle = 3732
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5599
[MultiChannelMemorySystem] currentClockCycle = 3732
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3733
current clock cycle = 3733
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5600
[MultiChannelMemorySystem] currentClockCycle = 3733
current clock cycle = 3734
current clock cycle = 3734
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5601
[MultiChannelMemorySystem] currentClockCycle = 3734
current clock cycle = 3734
current clock cycle = 3734
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5602
[MultiChannelMemorySystem] currentClockCycle = 3734
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3734
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3735
current clock cycle = 3735
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5603
[MultiChannelMemorySystem] currentClockCycle = 3735
current clock cycle = 3736
current clock cycle = 3736
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5604
[MultiChannelMemorySystem] currentClockCycle = 3736
current clock cycle = 3736
current clock cycle = 3736
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5605
[MultiChannelMemorySystem] currentClockCycle = 3736
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3736
starting getting tags 
current clock cycle = 3737
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5606
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3737
[MultiChannelMemorySystem] currentClockCycle = 3737
current clock cycle = 3738
current clock cycle = 3738
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5607
[MultiChannelMemorySystem] currentClockCycle = 3738
current clock cycle = 3738
current clock cycle = 3738
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5608
[MultiChannelMemorySystem] currentClockCycle = 3738
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3738
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3739
current clock cycle = 3739
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5609
[MultiChannelMemorySystem] currentClockCycle = 3739
current clock cycle = 3740
current clock cycle = 3740
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5610
[MultiChannelMemorySystem] currentClockCycle = 3740
current clock cycle = 3740
current clock cycle = 3740
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5611
[MultiChannelMemorySystem] currentClockCycle = 3740
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3741
current clock cycle = 3741
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5612
[MultiChannelMemorySystem] currentClockCycle = 3741
current clock cycle = 3742
current clock cycle = 3742
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5613
[MultiChannelMemorySystem] currentClockCycle = 3742
current clock cycle = 3742
current clock cycle = 3742
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5614
[MultiChannelMemorySystem] currentClockCycle = 3742
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3742
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3743
current clock cycle = 3743
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5615
[MultiChannelMemorySystem] currentClockCycle = 3743
current clock cycle = 3744
current clock cycle = 3744
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5616
[MultiChannelMemorySystem] currentClockCycle = 3744
current clock cycle = 3744
current clock cycle = 3744
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5617
[MultiChannelMemorySystem] currentClockCycle = 3744
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3745
current clock cycle = 3745
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5618
[MultiChannelMemorySystem] currentClockCycle = 3745
current clock cycle = 3746
current clock cycle = 3746
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5619
[MultiChannelMemorySystem] currentClockCycle = 3746
current clock cycle = 3746
current clock cycle = 3746
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5620
[MultiChannelMemorySystem] currentClockCycle = 3746
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3746
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3747
current clock cycle = 3747
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5621
[MultiChannelMemorySystem] currentClockCycle = 3747
current clock cycle = 3748
current clock cycle = 3748
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5622
[MultiChannelMemorySystem] currentClockCycle = 3748
current clock cycle = 3748
current clock cycle = 3748
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5623
[MultiChannelMemorySystem] currentClockCycle = 3748
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3749
current clock cycle = 3749
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5624
[MultiChannelMemorySystem] currentClockCycle = 3749
current clock cycle = 3750
current clock cycle = 3750
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5625
[MultiChannelMemorySystem] currentClockCycle = 3750
current clock cycle = 3750
current clock cycle = 3750
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5626
[MultiChannelMemorySystem] currentClockCycle = 3750
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3750
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3751
current clock cycle = 3751
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5627
[MultiChannelMemorySystem] currentClockCycle = 3751
current clock cycle = 3752
current clock cycle = 3752
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5628
[MultiChannelMemorySystem] currentClockCycle = 3752
current clock cycle = 3752
current clock cycle = 3752
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5629
[MultiChannelMemorySystem] currentClockCycle = 3752
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3753
current clock cycle = 3753
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5630
[MultiChannelMemorySystem] currentClockCycle = 3753
current clock cycle = 3754
current clock cycle = 3754
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5631
[MultiChannelMemorySystem] currentClockCycle = 3754
current clock cycle = 3754
current clock cycle = 3754
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5632
[MultiChannelMemorySystem] currentClockCycle = 3754
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3754
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3755
current clock cycle = 3755
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5633
[MultiChannelMemorySystem] currentClockCycle = 3755
current clock cycle = 3756
current clock cycle = 3756
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5634
[MultiChannelMemorySystem] currentClockCycle = 3756
current clock cycle = 3756
current clock cycle = 3756
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5635
[MultiChannelMemorySystem] currentClockCycle = 3756
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3757
current clock cycle = 3757
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5636
[MultiChannelMemorySystem] currentClockCycle = 3757
current clock cycle = 3758
current clock cycle = 3758
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5637
[MultiChannelMemorySystem] currentClockCycle = 3758
current clock cycle = 3758
current clock cycle = 3758
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5638
[MultiChannelMemorySystem] currentClockCycle = 3758
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3758
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3759
current clock cycle = 3759
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5639
[MultiChannelMemorySystem] currentClockCycle = 3759
current clock cycle = 3760
current clock cycle = 3760
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5640
[MultiChannelMemorySystem] currentClockCycle = 3760
current clock cycle = 3760
current clock cycle = 3760
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5641
[MultiChannelMemorySystem] currentClockCycle = 3760
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3761
current clock cycle = 3761
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5642
[MultiChannelMemorySystem] currentClockCycle = 3761
current clock cycle = 3762
current clock cycle = 3762
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5643
[MultiChannelMemorySystem] currentClockCycle = 3762
current clock cycle = 3762
current clock cycle = 3762
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5644
[MultiChannelMemorySystem] currentClockCycle = 3762
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3762
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3763
current clock cycle = 3763
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5645
[MultiChannelMemorySystem] currentClockCycle = 3763
current clock cycle = 3764
current clock cycle = 3764
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5646
[MultiChannelMemorySystem] currentClockCycle = 3764
current clock cycle = 3764
current clock cycle = 3764
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5647
[MultiChannelMemorySystem] currentClockCycle = 3764
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3765
current clock cycle = 3765
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5648
[MultiChannelMemorySystem] currentClockCycle = 3765
current clock cycle = 3766
current clock cycle = 3766
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5649
[MultiChannelMemorySystem] currentClockCycle = 3766
current clock cycle = 3766
current clock cycle = 3766
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5650
[MultiChannelMemorySystem] currentClockCycle = 3766
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3766
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3767
current clock cycle = 3767
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5651
[MultiChannelMemorySystem] currentClockCycle = 3767
current clock cycle = 3768
current clock cycle = 3768
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5652
[MultiChannelMemorySystem] currentClockCycle = 3768
current clock cycle = 3768
current clock cycle = 3768
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5653
[MultiChannelMemorySystem] currentClockCycle = 3768
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3769
current clock cycle = 3769
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5654
[MultiChannelMemorySystem] currentClockCycle = 3769
current clock cycle = 3770
current clock cycle = 3770
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5655
[MultiChannelMemorySystem] currentClockCycle = 3770
current clock cycle = 3770
current clock cycle = 3770
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5656
[MultiChannelMemorySystem] currentClockCycle = 3770
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3770
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3771
current clock cycle = 3771
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5657
[MultiChannelMemorySystem] currentClockCycle = 3771
current clock cycle = 3772
current clock cycle = 3772
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5658
[MultiChannelMemorySystem] currentClockCycle = 3772
current clock cycle = 3772
current clock cycle = 3772
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5659
[MultiChannelMemorySystem] currentClockCycle = 3772
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3773
current clock cycle = 3773
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5660
[MultiChannelMemorySystem] currentClockCycle = 3773
current clock cycle = 3774
current clock cycle = 3774
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5661
[MultiChannelMemorySystem] currentClockCycle = 3774
current clock cycle = 3774
current clock cycle = 3774
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5662
[MultiChannelMemorySystem] currentClockCycle = 3774
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3774
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3775
current clock cycle = 3775
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5663
[MultiChannelMemorySystem] currentClockCycle = 3775
current clock cycle = 3776
current clock cycle = 3776
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5664
[MultiChannelMemorySystem] currentClockCycle = 3776
current clock cycle = 3776
current clock cycle = 3776
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5665
[MultiChannelMemorySystem] currentClockCycle = 3776
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3777
current clock cycle = 3777
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5666
[MultiChannelMemorySystem] currentClockCycle = 3777
current clock cycle = 3778
current clock cycle = 3778
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5667
[MultiChannelMemorySystem] currentClockCycle = 3778
current clock cycle = 3778
current clock cycle = 3778
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5668
[MultiChannelMemorySystem] currentClockCycle = 3778
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3778
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3779
current clock cycle = 3779
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5669
[MultiChannelMemorySystem] currentClockCycle = 3779
current clock cycle = 3780
current clock cycle = 3780
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5670
[MultiChannelMemorySystem] currentClockCycle = 3780
current clock cycle = 3780
current clock cycle = 3780
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5671
[MultiChannelMemorySystem] currentClockCycle = 3780
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3781
current clock cycle = 3781
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5672
[MultiChannelMemorySystem] currentClockCycle = 3781
current clock cycle = 3782
current clock cycle = 3782
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5673
[MultiChannelMemorySystem] currentClockCycle = 3782
current clock cycle = 3782
current clock cycle = 3782
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5674
[MultiChannelMemorySystem] currentClockCycle = 3782
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3782
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3783
current clock cycle = 3783
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5675
[MultiChannelMemorySystem] currentClockCycle = 3783
current clock cycle = 3784
current clock cycle = 3784
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5676
[MultiChannelMemorySystem] currentClockCycle = 3784
current clock cycle = 3784
current clock cycle = 3784
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5677
[MultiChannelMemorySystem] currentClockCycle = 3784
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3784
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3785
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
size of rdataVec is 0 
current clock cycle = 3785
STEP 1 -> 5678
[MultiChannelMemorySystem] currentClockCycle = 3785
current clock cycle = 3786
current clock cycle = 3786
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5679
[MultiChannelMemorySystem] currentClockCycle = 3786
current clock cycle = 3786
current clock cycle = 3786
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5680
[MultiChannelMemorySystem] currentClockCycle = 3786
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3786
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3787
current clock cycle = 3787
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5681
[MultiChannelMemorySystem] currentClockCycle = 3787
current clock cycle = 3788
current clock cycle = 3788
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5682
[MultiChannelMemorySystem] currentClockCycle = 3788
current clock cycle = 3788
current clock cycle = 3788
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5683
[MultiChannelMemorySystem] currentClockCycle = 3788
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3789
current clock cycle = 3789
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5684
[MultiChannelMemorySystem] currentClockCycle = 3789
current clock cycle = 3790
current clock cycle = 3790
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5685
[MultiChannelMemorySystem] currentClockCycle = 3790
current clock cycle = 3790
current clock cycle = 3790
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5686
[MultiChannelMemorySystem] currentClockCycle = 3790
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3790
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3791
current clock cycle = 3791
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5687
[MultiChannelMemorySystem] currentClockCycle = 3791
current clock cycle = 3792
current clock cycle = 3792
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5688
[MultiChannelMemorySystem] currentClockCycle = 3792
current clock cycle = 3792
current clock cycle = 3792
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5689
[MultiChannelMemorySystem] currentClockCycle = 3792
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3793
current clock cycle = 3793
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5690
[MultiChannelMemorySystem] currentClockCycle = 3793
current clock cycle = 3794
current clock cycle = 3794
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5691
[MultiChannelMemorySystem] currentClockCycle = 3794
current clock cycle = 3794
current clock cycle = 3794
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5692
[MultiChannelMemorySystem] currentClockCycle = 3794
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3794
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3795
current clock cycle = 3795
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5693
[MultiChannelMemorySystem] currentClockCycle = 3795
current clock cycle = 3796
current clock cycle = 3796
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5694
[MultiChannelMemorySystem] currentClockCycle = 3796
current clock cycle = 3796
current clock cycle = 3796
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5695
[MultiChannelMemorySystem] currentClockCycle = 3796
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3797
current clock cycle = 3797
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5696
[MultiChannelMemorySystem] currentClockCycle = 3797
current clock cycle = 3798
current clock cycle = 3798
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5697
[MultiChannelMemorySystem] currentClockCycle = 3798
current clock cycle = 3798
current clock cycle = 3798
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5698
[MultiChannelMemorySystem] currentClockCycle = 3798
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3798
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3799
current clock cycle = 3799
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5699
[MultiChannelMemorySystem] currentClockCycle = 3799
current clock cycle = 3800
current clock cycle = 3800
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5700
[MultiChannelMemorySystem] currentClockCycle = 3800
current clock cycle = 3800
current clock cycle = 3800
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5701
[MultiChannelMemorySystem] currentClockCycle = 3800
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3801
current clock cycle = 3801
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5702
[MultiChannelMemorySystem] currentClockCycle = 3801
current clock cycle = 3802
current clock cycle = 3802
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5703
[MultiChannelMemorySystem] currentClockCycle = 3802
current clock cycle = 3802
current clock cycle = 3802
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5704
[MultiChannelMemorySystem] currentClockCycle = 3802
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3802
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3803
current clock cycle = 3803
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5705
[MultiChannelMemorySystem] currentClockCycle = 3803
current clock cycle = 3804
current clock cycle = 3804
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5706
[MultiChannelMemorySystem] currentClockCycle = 3804
current clock cycle = 3804
current clock cycle = 3804
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5707
[MultiChannelMemorySystem] currentClockCycle = 3804
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3804
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3804
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3805
current clock cycle = 3805
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5708
[MultiChannelMemorySystem] currentClockCycle = 3805
current clock cycle = 3806
current clock cycle = 3806
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5709
[MultiChannelMemorySystem] currentClockCycle = 3806
current clock cycle = 3806
current clock cycle = 3806
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5710
[MultiChannelMemorySystem] currentClockCycle = 3806
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3806
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3807
current clock cycle = 3807
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5711
[MultiChannelMemorySystem] currentClockCycle = 3807
current clock cycle = 3808
current clock cycle = 3808
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5712
[MultiChannelMemorySystem] currentClockCycle = 3808
current clock cycle = 3808
current clock cycle = 3808
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5713
[MultiChannelMemorySystem] currentClockCycle = 3808
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3809
current clock cycle = 3809
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5714
[MultiChannelMemorySystem] currentClockCycle = 3809
current clock cycle = 3810
current clock cycle = 3810
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5715
[MultiChannelMemorySystem] currentClockCycle = 3810
current clock cycle = 3810
current clock cycle = 3810
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5716
[MultiChannelMemorySystem] currentClockCycle = 3810
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3810
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3811
current clock cycle = 3811
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5717
[MultiChannelMemorySystem] currentClockCycle = 3811
current clock cycle = 3812
current clock cycle = 3812
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5718
[MultiChannelMemorySystem] currentClockCycle = 3812
current clock cycle = 3812
current clock cycle = 3812
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5719
[MultiChannelMemorySystem] currentClockCycle = 3812
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3813
current clock cycle = 3813
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5720
[MultiChannelMemorySystem] currentClockCycle = 3813
current clock cycle = 3814
current clock cycle = 3814
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5721
[MultiChannelMemorySystem] currentClockCycle = 3814
current clock cycle = 3814
current clock cycle = 3814
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5722
[MultiChannelMemorySystem] currentClockCycle = 3814
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3814
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3815
current clock cycle = 3815
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5723
[MultiChannelMemorySystem] currentClockCycle = 3815
current clock cycle = 3816
current clock cycle = 3816
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5724
[MultiChannelMemorySystem] currentClockCycle = 3816
current clock cycle = 3816
current clock cycle = 3816
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5725
[MultiChannelMemorySystem] currentClockCycle = 3816
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3817
current clock cycle = 3817
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5726
[MultiChannelMemorySystem] currentClockCycle = 3817
current clock cycle = 3818
current clock cycle = 3818
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5727
[MultiChannelMemorySystem] currentClockCycle = 3818
current clock cycle = 3818
current clock cycle = 3818
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5728
[MultiChannelMemorySystem] currentClockCycle = 3818
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3818
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3819
current clock cycle = 3819
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5729
[MultiChannelMemorySystem] currentClockCycle = 3819
current clock cycle = 3820
current clock cycle = 3820
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5730
[MultiChannelMemorySystem] currentClockCycle = 3820
current clock cycle = 3820
current clock cycle = 3820
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5731
[MultiChannelMemorySystem] currentClockCycle = 3820
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3821
current clock cycle = 3821
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5732
[MultiChannelMemorySystem] currentClockCycle = 3821
current clock cycle = 3822
current clock cycle = 3822
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5733
[MultiChannelMemorySystem] currentClockCycle = 3822
current clock cycle = 3822
current clock cycle = 3822
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5734
[MultiChannelMemorySystem] currentClockCycle = 3822
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3822
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3823
current clock cycle = 3823
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5735
[MultiChannelMemorySystem] currentClockCycle = 3823
current clock cycle = 3824
current clock cycle = 3824
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5736
[MultiChannelMemorySystem] currentClockCycle = 3824
current clock cycle = 3824
current clock cycle = 3824
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5737
[MultiChannelMemorySystem] currentClockCycle = 3824
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3825
current clock cycle = 3825
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5738
[MultiChannelMemorySystem] currentClockCycle = 3825
current clock cycle = 3826
current clock cycle = 3826
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5739
[MultiChannelMemorySystem] currentClockCycle = 3826
current clock cycle = 3826
current clock cycle = 3826
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5740
[MultiChannelMemorySystem] currentClockCycle = 3826
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3826
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3827
current clock cycle = 3827
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5741
[MultiChannelMemorySystem] currentClockCycle = 3827
current clock cycle = 3828
current clock cycle = 3828
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5742
[MultiChannelMemorySystem] currentClockCycle = 3828
current clock cycle = 3828
current clock cycle = 3828
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5743
[MultiChannelMemorySystem] currentClockCycle = 3828
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3829
current clock cycle = 3829
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5744
[MultiChannelMemorySystem] currentClockCycle = 3829
current clock cycle = 3830
current clock cycle = 3830
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5745
[MultiChannelMemorySystem] currentClockCycle = 3830
current clock cycle = 3830
current clock cycle = 3830
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5746
[MultiChannelMemorySystem] currentClockCycle = 3830
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3830
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3831
current clock cycle = 3831
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5747
[MultiChannelMemorySystem] currentClockCycle = 3831
current clock cycle = 3832
current clock cycle = 3832
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5748
[MultiChannelMemorySystem] currentClockCycle = 3832
current clock cycle = 3832
current clock cycle = 3832
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5749
[MultiChannelMemorySystem] currentClockCycle = 3832
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3833
current clock cycle = 3833
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5750
[MultiChannelMemorySystem] currentClockCycle = 3833
current clock cycle = 3834
current clock cycle = 3834
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5751
[MultiChannelMemorySystem] currentClockCycle = 3834
current clock cycle = 3834
current clock cycle = 3834
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5752
[MultiChannelMemorySystem] currentClockCycle = 3834
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3834
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3835
current clock cycle = 3835
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5753
[MultiChannelMemorySystem] currentClockCycle = 3835
current clock cycle = 3836
current clock cycle = 3836
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5754
[MultiChannelMemorySystem] currentClockCycle = 3836
current clock cycle = 3836
current clock cycle = 3836
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5755
[MultiChannelMemorySystem] currentClockCycle = 3836
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3837
current clock cycle = 3837
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5756
[MultiChannelMemorySystem] currentClockCycle = 3837
current clock cycle = 3838
current clock cycle = 3838
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5757
[MultiChannelMemorySystem] currentClockCycle = 3838
current clock cycle = 3838
current clock cycle = 3838
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5758
[MultiChannelMemorySystem] currentClockCycle = 3838
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3838
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3839
current clock cycle = 3839
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5759
[MultiChannelMemorySystem] currentClockCycle = 3839
current clock cycle = 3840
current clock cycle = 3840
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5760
[MultiChannelMemorySystem] currentClockCycle = 3840
current clock cycle = 3840
current clock cycle = 3840
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5761
[MultiChannelMemorySystem] currentClockCycle = 3840
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3841
current clock cycle = 3841
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5762
[MultiChannelMemorySystem] currentClockCycle = 3841
current clock cycle = 3842
current clock cycle = 3842
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5763
[MultiChannelMemorySystem] currentClockCycle = 3842
current clock cycle = 3842
current clock cycle = 3842
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5764
[MultiChannelMemorySystem] currentClockCycle = 3842
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3842
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3843
current clock cycle = 3843
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5765
[MultiChannelMemorySystem] currentClockCycle = 3843
current clock cycle = 3844
current clock cycle = 3844
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5766
[MultiChannelMemorySystem] currentClockCycle = 3844
current clock cycle = 3844
current clock cycle = 3844
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5767
[MultiChannelMemorySystem] currentClockCycle = 3844
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3845
current clock cycle = 3845
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5768
[MultiChannelMemorySystem] currentClockCycle = 3845
current clock cycle = 3846
current clock cycle = 3846
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5769
[MultiChannelMemorySystem] currentClockCycle = 3846
current clock cycle = 3846
current clock cycle = 3846
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5770
[MultiChannelMemorySystem] currentClockCycle = 3846
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3846
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3847
current clock cycle = 3847
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5771
[MultiChannelMemorySystem] currentClockCycle = 3847
current clock cycle = 3848
current clock cycle = 3848
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5772
[MultiChannelMemorySystem] currentClockCycle = 3848
current clock cycle = 3848
current clock cycle = 3848
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5773
[MultiChannelMemorySystem] currentClockCycle = 3848
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001040, cycle = 3848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3849
current clock cycle = 3849
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5774
[MultiChannelMemorySystem] currentClockCycle = 3849
current clock cycle = 3850
current clock cycle = 3850
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5775
[MultiChannelMemorySystem] currentClockCycle = 3850
current clock cycle = 3850
current clock cycle = 3850
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5776
[MultiChannelMemorySystem] currentClockCycle = 3850
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3850
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3851
current clock cycle = 3851
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5777
[MultiChannelMemorySystem] currentClockCycle = 3851
current clock cycle = 3852
current clock cycle = 3852
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5778
[MultiChannelMemorySystem] currentClockCycle = 3852
current clock cycle = 3852
current clock cycle = 3852
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5779
[MultiChannelMemorySystem] currentClockCycle = 3852
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3853
current clock cycle = 3853
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5780
[MultiChannelMemorySystem] currentClockCycle = 3853
current clock cycle = 3854
current clock cycle = 3854
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5781
[MultiChannelMemorySystem] currentClockCycle = 3854
current clock cycle = 3854
current clock cycle = 3854
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5782
[MultiChannelMemorySystem] currentClockCycle = 3854
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3854
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3855
current clock cycle = 3855
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5783
[MultiChannelMemorySystem] currentClockCycle = 3855
current clock cycle = 3856
current clock cycle = 3856
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5784
[MultiChannelMemorySystem] currentClockCycle = 3856
current clock cycle = 3856
current clock cycle = 3856
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5785
[MultiChannelMemorySystem] currentClockCycle = 3856
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 3856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3857
current clock cycle = 3857
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5786
[MultiChannelMemorySystem] currentClockCycle = 3857
current clock cycle = 3858
current clock cycle = 3858
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5787
[MultiChannelMemorySystem] currentClockCycle = 3858
current clock cycle = 3858
current clock cycle = 3858
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5788
[MultiChannelMemorySystem] currentClockCycle = 3858
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3858
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3859
current clock cycle = 3859
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5789
[MultiChannelMemorySystem] currentClockCycle = 3859
current clock cycle = 3860
current clock cycle = 3860
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5790
[MultiChannelMemorySystem] currentClockCycle = 3860
current clock cycle = 3860
current clock cycle = 3860
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5791
[MultiChannelMemorySystem] currentClockCycle = 3860
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 3860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3861
current clock cycle = 3861
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5792
[MultiChannelMemorySystem] currentClockCycle = 3861
current clock cycle = 3862
current clock cycle = 3862
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5793
[MultiChannelMemorySystem] currentClockCycle = 3862
current clock cycle = 3862
current clock cycle = 3862
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5794
[MultiChannelMemorySystem] currentClockCycle = 3862
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3862
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3863
current clock cycle = 3863
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5795
[MultiChannelMemorySystem] currentClockCycle = 3863
current clock cycle = 3864
current clock cycle = 3864
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5796
[MultiChannelMemorySystem] currentClockCycle = 3864
current clock cycle = 3864
current clock cycle = 3864
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5797
[MultiChannelMemorySystem] currentClockCycle = 3864
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 3864
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3865
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
size of rdataVec is 0 
current clock cycle = 3865
STEP 1 -> 5798
[MultiChannelMemorySystem] currentClockCycle = 3865
current clock cycle = 3866
current clock cycle = 3866
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5799
[MultiChannelMemorySystem] currentClockCycle = 3866
current clock cycle = 3866
current clock cycle = 3866
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5800
[MultiChannelMemorySystem] currentClockCycle = 3866
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3866
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3867
current clock cycle = 3867
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5801
[MultiChannelMemorySystem] currentClockCycle = 3867
current clock cycle = 3868
current clock cycle = 3868
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5802
[MultiChannelMemorySystem] currentClockCycle = 3868
current clock cycle = 3868
current clock cycle = 3868
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5803
[MultiChannelMemorySystem] currentClockCycle = 3868
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 3868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3869
current clock cycle = 3869
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5804
[MultiChannelMemorySystem] currentClockCycle = 3869
current clock cycle = 3870
current clock cycle = 3870
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5805
[MultiChannelMemorySystem] currentClockCycle = 3870
current clock cycle = 3870
current clock cycle = 3870
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5806
[MultiChannelMemorySystem] currentClockCycle = 3870
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3870
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3871
current clock cycle = 3871
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5807
[MultiChannelMemorySystem] currentClockCycle = 3871
current clock cycle = 3872
current clock cycle = 3872
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5808
[MultiChannelMemorySystem] currentClockCycle = 3872
current clock cycle = 3872
current clock cycle = 3872
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5809
[MultiChannelMemorySystem] currentClockCycle = 3872
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3873
current clock cycle = 3873
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5810
[MultiChannelMemorySystem] currentClockCycle = 3873
current clock cycle = 3874
current clock cycle = 3874
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5811
[MultiChannelMemorySystem] currentClockCycle = 3874
current clock cycle = 3874
current clock cycle = 3874
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5812
[MultiChannelMemorySystem] currentClockCycle = 3874
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3874
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3875
current clock cycle = 3875
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5813
[MultiChannelMemorySystem] currentClockCycle = 3875
current clock cycle = 3876
current clock cycle = 3876
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5814
[MultiChannelMemorySystem] currentClockCycle = 3876
current clock cycle = 3876
current clock cycle = 3876
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5815
[MultiChannelMemorySystem] currentClockCycle = 3876
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3876
current clock cycle = 3877
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3877
STEP 1 -> 5816
[MultiChannelMemorySystem] currentClockCycle = 3877
current clock cycle = 3878
current clock cycle = 3878
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5817
[MultiChannelMemorySystem] currentClockCycle = 3878
current clock cycle = 3878
current clock cycle = 3878
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5818
[MultiChannelMemorySystem] currentClockCycle = 3878
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3878
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3879
current clock cycle = 3879
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5819
[MultiChannelMemorySystem] currentClockCycle = 3879
current clock cycle = 3880
current clock cycle = 3880
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5820
[MultiChannelMemorySystem] currentClockCycle = 3880
current clock cycle = 3880
current clock cycle = 3880
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5821
[MultiChannelMemorySystem] currentClockCycle = 3880
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3881
current clock cycle = 3881
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5822
[MultiChannelMemorySystem] currentClockCycle = 3881
current clock cycle = 3882
current clock cycle = 3882
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5823
[MultiChannelMemorySystem] currentClockCycle = 3882
current clock cycle = 3882
current clock cycle = 3882
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5824
[MultiChannelMemorySystem] currentClockCycle = 3882
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3882
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3883
current clock cycle = 3883
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5825
[MultiChannelMemorySystem] currentClockCycle = 3883
current clock cycle = 3884
current clock cycle = 3884
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5826
[MultiChannelMemorySystem] currentClockCycle = 3884
current clock cycle = 3884
current clock cycle = 3884
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5827
[MultiChannelMemorySystem] currentClockCycle = 3884
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3885
current clock cycle = 3885
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5828
[MultiChannelMemorySystem] currentClockCycle = 3885
current clock cycle = 3886
current clock cycle = 3886
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5829
[MultiChannelMemorySystem] currentClockCycle = 3886
current clock cycle = 3886
current clock cycle = 3886
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5830
[MultiChannelMemorySystem] currentClockCycle = 3886
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3886
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3887
current clock cycle = 3887
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5831
[MultiChannelMemorySystem] currentClockCycle = 3887
current clock cycle = 3888
current clock cycle = 3888
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5832
[MultiChannelMemorySystem] currentClockCycle = 3888
current clock cycle = 3888
current clock cycle = 3888
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5833
[MultiChannelMemorySystem] currentClockCycle = 3888
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3888
starting getting tags 
starting getting rdataVec from dataMap 
current clock cycle = 3889
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5834
size of rdataVec is 0 
current clock cycle = 3889
[MultiChannelMemorySystem] currentClockCycle = 3889
current clock cycle = 3890
current clock cycle = 3890
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5835
[MultiChannelMemorySystem] currentClockCycle = 3890
current clock cycle = 3890
current clock cycle = 3890
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5836
[MultiChannelMemorySystem] currentClockCycle = 3890
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3890
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3891
current clock cycle = 3891
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5837
[MultiChannelMemorySystem] currentClockCycle = 3891
current clock cycle = 3892
current clock cycle = 3892
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5838
[MultiChannelMemorySystem] currentClockCycle = 3892
current clock cycle = 3892
current clock cycle = 3892
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5839
[MultiChannelMemorySystem] currentClockCycle = 3892
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3893
current clock cycle = 3893
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5840
[MultiChannelMemorySystem] currentClockCycle = 3893
current clock cycle = 3894
current clock cycle = 3894
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5841
[MultiChannelMemorySystem] currentClockCycle = 3894
current clock cycle = 3894
current clock cycle = 3894
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5842
[MultiChannelMemorySystem] currentClockCycle = 3894
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3894
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3895
current clock cycle = 3895
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5843
[MultiChannelMemorySystem] currentClockCycle = 3895
current clock cycle = 3896
current clock cycle = 3896
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5844
[MultiChannelMemorySystem] currentClockCycle = 3896
current clock cycle = 3896
current clock cycle = 3896
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5845
[MultiChannelMemorySystem] currentClockCycle = 3896
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3897
current clock cycle = 3897
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5846
[MultiChannelMemorySystem] currentClockCycle = 3897
current clock cycle = 3898
current clock cycle = 3898
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5847
[MultiChannelMemorySystem] currentClockCycle = 3898
current clock cycle = 3898
current clock cycle = 3898
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5848
[MultiChannelMemorySystem] currentClockCycle = 3898
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3898
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3899
current clock cycle = 3899
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5849
[MultiChannelMemorySystem] currentClockCycle = 3899
current clock cycle = 3900
current clock cycle = 3900
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5850
[MultiChannelMemorySystem] currentClockCycle = 3900
current clock cycle = 3900
current clock cycle = 3900
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5851
[MultiChannelMemorySystem] currentClockCycle = 3900
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3901
current clock cycle = 3901
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5852
[MultiChannelMemorySystem] currentClockCycle = 3901
current clock cycle = 3902
current clock cycle = 3902
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5853
[MultiChannelMemorySystem] currentClockCycle = 3902
current clock cycle = 3902
current clock cycle = 3902
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5854
[MultiChannelMemorySystem] currentClockCycle = 3902
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3902
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3903
current clock cycle = 3903
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5855
[MultiChannelMemorySystem] currentClockCycle = 3903
current clock cycle = 3904
current clock cycle = 3904
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5856
[MultiChannelMemorySystem] currentClockCycle = 3904
current clock cycle = 3904
current clock cycle = 3904
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5857
[MultiChannelMemorySystem] currentClockCycle = 3904
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3905
current clock cycle = 3905
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5858
[MultiChannelMemorySystem] currentClockCycle = 3905
current clock cycle = 3906
current clock cycle = 3906
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5859
[MultiChannelMemorySystem] currentClockCycle = 3906
current clock cycle = 3906
current clock cycle = 3906
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5860
[MultiChannelMemorySystem] currentClockCycle = 3906
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3906
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3907
current clock cycle = 3907
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5861
[MultiChannelMemorySystem] currentClockCycle = 3907
current clock cycle = 3908
current clock cycle = 3908
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5862
[MultiChannelMemorySystem] currentClockCycle = 3908
current clock cycle = 3908
current clock cycle = 3908
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5863
[MultiChannelMemorySystem] currentClockCycle = 3908
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3909
current clock cycle = 3909
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5864
[MultiChannelMemorySystem] currentClockCycle = 3909
current clock cycle = 3910
current clock cycle = 3910
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5865
[MultiChannelMemorySystem] currentClockCycle = 3910
current clock cycle = 3910
current clock cycle = 3910
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5866
[MultiChannelMemorySystem] currentClockCycle = 3910
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3910
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3911
current clock cycle = 3911
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5867
[MultiChannelMemorySystem] currentClockCycle = 3911
current clock cycle = 3912
current clock cycle = 3912
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5868
[MultiChannelMemorySystem] currentClockCycle = 3912
current clock cycle = 3912
current clock cycle = 3912
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5869
[MultiChannelMemorySystem] currentClockCycle = 3912
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 3912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3913
current clock cycle = 3913
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5870
[MultiChannelMemorySystem] currentClockCycle = 3913
current clock cycle = 3914
current clock cycle = 3914
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5871
[MultiChannelMemorySystem] currentClockCycle = 3914
current clock cycle = 3914
current clock cycle = 3914
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5872
[MultiChannelMemorySystem] currentClockCycle = 3914
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3914
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3915
current clock cycle = 3915
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5873
[MultiChannelMemorySystem] currentClockCycle = 3915
current clock cycle = 3916
current clock cycle = 3916
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5874
[MultiChannelMemorySystem] currentClockCycle = 3916
current clock cycle = 3916
current clock cycle = 3916
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5875
[MultiChannelMemorySystem] currentClockCycle = 3916
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3917
current clock cycle = 3917
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5876
[MultiChannelMemorySystem] currentClockCycle = 3917
current clock cycle = 3918
current clock cycle = 3918
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5877
[MultiChannelMemorySystem] currentClockCycle = 3918
current clock cycle = 3918
current clock cycle = 3918
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5878
[MultiChannelMemorySystem] currentClockCycle = 3918
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3918
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3919
current clock cycle = 3919
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5879
[MultiChannelMemorySystem] currentClockCycle = 3919
current clock cycle = 3920
current clock cycle = 3920
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5880
[MultiChannelMemorySystem] currentClockCycle = 3920
current clock cycle = 3920
current clock cycle = 3920
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5881
[MultiChannelMemorySystem] currentClockCycle = 3920
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3921
current clock cycle = 3921
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5882
[MultiChannelMemorySystem] currentClockCycle = 3921
current clock cycle = 3922
current clock cycle = 3922
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5883
[MultiChannelMemorySystem] currentClockCycle = 3922
current clock cycle = 3922
current clock cycle = 3922
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5884
[MultiChannelMemorySystem] currentClockCycle = 3922
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3922
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3923
current clock cycle = 3923
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5885
[MultiChannelMemorySystem] currentClockCycle = 3923
current clock cycle = 3924
current clock cycle = 3924
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5886
[MultiChannelMemorySystem] currentClockCycle = 3924
current clock cycle = 3924
current clock cycle = 3924
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5887
[MultiChannelMemorySystem] currentClockCycle = 3924
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3925
current clock cycle = 3925
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5888
[MultiChannelMemorySystem] currentClockCycle = 3925
current clock cycle = 3926
current clock cycle = 3926
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5889
[MultiChannelMemorySystem] currentClockCycle = 3926
current clock cycle = 3926
current clock cycle = 3926
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5890
[MultiChannelMemorySystem] currentClockCycle = 3926
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3926
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3927
current clock cycle = 3927
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5891
[MultiChannelMemorySystem] currentClockCycle = 3927
current clock cycle = 3928
current clock cycle = 3928
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5892
[MultiChannelMemorySystem] currentClockCycle = 3928
current clock cycle = 3928
current clock cycle = 3928
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5893
[MultiChannelMemorySystem] currentClockCycle = 3928
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3929
current clock cycle = 3929
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5894
[MultiChannelMemorySystem] currentClockCycle = 3929
current clock cycle = 3930
current clock cycle = 3930
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5895
[MultiChannelMemorySystem] currentClockCycle = 3930
current clock cycle = 3930
current clock cycle = 3930
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5896
[MultiChannelMemorySystem] currentClockCycle = 3930
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3930
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3931
current clock cycle = 3931
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5897
[MultiChannelMemorySystem] currentClockCycle = 3931
current clock cycle = 3932
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5898
current clock cycle = 3932
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5899
current clock cycle = 3932
[MultiChannelMemorySystem] currentClockCycle = 3932
current clock cycle = 3932
[MultiChannelMemorySystem] currentClockCycle = 3932
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3933
current clock cycle = 3933
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5900
[MultiChannelMemorySystem] currentClockCycle = 3933
current clock cycle = 3934
current clock cycle = 3934
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5901
[MultiChannelMemorySystem] currentClockCycle = 3934
current clock cycle = 3934
current clock cycle = 3934
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5902
[MultiChannelMemorySystem] currentClockCycle = 3934
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3934
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3935
current clock cycle = 3935
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5903
[MultiChannelMemorySystem] currentClockCycle = 3935
current clock cycle = 3936
current clock cycle = 3936
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5904
[MultiChannelMemorySystem] currentClockCycle = 3936
current clock cycle = 3936
current clock cycle = 3936
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5905
[MultiChannelMemorySystem] currentClockCycle = 3936
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3937
current clock cycle = 3937
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5906
[MultiChannelMemorySystem] currentClockCycle = 3937
current clock cycle = 3938
current clock cycle = 3938
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5907
[MultiChannelMemorySystem] currentClockCycle = 3938
current clock cycle = 3938
current clock cycle = 3938
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5908
[MultiChannelMemorySystem] currentClockCycle = 3938
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3938
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3939
current clock cycle = 3939
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5909
[MultiChannelMemorySystem] currentClockCycle = 3939
current clock cycle = 3940
current clock cycle = 3940
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5910
[MultiChannelMemorySystem] currentClockCycle = 3940
current clock cycle = 3940
current clock cycle = 3940
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5911
[MultiChannelMemorySystem] currentClockCycle = 3940
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3941
current clock cycle = 3941
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5912
[MultiChannelMemorySystem] currentClockCycle = 3941
current clock cycle = 3942
current clock cycle = 3942
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5913
[MultiChannelMemorySystem] currentClockCycle = 3942
current clock cycle = 3942
current clock cycle = 3942
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5914
[MultiChannelMemorySystem] currentClockCycle = 3942
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3942
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3943
current clock cycle = 3943
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5915
[MultiChannelMemorySystem] currentClockCycle = 3943
current clock cycle = 3944
current clock cycle = 3944
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5916
[MultiChannelMemorySystem] currentClockCycle = 3944
current clock cycle = 3944
current clock cycle = 3944
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5917
[MultiChannelMemorySystem] currentClockCycle = 3944
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3945
current clock cycle = 3945
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5918
[MultiChannelMemorySystem] currentClockCycle = 3945
current clock cycle = 3946
current clock cycle = 3946
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5919
[MultiChannelMemorySystem] currentClockCycle = 3946
current clock cycle = 3946
current clock cycle = 3946
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5920
[MultiChannelMemorySystem] currentClockCycle = 3946
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3946
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3947
current clock cycle = 3947
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5921
[MultiChannelMemorySystem] currentClockCycle = 3947
current clock cycle = 3948
current clock cycle = 3948
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5922
[MultiChannelMemorySystem] currentClockCycle = 3948
current clock cycle = 3948
current clock cycle = 3948
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5923
[MultiChannelMemorySystem] currentClockCycle = 3948
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3949
current clock cycle = 3949
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5924
[MultiChannelMemorySystem] currentClockCycle = 3949
current clock cycle = 3950
current clock cycle = 3950
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5925
[MultiChannelMemorySystem] currentClockCycle = 3950
current clock cycle = 3950
current clock cycle = 3950
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5926
[MultiChannelMemorySystem] currentClockCycle = 3950
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3950
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3951
current clock cycle = 3951
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5927
[MultiChannelMemorySystem] currentClockCycle = 3951
current clock cycle = 3952
current clock cycle = 3952
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5928
[MultiChannelMemorySystem] currentClockCycle = 3952
current clock cycle = 3952
current clock cycle = 3952
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5929
[MultiChannelMemorySystem] currentClockCycle = 3952
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3953
current clock cycle = 3953
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5930
[MultiChannelMemorySystem] currentClockCycle = 3953
current clock cycle = 3954
current clock cycle = 3954
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5931
[MultiChannelMemorySystem] currentClockCycle = 3954
current clock cycle = 3954
current clock cycle = 3954
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5932
[MultiChannelMemorySystem] currentClockCycle = 3954
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3954
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3955
current clock cycle = 3955
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5933
[MultiChannelMemorySystem] currentClockCycle = 3955
current clock cycle = 3956
current clock cycle = 3956
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5934
[MultiChannelMemorySystem] currentClockCycle = 3956
current clock cycle = 3956
current clock cycle = 3956
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5935
[MultiChannelMemorySystem] currentClockCycle = 3956
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 3956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3957
current clock cycle = 3957
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5936
[MultiChannelMemorySystem] currentClockCycle = 3957
current clock cycle = 3958
current clock cycle = 3958
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5937
[MultiChannelMemorySystem] currentClockCycle = 3958
current clock cycle = 3958
current clock cycle = 3958
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5938
[MultiChannelMemorySystem] currentClockCycle = 3958
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3958
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3959
current clock cycle = 3959
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5939
[MultiChannelMemorySystem] currentClockCycle = 3959
current clock cycle = 3960
current clock cycle = 3960
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5940
[MultiChannelMemorySystem] currentClockCycle = 3960
current clock cycle = 3960
current clock cycle = 3960
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5941
[MultiChannelMemorySystem] currentClockCycle = 3960
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3961
current clock cycle = 3961
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5942
[MultiChannelMemorySystem] currentClockCycle = 3961
current clock cycle = 3962
current clock cycle = 3962
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5943
[MultiChannelMemorySystem] currentClockCycle = 3962
current clock cycle = 3962
current clock cycle = 3962
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5944
[MultiChannelMemorySystem] currentClockCycle = 3962
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 3962
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3963
current clock cycle = 3963
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5945
[MultiChannelMemorySystem] currentClockCycle = 3963
current clock cycle = 3964
current clock cycle = 3964
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5946
[MultiChannelMemorySystem] currentClockCycle = 3964
current clock cycle = 3964
current clock cycle = 3964
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5947
[MultiChannelMemorySystem] currentClockCycle = 3964
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3965
current clock cycle = 3965
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5948
[MultiChannelMemorySystem] currentClockCycle = 3965
current clock cycle = 3966
current clock cycle = 3966
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5949
[MultiChannelMemorySystem] currentClockCycle = 3966
current clock cycle = 3966
current clock cycle = 3966
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5950
[MultiChannelMemorySystem] currentClockCycle = 3966
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3966
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3967
current clock cycle = 3967
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5951
[MultiChannelMemorySystem] currentClockCycle = 3967
current clock cycle = 3968
current clock cycle = 3968
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5952
[MultiChannelMemorySystem] currentClockCycle = 3968
current clock cycle = 3968
current clock cycle = 3968
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5953
[MultiChannelMemorySystem] currentClockCycle = 3968
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3969
current clock cycle = 3969
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5954
[MultiChannelMemorySystem] currentClockCycle = 3969
current clock cycle = 3970
current clock cycle = 3970
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5955
[MultiChannelMemorySystem] currentClockCycle = 3970
current clock cycle = 3970
current clock cycle = 3970
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5956
[MultiChannelMemorySystem] currentClockCycle = 3970
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3970
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3971
current clock cycle = 3971
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5957
[MultiChannelMemorySystem] currentClockCycle = 3971
current clock cycle = 3972
current clock cycle = 3972
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5958
[MultiChannelMemorySystem] currentClockCycle = 3972
current clock cycle = 3972
current clock cycle = 3972
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5959
[MultiChannelMemorySystem] currentClockCycle = 3972
[Callback] read complete: channel = 0, address = 0x1080, cycle = 3972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3973
current clock cycle = 3973
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5960
[MultiChannelMemorySystem] currentClockCycle = 3973
current clock cycle = 3974
current clock cycle = 3974
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5961
[MultiChannelMemorySystem] currentClockCycle = 3974
current clock cycle = 3974
current clock cycle = 3974
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5962
[MultiChannelMemorySystem] currentClockCycle = 3974
current clock cycle = 3975
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5963
current clock cycle = 3976
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5964
current clock cycle = 3976
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5965
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3974
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3975
[MultiChannelMemorySystem] currentClockCycle = 3975
current clock cycle = 3976
[MultiChannelMemorySystem] currentClockCycle = 3976
current clock cycle = 3976
[MultiChannelMemorySystem] currentClockCycle = 3976
[Callback] read complete: channel = 0, address = 0x1100, cycle = 3976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 3976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3977
current clock cycle = 3977
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5966
[MultiChannelMemorySystem] currentClockCycle = 3977
current clock cycle = 3978
current clock cycle = 3978
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5967
[MultiChannelMemorySystem] currentClockCycle = 3978
current clock cycle = 3978
current clock cycle = 3978
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5968
[MultiChannelMemorySystem] currentClockCycle = 3978
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3978
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3979
current clock cycle = 3979
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5969
[MultiChannelMemorySystem] currentClockCycle = 3979
current clock cycle = 3980
current clock cycle = 3980
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5970
[MultiChannelMemorySystem] currentClockCycle = 3980
current clock cycle = 3980
current clock cycle = 3980
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5971
[MultiChannelMemorySystem] currentClockCycle = 3980
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3981
current clock cycle = 3981
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5972
[MultiChannelMemorySystem] currentClockCycle = 3981
current clock cycle = 3982
current clock cycle = 3982
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5973
[MultiChannelMemorySystem] currentClockCycle = 3982
current clock cycle = 3982
current clock cycle = 3982
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5974
[MultiChannelMemorySystem] currentClockCycle = 3982
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 3982
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3983
current clock cycle = 3983
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5975
[MultiChannelMemorySystem] currentClockCycle = 3983
current clock cycle = 3984
current clock cycle = 3984
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5976
[MultiChannelMemorySystem] currentClockCycle = 3984
current clock cycle = 3984
current clock cycle = 3984
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5977
[MultiChannelMemorySystem] currentClockCycle = 3984
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3985
current clock cycle = 3985
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5978
[MultiChannelMemorySystem] currentClockCycle = 3985
current clock cycle = 3986
current clock cycle = 3986
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5979
[MultiChannelMemorySystem] currentClockCycle = 3986
current clock cycle = 3986
current clock cycle = 3986
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5980
[MultiChannelMemorySystem] currentClockCycle = 3986
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3986
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3987
current clock cycle = 3987
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5981
[MultiChannelMemorySystem] currentClockCycle = 3987
current clock cycle = 3988
current clock cycle = 3988
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5982
[MultiChannelMemorySystem] currentClockCycle = 3988
current clock cycle = 3988
current clock cycle = 3988
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5983
[MultiChannelMemorySystem] currentClockCycle = 3988
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3989
current clock cycle = 3989
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5984
[MultiChannelMemorySystem] currentClockCycle = 3989
current clock cycle = 3990
current clock cycle = 3990
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5985
[MultiChannelMemorySystem] currentClockCycle = 3990
current clock cycle = 3990
current clock cycle = 3990
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5986
[MultiChannelMemorySystem] currentClockCycle = 3990
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3990
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3991
current clock cycle = 3991
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5987
[MultiChannelMemorySystem] currentClockCycle = 3991
current clock cycle = 3992
current clock cycle = 3992
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5988
[MultiChannelMemorySystem] currentClockCycle = 3992
current clock cycle = 3992
current clock cycle = 3992
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5989
[MultiChannelMemorySystem] currentClockCycle = 3992
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3993
current clock cycle = 3993
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5990
[MultiChannelMemorySystem] currentClockCycle = 3993
current clock cycle = 3994
current clock cycle = 3994
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5991
[MultiChannelMemorySystem] currentClockCycle = 3994
current clock cycle = 3994
current clock cycle = 3994
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5992
[MultiChannelMemorySystem] currentClockCycle = 3994
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3994
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3995
current clock cycle = 3995
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5993
[MultiChannelMemorySystem] currentClockCycle = 3995
current clock cycle = 3996
current clock cycle = 3996
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5994
[MultiChannelMemorySystem] currentClockCycle = 3996
current clock cycle = 3996
current clock cycle = 3996
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5995
[MultiChannelMemorySystem] currentClockCycle = 3996
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 3996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 3996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3997
current clock cycle = 3997
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 5996
[MultiChannelMemorySystem] currentClockCycle = 3997
current clock cycle = 3998
current clock cycle = 3998
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_2_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_2_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_2_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 5997
[MultiChannelMemorySystem] currentClockCycle = 3998
current clock cycle = 3998
current clock cycle = 3998
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 5998
[MultiChannelMemorySystem] currentClockCycle = 3998
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 3998
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 3999
current clock cycle = 3999
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x1
STEP 1 -> 5999
[MultiChannelMemorySystem] currentClockCycle = 3999
current clock cycle = 4000
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x0
STEP 1 -> 6000
current clock cycle = 4000
  POKE MultiMemoryUnitTester.io_interconnects_2_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_2_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1000
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6001
current clock cycle = 4000
[MultiChannelMemorySystem] currentClockCycle = 4000
current clock cycle = 4000
[MultiChannelMemorySystem] currentClockCycle = 4000
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4001
current clock cycle = 4001
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6002
[MultiChannelMemorySystem] currentClockCycle = 4001
current clock cycle = 4002
current clock cycle = 4002
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6003
[MultiChannelMemorySystem] currentClockCycle = 4002
current clock cycle = 4002
current clock cycle = 4002
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6004
[MultiChannelMemorySystem] currentClockCycle = 4002
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4002
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4003
current clock cycle = 4003
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1001
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6005
[MultiChannelMemorySystem] currentClockCycle = 4003
current clock cycle = 4004
current clock cycle = 4004
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6006
[MultiChannelMemorySystem] currentClockCycle = 4004
current clock cycle = 4004
current clock cycle = 4004
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6007
[MultiChannelMemorySystem] currentClockCycle = 4004
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4005
current clock cycle = 4005
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6008
[MultiChannelMemorySystem] currentClockCycle = 4005
current clock cycle = 4006
current clock cycle = 4006
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1002
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6009
[MultiChannelMemorySystem] currentClockCycle = 4006
current clock cycle = 4006
current clock cycle = 4006
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6010
[MultiChannelMemorySystem] currentClockCycle = 4006
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4006
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4007
current clock cycle = 4007
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6011
[MultiChannelMemorySystem] currentClockCycle = 4007
current clock cycle = 4008
current clock cycle = 4008
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6012
[MultiChannelMemorySystem] currentClockCycle = 4008
current clock cycle = 4008
current clock cycle = 4008
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1003
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6013
[MultiChannelMemorySystem] currentClockCycle = 4008
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4009
current clock cycle = 4009
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6014
[MultiChannelMemorySystem] currentClockCycle = 4009
current clock cycle = 4010
current clock cycle = 4010
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6015
[MultiChannelMemorySystem] currentClockCycle = 4010
current clock cycle = 4010
current clock cycle = 4010
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6016
[MultiChannelMemorySystem] currentClockCycle = 4010
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4010
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4011
current clock cycle = 4011
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1004
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6017
[MultiChannelMemorySystem] currentClockCycle = 4011
current clock cycle = 4012
current clock cycle = 4012
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6018
[MultiChannelMemorySystem] currentClockCycle = 4012
current clock cycle = 4012
current clock cycle = 4012
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6019
[MultiChannelMemorySystem] currentClockCycle = 4012
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4013
current clock cycle = 4013
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6020
[MultiChannelMemorySystem] currentClockCycle = 4013
current clock cycle = 4014
current clock cycle = 4014
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1005
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6021
[MultiChannelMemorySystem] currentClockCycle = 4014
current clock cycle = 4014
current clock cycle = 4014
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6022
[MultiChannelMemorySystem] currentClockCycle = 4014
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4014
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4015
current clock cycle = 4015
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6023
[MultiChannelMemorySystem] currentClockCycle = 4015
current clock cycle = 4016
current clock cycle = 4016
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6024
[MultiChannelMemorySystem] currentClockCycle = 4016
current clock cycle = 4016
current clock cycle = 4016
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1006
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6025
[MultiChannelMemorySystem] currentClockCycle = 4016
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4017
current clock cycle = 4017
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6026
[MultiChannelMemorySystem] currentClockCycle = 4017
current clock cycle = 4018
current clock cycle = 4018
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6027
[MultiChannelMemorySystem] currentClockCycle = 4018
current clock cycle = 4018
current clock cycle = 4018
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6028
[MultiChannelMemorySystem] currentClockCycle = 4018
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4018
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4019
current clock cycle = 4019
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1007
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6029
[MultiChannelMemorySystem] currentClockCycle = 4019
current clock cycle = 4020
current clock cycle = 4020
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6030
[MultiChannelMemorySystem] currentClockCycle = 4020
current clock cycle = 4020
current clock cycle = 4020
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6031
[MultiChannelMemorySystem] currentClockCycle = 4020
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4021
current clock cycle = 4021
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6032
[MultiChannelMemorySystem] currentClockCycle = 4021
current clock cycle = 4022
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1008
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6033
current clock cycle = 4022
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6034
current clock cycle = 4023
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6035
current clock cycle = 4024
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6036
current clock cycle = 4022
[MultiChannelMemorySystem] currentClockCycle = 4022
current clock cycle = 4022
[MultiChannelMemorySystem] currentClockCycle = 4022
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4022
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4023
[MultiChannelMemorySystem] currentClockCycle = 4023
current clock cycle = 4024
[MultiChannelMemorySystem] currentClockCycle = 4024
current clock cycle = 4024
current clock cycle = 4024
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1009
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6037
[MultiChannelMemorySystem] currentClockCycle = 4024
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4025
current clock cycle = 4025
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6038
[MultiChannelMemorySystem] currentClockCycle = 4025
current clock cycle = 4026
current clock cycle = 4026
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6039
[MultiChannelMemorySystem] currentClockCycle = 4026
current clock cycle = 4026
current clock cycle = 4026
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6040
[MultiChannelMemorySystem] currentClockCycle = 4026
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4026
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4027
current clock cycle = 4027
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6041
[MultiChannelMemorySystem] currentClockCycle = 4027
current clock cycle = 4028
current clock cycle = 4028
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6042
[MultiChannelMemorySystem] currentClockCycle = 4028
current clock cycle = 4028
current clock cycle = 4028
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6043
[MultiChannelMemorySystem] currentClockCycle = 4028
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4029
current clock cycle = 4029
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6044
[MultiChannelMemorySystem] currentClockCycle = 4029
current clock cycle = 4030
current clock cycle = 4030
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6045
[MultiChannelMemorySystem] currentClockCycle = 4030
current clock cycle = 4030
current clock cycle = 4030
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6046
[MultiChannelMemorySystem] currentClockCycle = 4030
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4030
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4030
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4031
current clock cycle = 4031
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6047
[MultiChannelMemorySystem] currentClockCycle = 4031
current clock cycle = 4032
current clock cycle = 4032
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6048
[MultiChannelMemorySystem] currentClockCycle = 4032
current clock cycle = 4032
current clock cycle = 4032
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6049
[MultiChannelMemorySystem] currentClockCycle = 4032
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4033
current clock cycle = 4033
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6050
[MultiChannelMemorySystem] currentClockCycle = 4033
current clock cycle = 4034
current clock cycle = 4034
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6051
[MultiChannelMemorySystem] currentClockCycle = 4034
current clock cycle = 4034
current clock cycle = 4034
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6052
[MultiChannelMemorySystem] currentClockCycle = 4034
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4034
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4034
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4035
current clock cycle = 4035
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6053
[MultiChannelMemorySystem] currentClockCycle = 4035
current clock cycle = 4036
current clock cycle = 4036
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6054
[MultiChannelMemorySystem] currentClockCycle = 4036
current clock cycle = 4036
current clock cycle = 4036
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6055
[MultiChannelMemorySystem] currentClockCycle = 4036
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4037
current clock cycle = 4037
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6056
[MultiChannelMemorySystem] currentClockCycle = 4037
current clock cycle = 4038
current clock cycle = 4038
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6057
[MultiChannelMemorySystem] currentClockCycle = 4038
current clock cycle = 4038
current clock cycle = 4038
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6058
[MultiChannelMemorySystem] currentClockCycle = 4038
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4038
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4038
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4039
current clock cycle = 4039
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6059
[MultiChannelMemorySystem] currentClockCycle = 4039
current clock cycle = 4040
current clock cycle = 4040
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6060
[MultiChannelMemorySystem] currentClockCycle = 4040
current clock cycle = 4040
current clock cycle = 4040
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x100f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6061
[MultiChannelMemorySystem] currentClockCycle = 4040
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4041
current clock cycle = 4041
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6062
[MultiChannelMemorySystem] currentClockCycle = 4041
current clock cycle = 4042
current clock cycle = 4042
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6063
[MultiChannelMemorySystem] currentClockCycle = 4042
current clock cycle = 4042
current clock cycle = 4042
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6064
[MultiChannelMemorySystem] currentClockCycle = 4042
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4042
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4042
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4043
current clock cycle = 4043
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1010
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6065
[MultiChannelMemorySystem] currentClockCycle = 4043
current clock cycle = 4044
current clock cycle = 4044
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6066
[MultiChannelMemorySystem] currentClockCycle = 4044
current clock cycle = 4044
current clock cycle = 4044
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6067
[MultiChannelMemorySystem] currentClockCycle = 4044
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4045
current clock cycle = 4045
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6068
[MultiChannelMemorySystem] currentClockCycle = 4045
current clock cycle = 4046
current clock cycle = 4046
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1011
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6069
[MultiChannelMemorySystem] currentClockCycle = 4046
current clock cycle = 4046
current clock cycle = 4046
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6070
[MultiChannelMemorySystem] currentClockCycle = 4046
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4046
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4046
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4047
current clock cycle = 4047
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6071
[MultiChannelMemorySystem] currentClockCycle = 4047
current clock cycle = 4048
current clock cycle = 4048
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6072
[MultiChannelMemorySystem] currentClockCycle = 4048
current clock cycle = 4048
current clock cycle = 4048
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1012
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6073
current clock cycle = 4049
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6074
current clock cycle = 4050
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6075
current clock cycle = 4050
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6076
current clock cycle = 4051
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1013
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
[MultiChannelMemorySystem] currentClockCycle = 4048
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4049
[MultiChannelMemorySystem] currentClockCycle = 4049
current clock cycle = 4050
[MultiChannelMemorySystem] currentClockCycle = 4050
current clock cycle = 4050
[MultiChannelMemorySystem] currentClockCycle = 4050
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4050
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4051
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6077
[MultiChannelMemorySystem] currentClockCycle = 4051
current clock cycle = 4052
current clock cycle = 4052
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6078
[MultiChannelMemorySystem] currentClockCycle = 4052
current clock cycle = 4052
current clock cycle = 4052
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6079
[MultiChannelMemorySystem] currentClockCycle = 4052
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4053
current clock cycle = 4053
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6080
[MultiChannelMemorySystem] currentClockCycle = 4053
current clock cycle = 4054
current clock cycle = 4054
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1014
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6081
[MultiChannelMemorySystem] currentClockCycle = 4054
current clock cycle = 4054
current clock cycle = 4054
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6082
[MultiChannelMemorySystem] currentClockCycle = 4054
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4054
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4055
current clock cycle = 4055
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6083
[MultiChannelMemorySystem] currentClockCycle = 4055
current clock cycle = 4056
current clock cycle = 4056
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6084
[MultiChannelMemorySystem] currentClockCycle = 4056
current clock cycle = 4056
current clock cycle = 4056
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1015
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6085
[MultiChannelMemorySystem] currentClockCycle = 4056
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4057
current clock cycle = 4057
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6086
[MultiChannelMemorySystem] currentClockCycle = 4057
current clock cycle = 4058
current clock cycle = 4058
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6087
[MultiChannelMemorySystem] currentClockCycle = 4058
current clock cycle = 4058
current clock cycle = 4058
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6088
[MultiChannelMemorySystem] currentClockCycle = 4058
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4058
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4059
current clock cycle = 4059
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1016
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6089
[MultiChannelMemorySystem] currentClockCycle = 4059
current clock cycle = 4060
current clock cycle = 4060
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6090
[MultiChannelMemorySystem] currentClockCycle = 4060
current clock cycle = 4060
current clock cycle = 4060
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6091
[MultiChannelMemorySystem] currentClockCycle = 4060
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4061
current clock cycle = 4061
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6092
[MultiChannelMemorySystem] currentClockCycle = 4061
current clock cycle = 4062
current clock cycle = 4062
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1017
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6093
[MultiChannelMemorySystem] currentClockCycle = 4062
current clock cycle = 4062
current clock cycle = 4062
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6094
[MultiChannelMemorySystem] currentClockCycle = 4062
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4062
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4063
current clock cycle = 4063
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6095
[MultiChannelMemorySystem] currentClockCycle = 4063
current clock cycle = 4064
current clock cycle = 4064
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6096
[MultiChannelMemorySystem] currentClockCycle = 4064
current clock cycle = 4064
current clock cycle = 4064
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1018
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6097
[MultiChannelMemorySystem] currentClockCycle = 4064
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4065
current clock cycle = 4065
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6098
[MultiChannelMemorySystem] currentClockCycle = 4065
current clock cycle = 4066
current clock cycle = 4066
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6099
[MultiChannelMemorySystem] currentClockCycle = 4066
current clock cycle = 4066
current clock cycle = 4066
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6100
[MultiChannelMemorySystem] currentClockCycle = 4066
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4066
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4067
current clock cycle = 4067
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1019
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6101
[MultiChannelMemorySystem] currentClockCycle = 4067
current clock cycle = 4068
current clock cycle = 4068
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6102
[MultiChannelMemorySystem] currentClockCycle = 4068
current clock cycle = 4068
current clock cycle = 4068
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6103
[MultiChannelMemorySystem] currentClockCycle = 4068
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4069
current clock cycle = 4069
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6104
[MultiChannelMemorySystem] currentClockCycle = 4069
current clock cycle = 4070
current clock cycle = 4070
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6105
[MultiChannelMemorySystem] currentClockCycle = 4070
current clock cycle = 4070
current clock cycle = 4070
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6106
[MultiChannelMemorySystem] currentClockCycle = 4070
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4070
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4071
current clock cycle = 4071
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6107
[MultiChannelMemorySystem] currentClockCycle = 4071
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4071
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4072
current clock cycle = 4072
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6108
[MultiChannelMemorySystem] currentClockCycle = 4072
current clock cycle = 4072
current clock cycle = 4072
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6109
[MultiChannelMemorySystem] currentClockCycle = 4072
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4073
current clock cycle = 4073
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6110
[MultiChannelMemorySystem] currentClockCycle = 4073
current clock cycle = 4074
current clock cycle = 4074
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6111
[MultiChannelMemorySystem] currentClockCycle = 4074
current clock cycle = 4074
current clock cycle = 4074
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6112
[MultiChannelMemorySystem] currentClockCycle = 4074
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4074
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4075
current clock cycle = 4075
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6113
[MultiChannelMemorySystem] currentClockCycle = 4075
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4075
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4076
current clock cycle = 4076
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6114
[MultiChannelMemorySystem] currentClockCycle = 4076
current clock cycle = 4076
current clock cycle = 4076
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6115
[MultiChannelMemorySystem] currentClockCycle = 4076
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4077
current clock cycle = 4077
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6116
[MultiChannelMemorySystem] currentClockCycle = 4077
current clock cycle = 4078
current clock cycle = 4078
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6117
[MultiChannelMemorySystem] currentClockCycle = 4078
current clock cycle = 4078
current clock cycle = 4078
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6118
[MultiChannelMemorySystem] currentClockCycle = 4078
current clock cycle = 4079
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6119
current clock cycle = 4080
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6120
current clock cycle = 4080
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6121
current clock cycle = 4081
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6122
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4078
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4079
[MultiChannelMemorySystem] currentClockCycle = 4079
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4079
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4080
[MultiChannelMemorySystem] currentClockCycle = 4080
current clock cycle = 4080
[MultiChannelMemorySystem] currentClockCycle = 4080
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4081
[MultiChannelMemorySystem] currentClockCycle = 4081
current clock cycle = 4082
current clock cycle = 4082
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6123
[MultiChannelMemorySystem] currentClockCycle = 4082
current clock cycle = 4082
current clock cycle = 4082
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6124
[MultiChannelMemorySystem] currentClockCycle = 4082
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4082
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4083
current clock cycle = 4083
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x101f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6125
[MultiChannelMemorySystem] currentClockCycle = 4083
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4083
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4084
current clock cycle = 4084
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6126
[MultiChannelMemorySystem] currentClockCycle = 4084
current clock cycle = 4084
current clock cycle = 4084
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6127
[MultiChannelMemorySystem] currentClockCycle = 4084
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4085
current clock cycle = 4085
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6128
[MultiChannelMemorySystem] currentClockCycle = 4085
current clock cycle = 4086
current clock cycle = 4086
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1020
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6129
[MultiChannelMemorySystem] currentClockCycle = 4086
current clock cycle = 4086
current clock cycle = 4086
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6130
[MultiChannelMemorySystem] currentClockCycle = 4086
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4086
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4087
current clock cycle = 4087
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6131
[MultiChannelMemorySystem] currentClockCycle = 4087
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4087
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4088
current clock cycle = 4088
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6132
[MultiChannelMemorySystem] currentClockCycle = 4088
current clock cycle = 4088
current clock cycle = 4088
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1021
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6133
[MultiChannelMemorySystem] currentClockCycle = 4088
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4089
current clock cycle = 4089
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6134
[MultiChannelMemorySystem] currentClockCycle = 4089
current clock cycle = 4090
current clock cycle = 4090
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6135
[MultiChannelMemorySystem] currentClockCycle = 4090
current clock cycle = 4090
current clock cycle = 4090
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6136
[MultiChannelMemorySystem] currentClockCycle = 4090
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4090
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4091
current clock cycle = 4091
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1022
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6137
[MultiChannelMemorySystem] currentClockCycle = 4091
current clock cycle = 4092
current clock cycle = 4092
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6138
[MultiChannelMemorySystem] currentClockCycle = 4092
current clock cycle = 4092
current clock cycle = 4092
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6139
[MultiChannelMemorySystem] currentClockCycle = 4092
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4093
current clock cycle = 4093
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6140
[MultiChannelMemorySystem] currentClockCycle = 4093
current clock cycle = 4094
current clock cycle = 4094
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1023
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6141
[MultiChannelMemorySystem] currentClockCycle = 4094
current clock cycle = 4094
current clock cycle = 4094
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6142
[MultiChannelMemorySystem] currentClockCycle = 4094
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4094
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4095
current clock cycle = 4095
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6143
[MultiChannelMemorySystem] currentClockCycle = 4095
current clock cycle = 4096
current clock cycle = 4096
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6144
[MultiChannelMemorySystem] currentClockCycle = 4096
current clock cycle = 4096
current clock cycle = 4096
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1024
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6145
[MultiChannelMemorySystem] currentClockCycle = 4096
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4097
current clock cycle = 4097
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6146
[MultiChannelMemorySystem] currentClockCycle = 4097
current clock cycle = 4098
current clock cycle = 4098
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6147
[MultiChannelMemorySystem] currentClockCycle = 4098
current clock cycle = 4098
current clock cycle = 4098
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6148
[MultiChannelMemorySystem] currentClockCycle = 4098
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4098
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4099
current clock cycle = 4099
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1025
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6149
[MultiChannelMemorySystem] currentClockCycle = 4099
current clock cycle = 4100
current clock cycle = 4100
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6150
[MultiChannelMemorySystem] currentClockCycle = 4100
current clock cycle = 4100
current clock cycle = 4100
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6151
[MultiChannelMemorySystem] currentClockCycle = 4100
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4101
current clock cycle = 4101
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6152
[MultiChannelMemorySystem] currentClockCycle = 4101
current clock cycle = 4102
current clock cycle = 4102
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1026
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6153
[MultiChannelMemorySystem] currentClockCycle = 4102
current clock cycle = 4102
current clock cycle = 4102
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6154
[MultiChannelMemorySystem] currentClockCycle = 4102
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4102
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4103
current clock cycle = 4103
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6155
[MultiChannelMemorySystem] currentClockCycle = 4103
current clock cycle = 4104
current clock cycle = 4104
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6156
[MultiChannelMemorySystem] currentClockCycle = 4104
current clock cycle = 4104
current clock cycle = 4104
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1027
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6157
[MultiChannelMemorySystem] currentClockCycle = 4104
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4105
current clock cycle = 4105
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6158
[MultiChannelMemorySystem] currentClockCycle = 4105
current clock cycle = 4106
current clock cycle = 4106
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6159
[MultiChannelMemorySystem] currentClockCycle = 4106
current clock cycle = 4106
current clock cycle = 4106
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6160
[MultiChannelMemorySystem] currentClockCycle = 4106
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4106
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4107
current clock cycle = 4107
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1028
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6161
[MultiChannelMemorySystem] currentClockCycle = 4107
current clock cycle = 4108
current clock cycle = 4108
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6162
[MultiChannelMemorySystem] currentClockCycle = 4108
current clock cycle = 4108
current clock cycle = 4108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6163
[MultiChannelMemorySystem] currentClockCycle = 4108
current clock cycle = 4109
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6164
current clock cycle = 4110
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1029
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6165
current clock cycle = 4110
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6166
current clock cycle = 4111
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6167
current clock cycle = 4112
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6168
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4109
[MultiChannelMemorySystem] currentClockCycle = 4109
current clock cycle = 4110
[MultiChannelMemorySystem] currentClockCycle = 4110
current clock cycle = 4110
[MultiChannelMemorySystem] currentClockCycle = 4110
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4110
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4111
[MultiChannelMemorySystem] currentClockCycle = 4111
current clock cycle = 4112
[MultiChannelMemorySystem] currentClockCycle = 4112
current clock cycle = 4112
current clock cycle = 4112
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6169
[MultiChannelMemorySystem] currentClockCycle = 4112
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4113
current clock cycle = 4113
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6170
[MultiChannelMemorySystem] currentClockCycle = 4113
current clock cycle = 4114
current clock cycle = 4114
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6171
[MultiChannelMemorySystem] currentClockCycle = 4114
current clock cycle = 4114
current clock cycle = 4114
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6172
[MultiChannelMemorySystem] currentClockCycle = 4114
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4114
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4115
current clock cycle = 4115
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6173
[MultiChannelMemorySystem] currentClockCycle = 4115
current clock cycle = 4116
current clock cycle = 4116
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6174
[MultiChannelMemorySystem] currentClockCycle = 4116
current clock cycle = 4116
current clock cycle = 4116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6175
[MultiChannelMemorySystem] currentClockCycle = 4116
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4117
current clock cycle = 4117
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6176
[MultiChannelMemorySystem] currentClockCycle = 4117
current clock cycle = 4118
current clock cycle = 4118
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6177
[MultiChannelMemorySystem] currentClockCycle = 4118
current clock cycle = 4118
current clock cycle = 4118
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6178
[MultiChannelMemorySystem] currentClockCycle = 4118
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4118
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4119
current clock cycle = 4119
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6179
[MultiChannelMemorySystem] currentClockCycle = 4119
current clock cycle = 4120
current clock cycle = 4120
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6180
[MultiChannelMemorySystem] currentClockCycle = 4120
current clock cycle = 4120
current clock cycle = 4120
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6181
[MultiChannelMemorySystem] currentClockCycle = 4120
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4121
current clock cycle = 4121
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6182
[MultiChannelMemorySystem] currentClockCycle = 4121
current clock cycle = 4122
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6183
current clock cycle = 4122
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6184
current clock cycle = 4123
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6185
current clock cycle = 4124
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6186
current clock cycle = 4122
[MultiChannelMemorySystem] currentClockCycle = 4122
current clock cycle = 4122
[MultiChannelMemorySystem] currentClockCycle = 4122
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4122
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4123
[MultiChannelMemorySystem] currentClockCycle = 4123
current clock cycle = 4124
[MultiChannelMemorySystem] currentClockCycle = 4124
current clock cycle = 4124
current clock cycle = 4124
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6187
[MultiChannelMemorySystem] currentClockCycle = 4124
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4125
current clock cycle = 4125
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6188
[MultiChannelMemorySystem] currentClockCycle = 4125
current clock cycle = 4126
current clock cycle = 4126
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x102f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6189
[MultiChannelMemorySystem] currentClockCycle = 4126
current clock cycle = 4126
current clock cycle = 4126
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6190
[MultiChannelMemorySystem] currentClockCycle = 4126
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4126
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4127
current clock cycle = 4127
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6191
[MultiChannelMemorySystem] currentClockCycle = 4127
current clock cycle = 4128
current clock cycle = 4128
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6192
[MultiChannelMemorySystem] currentClockCycle = 4128
current clock cycle = 4128
current clock cycle = 4128
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1030
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6193
[MultiChannelMemorySystem] currentClockCycle = 4128
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4129
current clock cycle = 4129
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6194
[MultiChannelMemorySystem] currentClockCycle = 4129
current clock cycle = 4130
current clock cycle = 4130
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6195
[MultiChannelMemorySystem] currentClockCycle = 4130
current clock cycle = 4130
current clock cycle = 4130
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6196
[MultiChannelMemorySystem] currentClockCycle = 4130
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4130
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4131
current clock cycle = 4131
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1031
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6197
[MultiChannelMemorySystem] currentClockCycle = 4131
current clock cycle = 4132
current clock cycle = 4132
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6198
[MultiChannelMemorySystem] currentClockCycle = 4132
current clock cycle = 4132
current clock cycle = 4132
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6199
[MultiChannelMemorySystem] currentClockCycle = 4132
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4133
current clock cycle = 4133
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6200
[MultiChannelMemorySystem] currentClockCycle = 4133
current clock cycle = 4134
current clock cycle = 4134
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1032
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6201
[MultiChannelMemorySystem] currentClockCycle = 4134
current clock cycle = 4134
current clock cycle = 4134
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6202
[MultiChannelMemorySystem] currentClockCycle = 4134
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4134
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4135
current clock cycle = 4135
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6203
[MultiChannelMemorySystem] currentClockCycle = 4135
current clock cycle = 4136
current clock cycle = 4136
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6204
[MultiChannelMemorySystem] currentClockCycle = 4136
current clock cycle = 4136
current clock cycle = 4136
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1033
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6205
[MultiChannelMemorySystem] currentClockCycle = 4136
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4137
current clock cycle = 4137
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6206
[MultiChannelMemorySystem] currentClockCycle = 4137
current clock cycle = 4138
current clock cycle = 4138
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6207
[MultiChannelMemorySystem] currentClockCycle = 4138
current clock cycle = 4138
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6208
current clock cycle = 4139
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1034
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6209
current clock cycle = 4140
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6210
current clock cycle = 4140
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6211
current clock cycle = 4138
[MultiChannelMemorySystem] currentClockCycle = 4138
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4138
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4139
[MultiChannelMemorySystem] currentClockCycle = 4139
current clock cycle = 4140
[MultiChannelMemorySystem] currentClockCycle = 4140
current clock cycle = 4140
[MultiChannelMemorySystem] currentClockCycle = 4140
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4141
current clock cycle = 4141
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6212
[MultiChannelMemorySystem] currentClockCycle = 4141
current clock cycle = 4142
current clock cycle = 4142
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1035
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6213
[MultiChannelMemorySystem] currentClockCycle = 4142
current clock cycle = 4142
current clock cycle = 4142
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6214
[MultiChannelMemorySystem] currentClockCycle = 4142
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4142
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4143
current clock cycle = 4143
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6215
[MultiChannelMemorySystem] currentClockCycle = 4143
current clock cycle = 4144
current clock cycle = 4144
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6216
[MultiChannelMemorySystem] currentClockCycle = 4144
current clock cycle = 4144
current clock cycle = 4144
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1036
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6217
[MultiChannelMemorySystem] currentClockCycle = 4144
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4145
current clock cycle = 4145
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6218
[MultiChannelMemorySystem] currentClockCycle = 4145
current clock cycle = 4146
current clock cycle = 4146
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6219
[MultiChannelMemorySystem] currentClockCycle = 4146
current clock cycle = 4146
current clock cycle = 4146
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6220
[MultiChannelMemorySystem] currentClockCycle = 4146
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4146
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4147
current clock cycle = 4147
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1037
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6221
[MultiChannelMemorySystem] currentClockCycle = 4147
current clock cycle = 4148
current clock cycle = 4148
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6222
[MultiChannelMemorySystem] currentClockCycle = 4148
current clock cycle = 4148
current clock cycle = 4148
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6223
[MultiChannelMemorySystem] currentClockCycle = 4148
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4149
current clock cycle = 4149
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6224
[MultiChannelMemorySystem] currentClockCycle = 4149
current clock cycle = 4150
current clock cycle = 4150
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1038
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6225
[MultiChannelMemorySystem] currentClockCycle = 4150
current clock cycle = 4150
current clock cycle = 4150
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6226
[MultiChannelMemorySystem] currentClockCycle = 4150
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4150
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4151
current clock cycle = 4151
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6227
[MultiChannelMemorySystem] currentClockCycle = 4151
current clock cycle = 4152
current clock cycle = 4152
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6228
[MultiChannelMemorySystem] currentClockCycle = 4152
current clock cycle = 4152
current clock cycle = 4152
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1039
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6229
[MultiChannelMemorySystem] currentClockCycle = 4152
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4153
current clock cycle = 4153
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6230
[MultiChannelMemorySystem] currentClockCycle = 4153
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4153
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4154
current clock cycle = 4154
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6231
[MultiChannelMemorySystem] currentClockCycle = 4154
current clock cycle = 4154
current clock cycle = 4154
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6232
[MultiChannelMemorySystem] currentClockCycle = 4154
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4154
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4155
current clock cycle = 4155
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6233
[MultiChannelMemorySystem] currentClockCycle = 4155
current clock cycle = 4156
current clock cycle = 4156
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6234
[MultiChannelMemorySystem] currentClockCycle = 4156
current clock cycle = 4156
current clock cycle = 4156
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6235
[MultiChannelMemorySystem] currentClockCycle = 4156
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4157
current clock cycle = 4157
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6236
[MultiChannelMemorySystem] currentClockCycle = 4157
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4157
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4158
current clock cycle = 4158
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6237
[MultiChannelMemorySystem] currentClockCycle = 4158
current clock cycle = 4158
current clock cycle = 4158
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6238
[MultiChannelMemorySystem] currentClockCycle = 4158
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4158
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4159
current clock cycle = 4159
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6239
[MultiChannelMemorySystem] currentClockCycle = 4159
current clock cycle = 4160
current clock cycle = 4160
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6240
[MultiChannelMemorySystem] currentClockCycle = 4160
current clock cycle = 4160
current clock cycle = 4160
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6241
[MultiChannelMemorySystem] currentClockCycle = 4160
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4161
current clock cycle = 4161
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6242
[MultiChannelMemorySystem] currentClockCycle = 4161
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4161
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4162
current clock cycle = 4162
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6243
[MultiChannelMemorySystem] currentClockCycle = 4162
current clock cycle = 4162
current clock cycle = 4162
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6244
[MultiChannelMemorySystem] currentClockCycle = 4162
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4162
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4163
current clock cycle = 4163
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6245
[MultiChannelMemorySystem] currentClockCycle = 4163
current clock cycle = 4164
current clock cycle = 4164
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6246
[MultiChannelMemorySystem] currentClockCycle = 4164
current clock cycle = 4164
current clock cycle = 4164
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6247
[MultiChannelMemorySystem] currentClockCycle = 4164
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4165
current clock cycle = 4165
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6248
[MultiChannelMemorySystem] currentClockCycle = 4165
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4165
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4166
current clock cycle = 4166
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6249
[MultiChannelMemorySystem] currentClockCycle = 4166
current clock cycle = 4166
current clock cycle = 4166
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6250
[MultiChannelMemorySystem] currentClockCycle = 4166
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4166
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4167
current clock cycle = 4167
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6251
[MultiChannelMemorySystem] currentClockCycle = 4167
current clock cycle = 4168
current clock cycle = 4168
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6252
[MultiChannelMemorySystem] currentClockCycle = 4168
current clock cycle = 4168
current clock cycle = 4168
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x103f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6253
[MultiChannelMemorySystem] currentClockCycle = 4168
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4169
current clock cycle = 4169
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6254
[MultiChannelMemorySystem] currentClockCycle = 4169
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4169
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4170
current clock cycle = 4170
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6255
[MultiChannelMemorySystem] currentClockCycle = 4170
current clock cycle = 4170
current clock cycle = 4170
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6256
[MultiChannelMemorySystem] currentClockCycle = 4170
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4170
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4171
current clock cycle = 4171
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1040
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6257
[MultiChannelMemorySystem] currentClockCycle = 4171
current clock cycle = 4172
current clock cycle = 4172
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6258
[MultiChannelMemorySystem] currentClockCycle = 4172
current clock cycle = 4172
current clock cycle = 4172
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6259
[MultiChannelMemorySystem] currentClockCycle = 4172
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4173
current clock cycle = 4173
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6260
[MultiChannelMemorySystem] currentClockCycle = 4173
current clock cycle = 4174
current clock cycle = 4174
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1041
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6261
[MultiChannelMemorySystem] currentClockCycle = 4174
current clock cycle = 4174
current clock cycle = 4174
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6262
[MultiChannelMemorySystem] currentClockCycle = 4174
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4174
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4175
current clock cycle = 4175
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6263
[MultiChannelMemorySystem] currentClockCycle = 4175
current clock cycle = 4176
current clock cycle = 4176
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6264
[MultiChannelMemorySystem] currentClockCycle = 4176
current clock cycle = 4176
current clock cycle = 4176
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1042
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6265
[MultiChannelMemorySystem] currentClockCycle = 4176
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4177
current clock cycle = 4177
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6266
[MultiChannelMemorySystem] currentClockCycle = 4177
current clock cycle = 4178
current clock cycle = 4178
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6267
[MultiChannelMemorySystem] currentClockCycle = 4178
current clock cycle = 4178
current clock cycle = 4178
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6268
[MultiChannelMemorySystem] currentClockCycle = 4178
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4178
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4179
current clock cycle = 4179
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1043
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6269
[MultiChannelMemorySystem] currentClockCycle = 4179
current clock cycle = 4180
current clock cycle = 4180
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6270
[MultiChannelMemorySystem] currentClockCycle = 4180
current clock cycle = 4180
current clock cycle = 4180
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6271
current clock cycle = 4181
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6272
current clock cycle = 4182
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1044
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6273
current clock cycle = 4182
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6274
current clock cycle = 4183
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6275
[MultiChannelMemorySystem] currentClockCycle = 4180
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4181
[MultiChannelMemorySystem] currentClockCycle = 4181
current clock cycle = 4182
[MultiChannelMemorySystem] currentClockCycle = 4182
current clock cycle = 4182
[MultiChannelMemorySystem] currentClockCycle = 4182
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4182
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4183
[MultiChannelMemorySystem] currentClockCycle = 4183
current clock cycle = 4184
current clock cycle = 4184
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6276
[MultiChannelMemorySystem] currentClockCycle = 4184
current clock cycle = 4184
current clock cycle = 4184
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1045
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6277
[MultiChannelMemorySystem] currentClockCycle = 4184
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4185
current clock cycle = 4185
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6278
[MultiChannelMemorySystem] currentClockCycle = 4185
current clock cycle = 4186
current clock cycle = 4186
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6279
[MultiChannelMemorySystem] currentClockCycle = 4186
current clock cycle = 4186
current clock cycle = 4186
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6280
[MultiChannelMemorySystem] currentClockCycle = 4186
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4186
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4187
current clock cycle = 4187
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1046
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6281
[MultiChannelMemorySystem] currentClockCycle = 4187
current clock cycle = 4188
current clock cycle = 4188
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6282
[MultiChannelMemorySystem] currentClockCycle = 4188
current clock cycle = 4188
current clock cycle = 4188
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6283
[MultiChannelMemorySystem] currentClockCycle = 4188
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4189
current clock cycle = 4189
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6284
[MultiChannelMemorySystem] currentClockCycle = 4189
current clock cycle = 4190
current clock cycle = 4190
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1047
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6285
[MultiChannelMemorySystem] currentClockCycle = 4190
current clock cycle = 4190
current clock cycle = 4190
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6286
[MultiChannelMemorySystem] currentClockCycle = 4190
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4190
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4191
current clock cycle = 4191
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6287
[MultiChannelMemorySystem] currentClockCycle = 4191
current clock cycle = 4192
current clock cycle = 4192
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6288
[MultiChannelMemorySystem] currentClockCycle = 4192
current clock cycle = 4192
current clock cycle = 4192
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1048
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6289
[MultiChannelMemorySystem] currentClockCycle = 4192
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4193
current clock cycle = 4193
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6290
[MultiChannelMemorySystem] currentClockCycle = 4193
current clock cycle = 4194
current clock cycle = 4194
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6291
[MultiChannelMemorySystem] currentClockCycle = 4194
current clock cycle = 4194
current clock cycle = 4194
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6292
[MultiChannelMemorySystem] currentClockCycle = 4194
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4194
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4194
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4195
current clock cycle = 4195
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1049
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6293
[MultiChannelMemorySystem] currentClockCycle = 4195
current clock cycle = 4196
current clock cycle = 4196
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6294
[MultiChannelMemorySystem] currentClockCycle = 4196
current clock cycle = 4196
current clock cycle = 4196
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6295
[MultiChannelMemorySystem] currentClockCycle = 4196
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4196
starting getting tags 
current clock cycle = 4197
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4197
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6296
[MultiChannelMemorySystem] currentClockCycle = 4197
current clock cycle = 4198
current clock cycle = 4198
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6297
[MultiChannelMemorySystem] currentClockCycle = 4198
current clock cycle = 4198
current clock cycle = 4198
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6298
[MultiChannelMemorySystem] currentClockCycle = 4198
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4198
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4198
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4199
current clock cycle = 4199
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6299
[MultiChannelMemorySystem] currentClockCycle = 4199
current clock cycle = 4200
current clock cycle = 4200
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6300
[MultiChannelMemorySystem] currentClockCycle = 4200
current clock cycle = 4200
current clock cycle = 4200
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6301
[MultiChannelMemorySystem] currentClockCycle = 4200
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4201
current clock cycle = 4201
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6302
[MultiChannelMemorySystem] currentClockCycle = 4201
current clock cycle = 4202
current clock cycle = 4202
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6303
[MultiChannelMemorySystem] currentClockCycle = 4202
current clock cycle = 4202
current clock cycle = 4202
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6304
[MultiChannelMemorySystem] currentClockCycle = 4202
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4202
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4202
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4203
current clock cycle = 4203
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6305
[MultiChannelMemorySystem] currentClockCycle = 4203
current clock cycle = 4204
current clock cycle = 4204
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6306
[MultiChannelMemorySystem] currentClockCycle = 4204
current clock cycle = 4204
current clock cycle = 4204
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6307
[MultiChannelMemorySystem] currentClockCycle = 4204
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4205
current clock cycle = 4205
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6308
[MultiChannelMemorySystem] currentClockCycle = 4205
current clock cycle = 4206
current clock cycle = 4206
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6309
[MultiChannelMemorySystem] currentClockCycle = 4206
current clock cycle = 4206
current clock cycle = 4206
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6310
[MultiChannelMemorySystem] currentClockCycle = 4206
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4206
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4206
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4207
current clock cycle = 4207
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6311
[MultiChannelMemorySystem] currentClockCycle = 4207
current clock cycle = 4208
current clock cycle = 4208
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6312
[MultiChannelMemorySystem] currentClockCycle = 4208
current clock cycle = 4208
current clock cycle = 4208
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6313
[MultiChannelMemorySystem] currentClockCycle = 4208
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4209
current clock cycle = 4209
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6314
[MultiChannelMemorySystem] currentClockCycle = 4209
current clock cycle = 4210
current clock cycle = 4210
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6315
[MultiChannelMemorySystem] currentClockCycle = 4210
current clock cycle = 4210
current clock cycle = 4210
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6316
[MultiChannelMemorySystem] currentClockCycle = 4210
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4210
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4210
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4211
current clock cycle = 4211
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x104f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6317
[MultiChannelMemorySystem] currentClockCycle = 4211
current clock cycle = 4212
current clock cycle = 4212
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6318
[MultiChannelMemorySystem] currentClockCycle = 4212
current clock cycle = 4212
current clock cycle = 4212
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6319
[MultiChannelMemorySystem] currentClockCycle = 4212
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4213
current clock cycle = 4213
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6320
[MultiChannelMemorySystem] currentClockCycle = 4213
current clock cycle = 4214
current clock cycle = 4214
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1050
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6321
[MultiChannelMemorySystem] currentClockCycle = 4214
current clock cycle = 4214
current clock cycle = 4214
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6322
[MultiChannelMemorySystem] currentClockCycle = 4214
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4214
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4215
current clock cycle = 4215
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6323
[MultiChannelMemorySystem] currentClockCycle = 4215
current clock cycle = 4216
current clock cycle = 4216
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6324
[MultiChannelMemorySystem] currentClockCycle = 4216
current clock cycle = 4216
current clock cycle = 4216
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1051
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6325
[MultiChannelMemorySystem] currentClockCycle = 4216
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4217
current clock cycle = 4217
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6326
[MultiChannelMemorySystem] currentClockCycle = 4217
current clock cycle = 4218
current clock cycle = 4218
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6327
[MultiChannelMemorySystem] currentClockCycle = 4218
current clock cycle = 4218
current clock cycle = 4218
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6328
[MultiChannelMemorySystem] currentClockCycle = 4218
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4218
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4219
current clock cycle = 4219
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1052
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6329
[MultiChannelMemorySystem] currentClockCycle = 4219
current clock cycle = 4220
current clock cycle = 4220
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6330
[MultiChannelMemorySystem] currentClockCycle = 4220
current clock cycle = 4220
current clock cycle = 4220
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6331
[MultiChannelMemorySystem] currentClockCycle = 4220
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4221
current clock cycle = 4221
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6332
[MultiChannelMemorySystem] currentClockCycle = 4221
current clock cycle = 4222
current clock cycle = 4222
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1053
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6333
[MultiChannelMemorySystem] currentClockCycle = 4222
current clock cycle = 4222
current clock cycle = 4222
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6334
[MultiChannelMemorySystem] currentClockCycle = 4222
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4222
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4223
current clock cycle = 4223
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6335
[MultiChannelMemorySystem] currentClockCycle = 4223
current clock cycle = 4224
current clock cycle = 4224
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6336
[MultiChannelMemorySystem] currentClockCycle = 4224
current clock cycle = 4224
current clock cycle = 4224
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1054
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6337
[MultiChannelMemorySystem] currentClockCycle = 4224
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4225
current clock cycle = 4225
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6338
[MultiChannelMemorySystem] currentClockCycle = 4225
current clock cycle = 4226
current clock cycle = 4226
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6339
[MultiChannelMemorySystem] currentClockCycle = 4226
current clock cycle = 4226
current clock cycle = 4226
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6340
[MultiChannelMemorySystem] currentClockCycle = 4226
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4226
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4227
current clock cycle = 4227
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1055
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6341
[MultiChannelMemorySystem] currentClockCycle = 4227
current clock cycle = 4228
current clock cycle = 4228
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6342
[MultiChannelMemorySystem] currentClockCycle = 4228
current clock cycle = 4228
current clock cycle = 4228
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6343
[MultiChannelMemorySystem] currentClockCycle = 4228
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4229
current clock cycle = 4229
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6344
[MultiChannelMemorySystem] currentClockCycle = 4229
current clock cycle = 4230
current clock cycle = 4230
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1056
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6345
[MultiChannelMemorySystem] currentClockCycle = 4230
current clock cycle = 4230
current clock cycle = 4230
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6346
[MultiChannelMemorySystem] currentClockCycle = 4230
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4230
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4231
current clock cycle = 4231
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6347
[MultiChannelMemorySystem] currentClockCycle = 4231
current clock cycle = 4232
current clock cycle = 4232
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6348
[MultiChannelMemorySystem] currentClockCycle = 4232
current clock cycle = 4232
current clock cycle = 4232
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1057
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6349
[MultiChannelMemorySystem] currentClockCycle = 4232
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4233
current clock cycle = 4233
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6350
[MultiChannelMemorySystem] currentClockCycle = 4233
current clock cycle = 4234
current clock cycle = 4234
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6351
[MultiChannelMemorySystem] currentClockCycle = 4234
current clock cycle = 4234
current clock cycle = 4234
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6352
[MultiChannelMemorySystem] currentClockCycle = 4234
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4234
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4235
current clock cycle = 4235
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1058
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6353
[MultiChannelMemorySystem] currentClockCycle = 4235
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4235
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4236
current clock cycle = 4236
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6354
[MultiChannelMemorySystem] currentClockCycle = 4236
current clock cycle = 4236
current clock cycle = 4236
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6355
[MultiChannelMemorySystem] currentClockCycle = 4236
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4237
current clock cycle = 4237
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6356
[MultiChannelMemorySystem] currentClockCycle = 4237
current clock cycle = 4238
current clock cycle = 4238
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1059
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6357
[MultiChannelMemorySystem] currentClockCycle = 4238
current clock cycle = 4238
current clock cycle = 4238
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6358
[MultiChannelMemorySystem] currentClockCycle = 4238
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4239
current clock cycle = 4239
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6359
[MultiChannelMemorySystem] currentClockCycle = 4239
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4239
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4240
current clock cycle = 4240
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6360
[MultiChannelMemorySystem] currentClockCycle = 4240
current clock cycle = 4240
current clock cycle = 4240
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6361
[MultiChannelMemorySystem] currentClockCycle = 4240
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4241
current clock cycle = 4241
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6362
[MultiChannelMemorySystem] currentClockCycle = 4241
current clock cycle = 4242
current clock cycle = 4242
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6363
[MultiChannelMemorySystem] currentClockCycle = 4242
current clock cycle = 4242
current clock cycle = 4242
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6364
[MultiChannelMemorySystem] currentClockCycle = 4242
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4243
current clock cycle = 4243
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6365
[MultiChannelMemorySystem] currentClockCycle = 4243
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4243
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4244
current clock cycle = 4244
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6366
[MultiChannelMemorySystem] currentClockCycle = 4244
current clock cycle = 4244
current clock cycle = 4244
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6367
[MultiChannelMemorySystem] currentClockCycle = 4244
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4245
current clock cycle = 4245
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6368
[MultiChannelMemorySystem] currentClockCycle = 4245
current clock cycle = 4246
current clock cycle = 4246
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6369
[MultiChannelMemorySystem] currentClockCycle = 4246
current clock cycle = 4246
current clock cycle = 4246
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6370
[MultiChannelMemorySystem] currentClockCycle = 4246
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4246
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4247
current clock cycle = 4247
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6371
[MultiChannelMemorySystem] currentClockCycle = 4247
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4247
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4248
current clock cycle = 4248
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6372
[MultiChannelMemorySystem] currentClockCycle = 4248
current clock cycle = 4248
current clock cycle = 4248
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6373
[MultiChannelMemorySystem] currentClockCycle = 4248
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4249
current clock cycle = 4249
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6374
[MultiChannelMemorySystem] currentClockCycle = 4249
current clock cycle = 4250
current clock cycle = 4250
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6375
[MultiChannelMemorySystem] currentClockCycle = 4250
current clock cycle = 4250
current clock cycle = 4250
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6376
[MultiChannelMemorySystem] currentClockCycle = 4250
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4250
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4251
current clock cycle = 4251
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6377
[MultiChannelMemorySystem] currentClockCycle = 4251
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4251
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4252
current clock cycle = 4252
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6378
[MultiChannelMemorySystem] currentClockCycle = 4252
current clock cycle = 4252
current clock cycle = 4252
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6379
[MultiChannelMemorySystem] currentClockCycle = 4252
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4253
current clock cycle = 4253
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6380
[MultiChannelMemorySystem] currentClockCycle = 4253
current clock cycle = 4254
current clock cycle = 4254
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x105f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6381
[MultiChannelMemorySystem] currentClockCycle = 4254
current clock cycle = 4254
current clock cycle = 4254
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6382
[MultiChannelMemorySystem] currentClockCycle = 4254
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4254
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4255
current clock cycle = 4255
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6383
[MultiChannelMemorySystem] currentClockCycle = 4255
current clock cycle = 4256
current clock cycle = 4256
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6384
[MultiChannelMemorySystem] currentClockCycle = 4256
current clock cycle = 4256
current clock cycle = 4256
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1060
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6385
[MultiChannelMemorySystem] currentClockCycle = 4256
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4257
current clock cycle = 4257
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6386
[MultiChannelMemorySystem] currentClockCycle = 4257
current clock cycle = 4258
current clock cycle = 4258
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6387
[MultiChannelMemorySystem] currentClockCycle = 4258
current clock cycle = 4258
current clock cycle = 4258
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6388
[MultiChannelMemorySystem] currentClockCycle = 4258
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4258
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4259
current clock cycle = 4259
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1061
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6389
[MultiChannelMemorySystem] currentClockCycle = 4259
current clock cycle = 4260
current clock cycle = 4260
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6390
[MultiChannelMemorySystem] currentClockCycle = 4260
current clock cycle = 4260
current clock cycle = 4260
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6391
[MultiChannelMemorySystem] currentClockCycle = 4260
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4261
current clock cycle = 4261
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6392
[MultiChannelMemorySystem] currentClockCycle = 4261
current clock cycle = 4262
current clock cycle = 4262
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1062
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6393
[MultiChannelMemorySystem] currentClockCycle = 4262
current clock cycle = 4262
current clock cycle = 4262
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6394
[MultiChannelMemorySystem] currentClockCycle = 4262
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4262
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4263
current clock cycle = 4263
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6395
[MultiChannelMemorySystem] currentClockCycle = 4263
current clock cycle = 4264
current clock cycle = 4264
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6396
[MultiChannelMemorySystem] currentClockCycle = 4264
current clock cycle = 4264
current clock cycle = 4264
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1063
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6397
[MultiChannelMemorySystem] currentClockCycle = 4264
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4265
current clock cycle = 4265
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6398
[MultiChannelMemorySystem] currentClockCycle = 4265
current clock cycle = 4266
current clock cycle = 4266
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6399
[MultiChannelMemorySystem] currentClockCycle = 4266
current clock cycle = 4266
current clock cycle = 4266
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6400
[MultiChannelMemorySystem] currentClockCycle = 4266
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4266
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4267
current clock cycle = 4267
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1064
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6401
[MultiChannelMemorySystem] currentClockCycle = 4267
current clock cycle = 4268
current clock cycle = 4268
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6402
[MultiChannelMemorySystem] currentClockCycle = 4268
current clock cycle = 4268
current clock cycle = 4268
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6403
[MultiChannelMemorySystem] currentClockCycle = 4268
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4269
current clock cycle = 4269
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6404
[MultiChannelMemorySystem] currentClockCycle = 4269
current clock cycle = 4270
current clock cycle = 4270
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1065
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6405
[MultiChannelMemorySystem] currentClockCycle = 4270
current clock cycle = 4270
current clock cycle = 4270
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6406
[MultiChannelMemorySystem] currentClockCycle = 4270
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4270
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4271
current clock cycle = 4271
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6407
[MultiChannelMemorySystem] currentClockCycle = 4271
current clock cycle = 4272
current clock cycle = 4272
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6408
[MultiChannelMemorySystem] currentClockCycle = 4272
current clock cycle = 4272
current clock cycle = 4272
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1066
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6409
[MultiChannelMemorySystem] currentClockCycle = 4272
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4273
current clock cycle = 4273
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6410
[MultiChannelMemorySystem] currentClockCycle = 4273
current clock cycle = 4274
current clock cycle = 4274
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6411
[MultiChannelMemorySystem] currentClockCycle = 4274
current clock cycle = 4274
current clock cycle = 4274
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6412
[MultiChannelMemorySystem] currentClockCycle = 4274
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4274
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4275
current clock cycle = 4275
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1067
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6413
[MultiChannelMemorySystem] currentClockCycle = 4275
current clock cycle = 4276
current clock cycle = 4276
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6414
[MultiChannelMemorySystem] currentClockCycle = 4276
current clock cycle = 4276
current clock cycle = 4276
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6415
[MultiChannelMemorySystem] currentClockCycle = 4276
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4277
current clock cycle = 4277
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6416
[MultiChannelMemorySystem] currentClockCycle = 4277
current clock cycle = 4278
current clock cycle = 4278
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1068
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6417
[MultiChannelMemorySystem] currentClockCycle = 4278
current clock cycle = 4278
current clock cycle = 4278
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6418
[MultiChannelMemorySystem] currentClockCycle = 4278
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4278
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4279
current clock cycle = 4279
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6419
[MultiChannelMemorySystem] currentClockCycle = 4279
current clock cycle = 4280
current clock cycle = 4280
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6420
[MultiChannelMemorySystem] currentClockCycle = 4280
current clock cycle = 4280
current clock cycle = 4280
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1069
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6421
[MultiChannelMemorySystem] currentClockCycle = 4280
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4280
current clock cycle = 4281
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4281
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6422
[MultiChannelMemorySystem] currentClockCycle = 4281
current clock cycle = 4282
current clock cycle = 4282
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6423
[MultiChannelMemorySystem] currentClockCycle = 4282
current clock cycle = 4282
current clock cycle = 4282
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6424
[MultiChannelMemorySystem] currentClockCycle = 4282
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4282
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4283
current clock cycle = 4283
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6425
[MultiChannelMemorySystem] currentClockCycle = 4283
current clock cycle = 4284
current clock cycle = 4284
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6426
[MultiChannelMemorySystem] currentClockCycle = 4284
current clock cycle = 4284
current clock cycle = 4284
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6427
[MultiChannelMemorySystem] currentClockCycle = 4284
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4285
current clock cycle = 4285
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6428
[MultiChannelMemorySystem] currentClockCycle = 4285
current clock cycle = 4286
current clock cycle = 4286
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6429
[MultiChannelMemorySystem] currentClockCycle = 4286
current clock cycle = 4286
current clock cycle = 4286
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6430
[MultiChannelMemorySystem] currentClockCycle = 4286
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4286
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4287
current clock cycle = 4287
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6431
[MultiChannelMemorySystem] currentClockCycle = 4287
current clock cycle = 4288
current clock cycle = 4288
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6432
[MultiChannelMemorySystem] currentClockCycle = 4288
current clock cycle = 4288
current clock cycle = 4288
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6433
[MultiChannelMemorySystem] currentClockCycle = 4288
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4289
current clock cycle = 4289
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6434
[MultiChannelMemorySystem] currentClockCycle = 4289
current clock cycle = 4290
current clock cycle = 4290
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6435
[MultiChannelMemorySystem] currentClockCycle = 4290
current clock cycle = 4290
current clock cycle = 4290
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6436
[MultiChannelMemorySystem] currentClockCycle = 4290
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4290
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4291
current clock cycle = 4291
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6437
[MultiChannelMemorySystem] currentClockCycle = 4291
current clock cycle = 4292
current clock cycle = 4292
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6438
[MultiChannelMemorySystem] currentClockCycle = 4292
current clock cycle = 4292
current clock cycle = 4292
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6439
[MultiChannelMemorySystem] currentClockCycle = 4292
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4293
current clock cycle = 4293
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6440
[MultiChannelMemorySystem] currentClockCycle = 4293
current clock cycle = 4294
current clock cycle = 4294
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6441
[MultiChannelMemorySystem] currentClockCycle = 4294
current clock cycle = 4294
current clock cycle = 4294
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6442
[MultiChannelMemorySystem] currentClockCycle = 4294
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4294
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4295
current clock cycle = 4295
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6443
[MultiChannelMemorySystem] currentClockCycle = 4295
current clock cycle = 4296
current clock cycle = 4296
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6444
[MultiChannelMemorySystem] currentClockCycle = 4296
current clock cycle = 4296
current clock cycle = 4296
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x106f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6445
[MultiChannelMemorySystem] currentClockCycle = 4296
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4297
current clock cycle = 4297
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6446
[MultiChannelMemorySystem] currentClockCycle = 4297
current clock cycle = 4298
current clock cycle = 4298
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6447
[MultiChannelMemorySystem] currentClockCycle = 4298
current clock cycle = 4298
current clock cycle = 4298
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6448
[MultiChannelMemorySystem] currentClockCycle = 4298
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4298
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4299
current clock cycle = 4299
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1070
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6449
[MultiChannelMemorySystem] currentClockCycle = 4299
current clock cycle = 4300
current clock cycle = 4300
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6450
[MultiChannelMemorySystem] currentClockCycle = 4300
current clock cycle = 4300
current clock cycle = 4300
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6451
[MultiChannelMemorySystem] currentClockCycle = 4300
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4301
current clock cycle = 4301
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6452
[MultiChannelMemorySystem] currentClockCycle = 4301
current clock cycle = 4302
current clock cycle = 4302
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1071
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6453
[MultiChannelMemorySystem] currentClockCycle = 4302
current clock cycle = 4302
current clock cycle = 4302
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6454
[MultiChannelMemorySystem] currentClockCycle = 4302
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4302
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4303
current clock cycle = 4303
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6455
[MultiChannelMemorySystem] currentClockCycle = 4303
current clock cycle = 4304
current clock cycle = 4304
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6456
[MultiChannelMemorySystem] currentClockCycle = 4304
current clock cycle = 4304
current clock cycle = 4304
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1072
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6457
[MultiChannelMemorySystem] currentClockCycle = 4304
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4305
current clock cycle = 4305
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6458
[MultiChannelMemorySystem] currentClockCycle = 4305
current clock cycle = 4306
current clock cycle = 4306
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6459
[MultiChannelMemorySystem] currentClockCycle = 4306
current clock cycle = 4306
current clock cycle = 4306
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6460
[MultiChannelMemorySystem] currentClockCycle = 4306
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4306
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4307
current clock cycle = 4307
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1073
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6461
[MultiChannelMemorySystem] currentClockCycle = 4307
current clock cycle = 4308
current clock cycle = 4308
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6462
[MultiChannelMemorySystem] currentClockCycle = 4308
current clock cycle = 4308
current clock cycle = 4308
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6463
[MultiChannelMemorySystem] currentClockCycle = 4308
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4308
current clock cycle = 4309
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4309
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6464
[MultiChannelMemorySystem] currentClockCycle = 4309
current clock cycle = 4310
current clock cycle = 4310
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1074
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6465
[MultiChannelMemorySystem] currentClockCycle = 4310
current clock cycle = 4310
current clock cycle = 4310
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6466
[MultiChannelMemorySystem] currentClockCycle = 4310
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4310
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4311
current clock cycle = 4311
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6467
[MultiChannelMemorySystem] currentClockCycle = 4311
current clock cycle = 4312
current clock cycle = 4312
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6468
[MultiChannelMemorySystem] currentClockCycle = 4312
current clock cycle = 4312
current clock cycle = 4312
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1075
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6469
[MultiChannelMemorySystem] currentClockCycle = 4312
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4313
current clock cycle = 4313
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6470
[MultiChannelMemorySystem] currentClockCycle = 4313
current clock cycle = 4314
current clock cycle = 4314
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6471
[MultiChannelMemorySystem] currentClockCycle = 4314
current clock cycle = 4314
current clock cycle = 4314
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6472
[MultiChannelMemorySystem] currentClockCycle = 4314
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4314
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4315
current clock cycle = 4315
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1076
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6473
[MultiChannelMemorySystem] currentClockCycle = 4315
current clock cycle = 4316
current clock cycle = 4316
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6474
[MultiChannelMemorySystem] currentClockCycle = 4316
current clock cycle = 4316
current clock cycle = 4316
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6475
[MultiChannelMemorySystem] currentClockCycle = 4316
[Callback] read complete: channel = 0, address = 0x1080, cycle = 4316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4317
current clock cycle = 4317
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6476
[MultiChannelMemorySystem] currentClockCycle = 4317
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4317
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4318
current clock cycle = 4318
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1077
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6477
[MultiChannelMemorySystem] currentClockCycle = 4318
current clock cycle = 4318
current clock cycle = 4318
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6478
[MultiChannelMemorySystem] currentClockCycle = 4318
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4318
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4319
current clock cycle = 4319
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6479
[MultiChannelMemorySystem] currentClockCycle = 4319
current clock cycle = 4320
current clock cycle = 4320
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6480
[MultiChannelMemorySystem] currentClockCycle = 4320
current clock cycle = 4320
current clock cycle = 4320
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1078
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6481
[MultiChannelMemorySystem] currentClockCycle = 4320
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4321
current clock cycle = 4321
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6482
[MultiChannelMemorySystem] currentClockCycle = 4321
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4321
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4322
current clock cycle = 4322
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6483
[MultiChannelMemorySystem] currentClockCycle = 4322
current clock cycle = 4322
current clock cycle = 4322
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6484
[MultiChannelMemorySystem] currentClockCycle = 4322
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4322
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4323
current clock cycle = 4323
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1079
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6485
[MultiChannelMemorySystem] currentClockCycle = 4323
current clock cycle = 4324
current clock cycle = 4324
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6486
[MultiChannelMemorySystem] currentClockCycle = 4324
current clock cycle = 4324
current clock cycle = 4324
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6487
[MultiChannelMemorySystem] currentClockCycle = 4324
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4325
current clock cycle = 4325
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6488
[MultiChannelMemorySystem] currentClockCycle = 4325
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4325
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4326
current clock cycle = 4326
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6489
[MultiChannelMemorySystem] currentClockCycle = 4326
current clock cycle = 4326
current clock cycle = 4326
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6490
[MultiChannelMemorySystem] currentClockCycle = 4326
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4326
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4327
current clock cycle = 4327
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6491
[MultiChannelMemorySystem] currentClockCycle = 4327
current clock cycle = 4328
current clock cycle = 4328
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6492
[MultiChannelMemorySystem] currentClockCycle = 4328
current clock cycle = 4328
current clock cycle = 4328
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6493
[MultiChannelMemorySystem] currentClockCycle = 4328
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4329
current clock cycle = 4329
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6494
[MultiChannelMemorySystem] currentClockCycle = 4329
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4329
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4330
current clock cycle = 4330
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6495
[MultiChannelMemorySystem] currentClockCycle = 4330
current clock cycle = 4330
current clock cycle = 4330
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6496
[MultiChannelMemorySystem] currentClockCycle = 4330
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4330
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4331
current clock cycle = 4331
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6497
[MultiChannelMemorySystem] currentClockCycle = 4331
current clock cycle = 4332
current clock cycle = 4332
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6498
[MultiChannelMemorySystem] currentClockCycle = 4332
current clock cycle = 4332
current clock cycle = 4332
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6499
[MultiChannelMemorySystem] currentClockCycle = 4332
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4333
current clock cycle = 4333
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6500
[MultiChannelMemorySystem] currentClockCycle = 4333
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4333
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4334
current clock cycle = 4334
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6501
[MultiChannelMemorySystem] currentClockCycle = 4334
current clock cycle = 4334
current clock cycle = 4334
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6502
[MultiChannelMemorySystem] currentClockCycle = 4334
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4334
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4335
current clock cycle = 4335
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6503
[MultiChannelMemorySystem] currentClockCycle = 4335
current clock cycle = 4336
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6504
[MultiChannelMemorySystem] currentClockCycle = 4336
current clock cycle = 4336
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6505
[MultiChannelMemorySystem] currentClockCycle = 4336
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4336
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4337
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6506
[MultiChannelMemorySystem] currentClockCycle = 4337
current clock cycle = 4338
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6507
[MultiChannelMemorySystem] currentClockCycle = 4338
current clock cycle = 4338
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6508
[MultiChannelMemorySystem] currentClockCycle = 4338
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4338
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4338
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4339
current clock cycle = 4336
current clock cycle = 4336
current clock cycle = 4337
current clock cycle = 4338
current clock cycle = 4338
current clock cycle = 4339
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x107f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6509
[MultiChannelMemorySystem] currentClockCycle = 4339
current clock cycle = 4340
current clock cycle = 4340
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6510
[MultiChannelMemorySystem] currentClockCycle = 4340
current clock cycle = 4340
current clock cycle = 4340
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6511
[MultiChannelMemorySystem] currentClockCycle = 4340
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4340
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4340
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4341
current clock cycle = 4341
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6512
[MultiChannelMemorySystem] currentClockCycle = 4341
current clock cycle = 4342
current clock cycle = 4342
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1080
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6513
[MultiChannelMemorySystem] currentClockCycle = 4342
current clock cycle = 4342
current clock cycle = 4342
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6514
[MultiChannelMemorySystem] currentClockCycle = 4342
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4342
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4342
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4343
current clock cycle = 4343
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6515
[MultiChannelMemorySystem] currentClockCycle = 4343
current clock cycle = 4344
current clock cycle = 4344
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6516
[MultiChannelMemorySystem] currentClockCycle = 4344
current clock cycle = 4344
current clock cycle = 4344
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1081
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6517
[MultiChannelMemorySystem] currentClockCycle = 4344
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4344
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4344
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4345
current clock cycle = 4345
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6518
[MultiChannelMemorySystem] currentClockCycle = 4345
current clock cycle = 4346
current clock cycle = 4346
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6519
[MultiChannelMemorySystem] currentClockCycle = 4346
current clock cycle = 4346
current clock cycle = 4346
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6520
[MultiChannelMemorySystem] currentClockCycle = 4346
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4346
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4346
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4347
current clock cycle = 4347
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1082
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6521
[MultiChannelMemorySystem] currentClockCycle = 4347
current clock cycle = 4348
current clock cycle = 4348
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6522
[MultiChannelMemorySystem] currentClockCycle = 4348
current clock cycle = 4348
current clock cycle = 4348
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6523
[MultiChannelMemorySystem] currentClockCycle = 4348
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4348
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4348
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4349
current clock cycle = 4349
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6524
[MultiChannelMemorySystem] currentClockCycle = 4349
current clock cycle = 4350
current clock cycle = 4350
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1083
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6525
[MultiChannelMemorySystem] currentClockCycle = 4350
current clock cycle = 4350
current clock cycle = 4350
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6526
[MultiChannelMemorySystem] currentClockCycle = 4350
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4350
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4350
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4351
current clock cycle = 4351
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6527
[MultiChannelMemorySystem] currentClockCycle = 4351
current clock cycle = 4352
current clock cycle = 4352
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6528
[MultiChannelMemorySystem] currentClockCycle = 4352
current clock cycle = 4352
current clock cycle = 4352
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1084
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6529
[MultiChannelMemorySystem] currentClockCycle = 4352
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4352
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4352
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4353
current clock cycle = 4353
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6530
[MultiChannelMemorySystem] currentClockCycle = 4353
current clock cycle = 4354
current clock cycle = 4354
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6531
[MultiChannelMemorySystem] currentClockCycle = 4354
current clock cycle = 4354
current clock cycle = 4354
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6532
[MultiChannelMemorySystem] currentClockCycle = 4354
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4354
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4354
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4355
current clock cycle = 4355
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1085
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6533
[MultiChannelMemorySystem] currentClockCycle = 4355
current clock cycle = 4356
current clock cycle = 4356
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6534
[MultiChannelMemorySystem] currentClockCycle = 4356
current clock cycle = 4356
current clock cycle = 4356
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6535
[MultiChannelMemorySystem] currentClockCycle = 4356
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4356
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4356
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4357
current clock cycle = 4357
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6536
[MultiChannelMemorySystem] currentClockCycle = 4357
current clock cycle = 4358
current clock cycle = 4358
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1086
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6537
[MultiChannelMemorySystem] currentClockCycle = 4358
current clock cycle = 4358
current clock cycle = 4358
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6538
[MultiChannelMemorySystem] currentClockCycle = 4358
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4358
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4359
current clock cycle = 4359
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6539
[MultiChannelMemorySystem] currentClockCycle = 4359
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4359
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4360
current clock cycle = 4360
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6540
[MultiChannelMemorySystem] currentClockCycle = 4360
current clock cycle = 4360
current clock cycle = 4360
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1087
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6541
[MultiChannelMemorySystem] currentClockCycle = 4360
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4360
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4360
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4361
current clock cycle = 4361
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6542
[MultiChannelMemorySystem] currentClockCycle = 4361
current clock cycle = 4362
current clock cycle = 4362
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6543
[MultiChannelMemorySystem] currentClockCycle = 4362
current clock cycle = 4362
current clock cycle = 4362
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6544
[MultiChannelMemorySystem] currentClockCycle = 4362
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4362
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4363
current clock cycle = 4363
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1088
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6545
[MultiChannelMemorySystem] currentClockCycle = 4363
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4363
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4364
current clock cycle = 4364
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6546
[MultiChannelMemorySystem] currentClockCycle = 4364
current clock cycle = 4364
current clock cycle = 4364
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6547
[MultiChannelMemorySystem] currentClockCycle = 4364
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4364
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4364
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4365
current clock cycle = 4365
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6548
[MultiChannelMemorySystem] currentClockCycle = 4365
current clock cycle = 4366
current clock cycle = 4366
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1089
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6549
[MultiChannelMemorySystem] currentClockCycle = 4366
current clock cycle = 4366
current clock cycle = 4366
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6550
[MultiChannelMemorySystem] currentClockCycle = 4366
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4366
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4367
current clock cycle = 4367
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6551
[MultiChannelMemorySystem] currentClockCycle = 4367
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4367
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4368
current clock cycle = 4368
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6552
[MultiChannelMemorySystem] currentClockCycle = 4368
current clock cycle = 4368
current clock cycle = 4368
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6553
[MultiChannelMemorySystem] currentClockCycle = 4368
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4368
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4368
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4369
current clock cycle = 4369
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6554
[MultiChannelMemorySystem] currentClockCycle = 4369
current clock cycle = 4370
current clock cycle = 4370
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6555
[MultiChannelMemorySystem] currentClockCycle = 4370
current clock cycle = 4370
current clock cycle = 4370
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6556
[MultiChannelMemorySystem] currentClockCycle = 4370
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4370
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4371
current clock cycle = 4371
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6557
[MultiChannelMemorySystem] currentClockCycle = 4371
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4371
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4372
current clock cycle = 4372
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6558
[MultiChannelMemorySystem] currentClockCycle = 4372
current clock cycle = 4372
current clock cycle = 4372
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6559
[MultiChannelMemorySystem] currentClockCycle = 4372
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4372
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4372
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4373
current clock cycle = 4373
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6560
[MultiChannelMemorySystem] currentClockCycle = 4373
current clock cycle = 4374
current clock cycle = 4374
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6561
[MultiChannelMemorySystem] currentClockCycle = 4374
current clock cycle = 4374
current clock cycle = 4374
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6562
[MultiChannelMemorySystem] currentClockCycle = 4374
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4374
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4375
current clock cycle = 4375
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6563
[MultiChannelMemorySystem] currentClockCycle = 4375
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4375
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4376
current clock cycle = 4376
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6564
[MultiChannelMemorySystem] currentClockCycle = 4376
current clock cycle = 4376
current clock cycle = 4376
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6565
[MultiChannelMemorySystem] currentClockCycle = 4376
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4376
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4376
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4377
current clock cycle = 4377
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6566
[MultiChannelMemorySystem] currentClockCycle = 4377
current clock cycle = 4378
current clock cycle = 4378
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6567
[MultiChannelMemorySystem] currentClockCycle = 4378
current clock cycle = 4378
current clock cycle = 4378
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6568
[MultiChannelMemorySystem] currentClockCycle = 4378
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4378
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4379
current clock cycle = 4379
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6569
[MultiChannelMemorySystem] currentClockCycle = 4379
current clock cycle = 4380
current clock cycle = 4380
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6570
[MultiChannelMemorySystem] currentClockCycle = 4380
current clock cycle = 4380
current clock cycle = 4380
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6571
[MultiChannelMemorySystem] currentClockCycle = 4380
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4380
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4380
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4380
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4381
current clock cycle = 4381
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6572
[MultiChannelMemorySystem] currentClockCycle = 4381
current clock cycle = 4382
current clock cycle = 4382
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x108f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6573
[MultiChannelMemorySystem] currentClockCycle = 4382
current clock cycle = 4382
current clock cycle = 4382
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6574
[MultiChannelMemorySystem] currentClockCycle = 4382
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4382
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4383
current clock cycle = 4383
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6575
[MultiChannelMemorySystem] currentClockCycle = 4383
current clock cycle = 4384
current clock cycle = 4384
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6576
[MultiChannelMemorySystem] currentClockCycle = 4384
current clock cycle = 4384
current clock cycle = 4384
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1090
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6577
[MultiChannelMemorySystem] currentClockCycle = 4384
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4384
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4384
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4384
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4385
current clock cycle = 4385
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6578
[MultiChannelMemorySystem] currentClockCycle = 4385
current clock cycle = 4386
current clock cycle = 4386
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6579
[MultiChannelMemorySystem] currentClockCycle = 4386
current clock cycle = 4386
current clock cycle = 4386
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6580
[MultiChannelMemorySystem] currentClockCycle = 4386
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4386
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4387
current clock cycle = 4387
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1091
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6581
[MultiChannelMemorySystem] currentClockCycle = 4387
current clock cycle = 4388
current clock cycle = 4388
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6582
[MultiChannelMemorySystem] currentClockCycle = 4388
current clock cycle = 4388
current clock cycle = 4388
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6583
[MultiChannelMemorySystem] currentClockCycle = 4388
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4388
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4388
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4388
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4389
current clock cycle = 4389
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6584
[MultiChannelMemorySystem] currentClockCycle = 4389
current clock cycle = 4390
current clock cycle = 4390
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1092
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6585
[MultiChannelMemorySystem] currentClockCycle = 4390
current clock cycle = 4390
current clock cycle = 4390
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6586
[MultiChannelMemorySystem] currentClockCycle = 4390
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4390
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4391
current clock cycle = 4391
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6587
[MultiChannelMemorySystem] currentClockCycle = 4391
current clock cycle = 4392
current clock cycle = 4392
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6588
[MultiChannelMemorySystem] currentClockCycle = 4392
current clock cycle = 4392
current clock cycle = 4392
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1093
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6589
[MultiChannelMemorySystem] currentClockCycle = 4392
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4392
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4392
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4392
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4393
current clock cycle = 4393
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6590
[MultiChannelMemorySystem] currentClockCycle = 4393
current clock cycle = 4394
current clock cycle = 4394
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6591
[MultiChannelMemorySystem] currentClockCycle = 4394
current clock cycle = 4394
current clock cycle = 4394
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6592
[MultiChannelMemorySystem] currentClockCycle = 4394
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4394
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4395
current clock cycle = 4395
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1094
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6593
[MultiChannelMemorySystem] currentClockCycle = 4395
current clock cycle = 4396
current clock cycle = 4396
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6594
[MultiChannelMemorySystem] currentClockCycle = 4396
current clock cycle = 4396
current clock cycle = 4396
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6595
[MultiChannelMemorySystem] currentClockCycle = 4396
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4396
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4396
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4396
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4397
current clock cycle = 4397
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6596
[MultiChannelMemorySystem] currentClockCycle = 4397
current clock cycle = 4398
current clock cycle = 4398
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1095
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6597
[MultiChannelMemorySystem] currentClockCycle = 4398
current clock cycle = 4398
current clock cycle = 4398
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6598
[MultiChannelMemorySystem] currentClockCycle = 4398
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4398
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4399
current clock cycle = 4399
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6599
[MultiChannelMemorySystem] currentClockCycle = 4399
current clock cycle = 4400
current clock cycle = 4400
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6600
[MultiChannelMemorySystem] currentClockCycle = 4400
current clock cycle = 4400
current clock cycle = 4400
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1096
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6601
[MultiChannelMemorySystem] currentClockCycle = 4400
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4400
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4400
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4401
current clock cycle = 4401
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6602
[MultiChannelMemorySystem] currentClockCycle = 4401
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4401
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4402
current clock cycle = 4402
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6603
[MultiChannelMemorySystem] currentClockCycle = 4402
current clock cycle = 4402
current clock cycle = 4402
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6604
[MultiChannelMemorySystem] currentClockCycle = 4402
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4402
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4403
current clock cycle = 4403
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1097
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6605
[MultiChannelMemorySystem] currentClockCycle = 4403
current clock cycle = 4404
current clock cycle = 4404
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6606
[MultiChannelMemorySystem] currentClockCycle = 4404
current clock cycle = 4404
current clock cycle = 4404
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6607
[MultiChannelMemorySystem] currentClockCycle = 4404
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4404
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4405
current clock cycle = 4405
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6608
[MultiChannelMemorySystem] currentClockCycle = 4405
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4405
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4406
current clock cycle = 4406
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1098
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6609
[MultiChannelMemorySystem] currentClockCycle = 4406
current clock cycle = 4406
current clock cycle = 4406
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6610
[MultiChannelMemorySystem] currentClockCycle = 4406
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4406
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4407
current clock cycle = 4407
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6611
[MultiChannelMemorySystem] currentClockCycle = 4407
current clock cycle = 4408
current clock cycle = 4408
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6612
[MultiChannelMemorySystem] currentClockCycle = 4408
current clock cycle = 4408
current clock cycle = 4408
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1099
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6613
[MultiChannelMemorySystem] currentClockCycle = 4408
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4408
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4409
current clock cycle = 4409
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6614
[MultiChannelMemorySystem] currentClockCycle = 4409
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4409
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4410
current clock cycle = 4410
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6615
[MultiChannelMemorySystem] currentClockCycle = 4410
current clock cycle = 4410
current clock cycle = 4410
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6616
[MultiChannelMemorySystem] currentClockCycle = 4410
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4410
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4411
current clock cycle = 4411
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6617
[MultiChannelMemorySystem] currentClockCycle = 4411
current clock cycle = 4412
current clock cycle = 4412
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6618
[MultiChannelMemorySystem] currentClockCycle = 4412
current clock cycle = 4412
current clock cycle = 4412
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6619
[MultiChannelMemorySystem] currentClockCycle = 4412
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4412
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4412
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4413
current clock cycle = 4413
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6620
[MultiChannelMemorySystem] currentClockCycle = 4413
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4413
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4414
current clock cycle = 4414
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6621
[MultiChannelMemorySystem] currentClockCycle = 4414
current clock cycle = 4414
current clock cycle = 4414
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6622
[MultiChannelMemorySystem] currentClockCycle = 4414
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4414
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4415
current clock cycle = 4415
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6623
[MultiChannelMemorySystem] currentClockCycle = 4415
current clock cycle = 4416
current clock cycle = 4416
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6624
[MultiChannelMemorySystem] currentClockCycle = 4416
current clock cycle = 4416
current clock cycle = 4416
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6625
[MultiChannelMemorySystem] currentClockCycle = 4416
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4416
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4416
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4417
current clock cycle = 4417
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6626
[MultiChannelMemorySystem] currentClockCycle = 4417
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4417
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4418
current clock cycle = 4418
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6627
[MultiChannelMemorySystem] currentClockCycle = 4418
current clock cycle = 4418
current clock cycle = 4418
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6628
[MultiChannelMemorySystem] currentClockCycle = 4418
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4418
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4419
current clock cycle = 4419
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6629
[MultiChannelMemorySystem] currentClockCycle = 4419
current clock cycle = 4420
current clock cycle = 4420
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6630
[MultiChannelMemorySystem] currentClockCycle = 4420
current clock cycle = 4420
current clock cycle = 4420
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6631
[MultiChannelMemorySystem] currentClockCycle = 4420
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4420
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4420
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4421
current clock cycle = 4421
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6632
[MultiChannelMemorySystem] currentClockCycle = 4421
current clock cycle = 4422
current clock cycle = 4422
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6633
[MultiChannelMemorySystem] currentClockCycle = 4422
current clock cycle = 4422
current clock cycle = 4422
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6634
[MultiChannelMemorySystem] currentClockCycle = 4422
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4422
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4422
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4423
current clock cycle = 4423
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6635
[MultiChannelMemorySystem] currentClockCycle = 4423
current clock cycle = 4424
current clock cycle = 4424
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6636
[MultiChannelMemorySystem] currentClockCycle = 4424
current clock cycle = 4424
current clock cycle = 4424
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x109f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6637
[MultiChannelMemorySystem] currentClockCycle = 4424
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4424
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4424
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4425
current clock cycle = 4425
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6638
[MultiChannelMemorySystem] currentClockCycle = 4425
current clock cycle = 4426
current clock cycle = 4426
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6639
[MultiChannelMemorySystem] currentClockCycle = 4426
current clock cycle = 4426
current clock cycle = 4426
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6640
[MultiChannelMemorySystem] currentClockCycle = 4426
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4426
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4426
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4427
current clock cycle = 4427
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6641
[MultiChannelMemorySystem] currentClockCycle = 4427
current clock cycle = 4428
current clock cycle = 4428
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6642
[MultiChannelMemorySystem] currentClockCycle = 4428
current clock cycle = 4428
current clock cycle = 4428
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6643
[MultiChannelMemorySystem] currentClockCycle = 4428
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4428
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4428
starting getting tags 
current clock cycle = 4429
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4429
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6644
[MultiChannelMemorySystem] currentClockCycle = 4429
current clock cycle = 4430
current clock cycle = 4430
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6645
[MultiChannelMemorySystem] currentClockCycle = 4430
current clock cycle = 4430
current clock cycle = 4430
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6646
[MultiChannelMemorySystem] currentClockCycle = 4430
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6647
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6648
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6649
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6650
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4430
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4430
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4431
[MultiChannelMemorySystem] currentClockCycle = 4431
current clock cycle = 4432
[MultiChannelMemorySystem] currentClockCycle = 4432
current clock cycle = 4432
[MultiChannelMemorySystem] currentClockCycle = 4432
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4432
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4432
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4433
[MultiChannelMemorySystem] currentClockCycle = 4433
current clock cycle = 4431
current clock cycle = 4432
current clock cycle = 4432
current clock cycle = 4433
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6651
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6652
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6653
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6654
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6655
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6656
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6657
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6658
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6659
current clock cycle = 4434
[MultiChannelMemorySystem] currentClockCycle = 4434
current clock cycle = 4434
[MultiChannelMemorySystem] currentClockCycle = 4434
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4434
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4434
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4435
[MultiChannelMemorySystem] currentClockCycle = 4435
current clock cycle = 4436
[MultiChannelMemorySystem] currentClockCycle = 4436
current clock cycle = 4436
[MultiChannelMemorySystem] currentClockCycle = 4436
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4436
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4436
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4437
[MultiChannelMemorySystem] currentClockCycle = 4437
current clock cycle = 4438
[MultiChannelMemorySystem] currentClockCycle = 4438
current clock cycle = 4438
[MultiChannelMemorySystem] currentClockCycle = 4438
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4438
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4438
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4439
[MultiChannelMemorySystem] currentClockCycle = 4439
current clock cycle = 4440
current clock cycle = 4434
current clock cycle = 4434
current clock cycle = 4435
current clock cycle = 4436
current clock cycle = 4436
current clock cycle = 4437
current clock cycle = 4438
current clock cycle = 4438
current clock cycle = 4439
current clock cycle = 4440
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6660
[MultiChannelMemorySystem] currentClockCycle = 4440
current clock cycle = 4440
current clock cycle = 4440
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6661
[MultiChannelMemorySystem] currentClockCycle = 4440
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4440
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4440
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4441
current clock cycle = 4441
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6662
[MultiChannelMemorySystem] currentClockCycle = 4441
current clock cycle = 4442
current clock cycle = 4442
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6663
[MultiChannelMemorySystem] currentClockCycle = 4442
current clock cycle = 4442
current clock cycle = 4442
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6664
[MultiChannelMemorySystem] currentClockCycle = 4442
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4442
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4443
current clock cycle = 4443
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6665
[MultiChannelMemorySystem] currentClockCycle = 4443
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4443
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4444
current clock cycle = 4444
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6666
[MultiChannelMemorySystem] currentClockCycle = 4444
current clock cycle = 4444
current clock cycle = 4444
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6667
[MultiChannelMemorySystem] currentClockCycle = 4444
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4444
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4444
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4445
current clock cycle = 4445
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6668
[MultiChannelMemorySystem] currentClockCycle = 4445
current clock cycle = 4446
current clock cycle = 4446
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6669
[MultiChannelMemorySystem] currentClockCycle = 4446
current clock cycle = 4446
current clock cycle = 4446
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6670
[MultiChannelMemorySystem] currentClockCycle = 4446
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4446
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4447
current clock cycle = 4447
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6671
[MultiChannelMemorySystem] currentClockCycle = 4447
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4447
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4448
current clock cycle = 4448
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6672
[MultiChannelMemorySystem] currentClockCycle = 4448
current clock cycle = 4448
current clock cycle = 4448
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6673
[MultiChannelMemorySystem] currentClockCycle = 4448
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4448
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4448
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4449
current clock cycle = 4449
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6674
[MultiChannelMemorySystem] currentClockCycle = 4449
current clock cycle = 4450
current clock cycle = 4450
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6675
[MultiChannelMemorySystem] currentClockCycle = 4450
current clock cycle = 4450
current clock cycle = 4450
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6676
[MultiChannelMemorySystem] currentClockCycle = 4450
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4450
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4451
current clock cycle = 4451
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10a9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6677
[MultiChannelMemorySystem] currentClockCycle = 4451
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4451
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4452
current clock cycle = 4452
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6678
[MultiChannelMemorySystem] currentClockCycle = 4452
current clock cycle = 4452
current clock cycle = 4452
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6679
[MultiChannelMemorySystem] currentClockCycle = 4452
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4452
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4452
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4453
current clock cycle = 4453
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6680
[MultiChannelMemorySystem] currentClockCycle = 4453
current clock cycle = 4454
current clock cycle = 4454
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10aa
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6681
[MultiChannelMemorySystem] currentClockCycle = 4454
current clock cycle = 4454
current clock cycle = 4454
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6682
[MultiChannelMemorySystem] currentClockCycle = 4454
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4454
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4455
current clock cycle = 4455
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6683
[MultiChannelMemorySystem] currentClockCycle = 4455
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4455
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4456
current clock cycle = 4456
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6684
[MultiChannelMemorySystem] currentClockCycle = 4456
current clock cycle = 4456
current clock cycle = 4456
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ab
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6685
[MultiChannelMemorySystem] currentClockCycle = 4456
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4456
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4456
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4457
current clock cycle = 4457
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6686
[MultiChannelMemorySystem] currentClockCycle = 4457
current clock cycle = 4458
current clock cycle = 4458
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6687
[MultiChannelMemorySystem] currentClockCycle = 4458
current clock cycle = 4458
current clock cycle = 4458
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6688
[MultiChannelMemorySystem] currentClockCycle = 4458
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4458
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4459
current clock cycle = 4459
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ac
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6689
[MultiChannelMemorySystem] currentClockCycle = 4459
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4459
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4460
current clock cycle = 4460
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6690
[MultiChannelMemorySystem] currentClockCycle = 4460
current clock cycle = 4460
current clock cycle = 4460
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6691
[MultiChannelMemorySystem] currentClockCycle = 4460
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4460
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4460
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4461
current clock cycle = 4461
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6692
[MultiChannelMemorySystem] currentClockCycle = 4461
current clock cycle = 4462
current clock cycle = 4462
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ad
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6693
[MultiChannelMemorySystem] currentClockCycle = 4462
current clock cycle = 4462
current clock cycle = 4462
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6694
[MultiChannelMemorySystem] currentClockCycle = 4462
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4462
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4463
current clock cycle = 4463
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6695
[MultiChannelMemorySystem] currentClockCycle = 4463
current clock cycle = 4464
current clock cycle = 4464
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6696
[MultiChannelMemorySystem] currentClockCycle = 4464
current clock cycle = 4464
current clock cycle = 4464
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ae
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6697
[MultiChannelMemorySystem] currentClockCycle = 4464
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4464
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4464
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4464
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4465
current clock cycle = 4465
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6698
[MultiChannelMemorySystem] currentClockCycle = 4465
current clock cycle = 4466
current clock cycle = 4466
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6699
[MultiChannelMemorySystem] currentClockCycle = 4466
current clock cycle = 4466
current clock cycle = 4466
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6700
[MultiChannelMemorySystem] currentClockCycle = 4466
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4466
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4467
current clock cycle = 4467
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10af
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6701
[MultiChannelMemorySystem] currentClockCycle = 4467
current clock cycle = 4468
current clock cycle = 4468
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6702
[MultiChannelMemorySystem] currentClockCycle = 4468
current clock cycle = 4468
current clock cycle = 4468
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6703
[MultiChannelMemorySystem] currentClockCycle = 4468
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4468
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4469
current clock cycle = 4469
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6704
[MultiChannelMemorySystem] currentClockCycle = 4469
current clock cycle = 4470
current clock cycle = 4470
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6705
[MultiChannelMemorySystem] currentClockCycle = 4470
current clock cycle = 4470
current clock cycle = 4470
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6706
[MultiChannelMemorySystem] currentClockCycle = 4470
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4470
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4471
current clock cycle = 4471
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6707
[MultiChannelMemorySystem] currentClockCycle = 4471
current clock cycle = 4472
current clock cycle = 4472
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6708
[MultiChannelMemorySystem] currentClockCycle = 4472
current clock cycle = 4472
current clock cycle = 4472
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6709
[MultiChannelMemorySystem] currentClockCycle = 4472
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4472
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4472
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4472
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4473
current clock cycle = 4473
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6710
[MultiChannelMemorySystem] currentClockCycle = 4473
current clock cycle = 4474
current clock cycle = 4474
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6711
[MultiChannelMemorySystem] currentClockCycle = 4474
current clock cycle = 4474
current clock cycle = 4474
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6712
[MultiChannelMemorySystem] currentClockCycle = 4474
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4474
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4475
current clock cycle = 4475
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6713
[MultiChannelMemorySystem] currentClockCycle = 4475
current clock cycle = 4476
current clock cycle = 4476
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6714
[MultiChannelMemorySystem] currentClockCycle = 4476
current clock cycle = 4476
current clock cycle = 4476
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6715
[MultiChannelMemorySystem] currentClockCycle = 4476
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4476
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4476
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4476
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4477
current clock cycle = 4477
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6716
[MultiChannelMemorySystem] currentClockCycle = 4477
current clock cycle = 4478
current clock cycle = 4478
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6717
[MultiChannelMemorySystem] currentClockCycle = 4478
current clock cycle = 4478
current clock cycle = 4478
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6718
[MultiChannelMemorySystem] currentClockCycle = 4478
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4478
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4479
current clock cycle = 4479
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6719
[MultiChannelMemorySystem] currentClockCycle = 4479
current clock cycle = 4480
current clock cycle = 4480
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6720
[MultiChannelMemorySystem] currentClockCycle = 4480
current clock cycle = 4480
current clock cycle = 4480
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6721
[MultiChannelMemorySystem] currentClockCycle = 4480
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4480
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4480
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4480
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4481
current clock cycle = 4481
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6722
[MultiChannelMemorySystem] currentClockCycle = 4481
current clock cycle = 4482
current clock cycle = 4482
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6723
[MultiChannelMemorySystem] currentClockCycle = 4482
current clock cycle = 4482
current clock cycle = 4482
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6724
[MultiChannelMemorySystem] currentClockCycle = 4482
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4482
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4483
current clock cycle = 4483
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6725
[MultiChannelMemorySystem] currentClockCycle = 4483
current clock cycle = 4484
current clock cycle = 4484
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6726
[MultiChannelMemorySystem] currentClockCycle = 4484
current clock cycle = 4484
current clock cycle = 4484
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6727
[MultiChannelMemorySystem] currentClockCycle = 4484
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4484
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4484
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4485
current clock cycle = 4485
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6728
[MultiChannelMemorySystem] currentClockCycle = 4485
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4485
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4486
current clock cycle = 4486
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6729
[MultiChannelMemorySystem] currentClockCycle = 4486
current clock cycle = 4486
current clock cycle = 4486
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6730
[MultiChannelMemorySystem] currentClockCycle = 4486
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4486
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4487
current clock cycle = 4487
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6731
[MultiChannelMemorySystem] currentClockCycle = 4487
current clock cycle = 4488
current clock cycle = 4488
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6732
[MultiChannelMemorySystem] currentClockCycle = 4488
current clock cycle = 4488
current clock cycle = 4488
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6733
[MultiChannelMemorySystem] currentClockCycle = 4488
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4488
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4489
current clock cycle = 4489
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6734
[MultiChannelMemorySystem] currentClockCycle = 4489
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4489
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4490
current clock cycle = 4490
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6735
[MultiChannelMemorySystem] currentClockCycle = 4490
current clock cycle = 4490
current clock cycle = 4490
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6736
[MultiChannelMemorySystem] currentClockCycle = 4490
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4490
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4491
current clock cycle = 4491
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6737
[MultiChannelMemorySystem] currentClockCycle = 4491
current clock cycle = 4492
current clock cycle = 4492
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6738
[MultiChannelMemorySystem] currentClockCycle = 4492
current clock cycle = 4492
current clock cycle = 4492
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6739
[MultiChannelMemorySystem] currentClockCycle = 4492
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4492
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4493
current clock cycle = 4493
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6740
[MultiChannelMemorySystem] currentClockCycle = 4493
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4493
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4494
current clock cycle = 4494
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10b9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6741
[MultiChannelMemorySystem] currentClockCycle = 4494
current clock cycle = 4494
current clock cycle = 4494
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6742
[MultiChannelMemorySystem] currentClockCycle = 4494
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4494
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4495
current clock cycle = 4495
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6743
[MultiChannelMemorySystem] currentClockCycle = 4495
current clock cycle = 4496
current clock cycle = 4496
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6744
[MultiChannelMemorySystem] currentClockCycle = 4496
current clock cycle = 4496
current clock cycle = 4496
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ba
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6745
[MultiChannelMemorySystem] currentClockCycle = 4496
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4496
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4497
current clock cycle = 4497
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6746
[MultiChannelMemorySystem] currentClockCycle = 4497
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4497
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4498
current clock cycle = 4498
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6747
[MultiChannelMemorySystem] currentClockCycle = 4498
current clock cycle = 4498
current clock cycle = 4498
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6748
[MultiChannelMemorySystem] currentClockCycle = 4498
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4498
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4499
current clock cycle = 4499
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6749
[MultiChannelMemorySystem] currentClockCycle = 4499
current clock cycle = 4500
current clock cycle = 4500
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6750
[MultiChannelMemorySystem] currentClockCycle = 4500
current clock cycle = 4500
current clock cycle = 4500
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6751
[MultiChannelMemorySystem] currentClockCycle = 4500
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4500
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4501
current clock cycle = 4501
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6752
[MultiChannelMemorySystem] currentClockCycle = 4501
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4501
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4502
current clock cycle = 4502
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6753
[MultiChannelMemorySystem] currentClockCycle = 4502
current clock cycle = 4502
current clock cycle = 4502
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6754
[MultiChannelMemorySystem] currentClockCycle = 4502
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4502
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4503
current clock cycle = 4503
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6755
[MultiChannelMemorySystem] currentClockCycle = 4503
current clock cycle = 4504
current clock cycle = 4504
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6756
[MultiChannelMemorySystem] currentClockCycle = 4504
current clock cycle = 4504
current clock cycle = 4504
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6757
[MultiChannelMemorySystem] currentClockCycle = 4504
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4504
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4505
current clock cycle = 4505
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6758
[MultiChannelMemorySystem] currentClockCycle = 4505
current clock cycle = 4506
current clock cycle = 4506
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6759
[MultiChannelMemorySystem] currentClockCycle = 4506
current clock cycle = 4506
current clock cycle = 4506
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6760
[MultiChannelMemorySystem] currentClockCycle = 4506
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4506
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4506
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4507
current clock cycle = 4507
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10be
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6761
[MultiChannelMemorySystem] currentClockCycle = 4507
current clock cycle = 4508
current clock cycle = 4508
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6762
[MultiChannelMemorySystem] currentClockCycle = 4508
current clock cycle = 4508
current clock cycle = 4508
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6763
[MultiChannelMemorySystem] currentClockCycle = 4508
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4508
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4509
current clock cycle = 4509
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6764
[MultiChannelMemorySystem] currentClockCycle = 4509
current clock cycle = 4510
current clock cycle = 4510
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10bf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6765
[MultiChannelMemorySystem] currentClockCycle = 4510
current clock cycle = 4510
current clock cycle = 4510
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6766
[MultiChannelMemorySystem] currentClockCycle = 4510
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4510
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4510
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4511
current clock cycle = 4511
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6767
[MultiChannelMemorySystem] currentClockCycle = 4511
current clock cycle = 4512
current clock cycle = 4512
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6768
[MultiChannelMemorySystem] currentClockCycle = 4512
current clock cycle = 4512
current clock cycle = 4512
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6769
[MultiChannelMemorySystem] currentClockCycle = 4512
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4512
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4513
current clock cycle = 4513
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6770
[MultiChannelMemorySystem] currentClockCycle = 4513
current clock cycle = 4514
current clock cycle = 4514
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6771
[MultiChannelMemorySystem] currentClockCycle = 4514
current clock cycle = 4514
current clock cycle = 4514
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6772
[MultiChannelMemorySystem] currentClockCycle = 4514
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4514
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4514
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4515
current clock cycle = 4515
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6773
[MultiChannelMemorySystem] currentClockCycle = 4515
current clock cycle = 4516
current clock cycle = 4516
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6774
[MultiChannelMemorySystem] currentClockCycle = 4516
current clock cycle = 4516
current clock cycle = 4516
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6775
[MultiChannelMemorySystem] currentClockCycle = 4516
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4516
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4517
current clock cycle = 4517
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6776
[MultiChannelMemorySystem] currentClockCycle = 4517
current clock cycle = 4518
current clock cycle = 4518
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6777
[MultiChannelMemorySystem] currentClockCycle = 4518
current clock cycle = 4518
current clock cycle = 4518
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6778
[MultiChannelMemorySystem] currentClockCycle = 4518
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4518
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4518
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4519
current clock cycle = 4519
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6779
[MultiChannelMemorySystem] currentClockCycle = 4519
current clock cycle = 4520
current clock cycle = 4520
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6780
[MultiChannelMemorySystem] currentClockCycle = 4520
current clock cycle = 4520
current clock cycle = 4520
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6781
[MultiChannelMemorySystem] currentClockCycle = 4520
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4520
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4520
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4521
current clock cycle = 4521
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6782
[MultiChannelMemorySystem] currentClockCycle = 4521
current clock cycle = 4522
current clock cycle = 4522
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6783
[MultiChannelMemorySystem] currentClockCycle = 4522
current clock cycle = 4522
current clock cycle = 4522
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6784
[MultiChannelMemorySystem] currentClockCycle = 4522
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4522
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4522
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4523
current clock cycle = 4523
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6785
[MultiChannelMemorySystem] currentClockCycle = 4523
current clock cycle = 4524
current clock cycle = 4524
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6786
[MultiChannelMemorySystem] currentClockCycle = 4524
current clock cycle = 4524
current clock cycle = 4524
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6787
[MultiChannelMemorySystem] currentClockCycle = 4524
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4524
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4524
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4525
current clock cycle = 4525
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6788
[MultiChannelMemorySystem] currentClockCycle = 4525
current clock cycle = 4526
current clock cycle = 4526
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6789
[MultiChannelMemorySystem] currentClockCycle = 4526
current clock cycle = 4526
current clock cycle = 4526
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6790
[MultiChannelMemorySystem] currentClockCycle = 4526
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4526
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4527
current clock cycle = 4527
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6791
[MultiChannelMemorySystem] currentClockCycle = 4527
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4527
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4528
current clock cycle = 4528
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6792
[MultiChannelMemorySystem] currentClockCycle = 4528
current clock cycle = 4528
current clock cycle = 4528
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6793
[MultiChannelMemorySystem] currentClockCycle = 4528
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4528
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4529
current clock cycle = 4529
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6794
[MultiChannelMemorySystem] currentClockCycle = 4529
current clock cycle = 4530
current clock cycle = 4530
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6795
[MultiChannelMemorySystem] currentClockCycle = 4530
current clock cycle = 4530
current clock cycle = 4530
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6796
[MultiChannelMemorySystem] currentClockCycle = 4530
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4530
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4531
current clock cycle = 4531
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6797
[MultiChannelMemorySystem] currentClockCycle = 4531
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4531
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4532
current clock cycle = 4532
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6798
[MultiChannelMemorySystem] currentClockCycle = 4532
current clock cycle = 4532
current clock cycle = 4532
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6799
[MultiChannelMemorySystem] currentClockCycle = 4532
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4532
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4533
current clock cycle = 4533
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6800
[MultiChannelMemorySystem] currentClockCycle = 4533
current clock cycle = 4534
current clock cycle = 4534
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6801
[MultiChannelMemorySystem] currentClockCycle = 4534
current clock cycle = 4534
current clock cycle = 4534
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6802
[MultiChannelMemorySystem] currentClockCycle = 4534
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4534
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4535
current clock cycle = 4535
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6803
[MultiChannelMemorySystem] currentClockCycle = 4535
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4535
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4536
current clock cycle = 4536
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6804
[MultiChannelMemorySystem] currentClockCycle = 4536
current clock cycle = 4536
current clock cycle = 4536
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10c9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6805
[MultiChannelMemorySystem] currentClockCycle = 4536
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4536
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4537
current clock cycle = 4537
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6806
[MultiChannelMemorySystem] currentClockCycle = 4537
current clock cycle = 4538
current clock cycle = 4538
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6807
[MultiChannelMemorySystem] currentClockCycle = 4538
current clock cycle = 4538
current clock cycle = 4538
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6808
[MultiChannelMemorySystem] currentClockCycle = 4538
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4538
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4539
current clock cycle = 4539
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ca
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6809
[MultiChannelMemorySystem] currentClockCycle = 4539
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4539
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4540
current clock cycle = 4540
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6810
[MultiChannelMemorySystem] currentClockCycle = 4540
current clock cycle = 4540
current clock cycle = 4540
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6811
[MultiChannelMemorySystem] currentClockCycle = 4540
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4540
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4541
current clock cycle = 4541
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6812
[MultiChannelMemorySystem] currentClockCycle = 4541
current clock cycle = 4542
current clock cycle = 4542
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6813
[MultiChannelMemorySystem] currentClockCycle = 4542
current clock cycle = 4542
current clock cycle = 4542
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6814
[MultiChannelMemorySystem] currentClockCycle = 4542
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4542
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4543
current clock cycle = 4543
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6815
[MultiChannelMemorySystem] currentClockCycle = 4543
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4543
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4544
current clock cycle = 4544
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6816
[MultiChannelMemorySystem] currentClockCycle = 4544
current clock cycle = 4544
current clock cycle = 4544
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6817
[MultiChannelMemorySystem] currentClockCycle = 4544
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4544
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4545
current clock cycle = 4545
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6818
[MultiChannelMemorySystem] currentClockCycle = 4545
current clock cycle = 4546
current clock cycle = 4546
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6819
[MultiChannelMemorySystem] currentClockCycle = 4546
current clock cycle = 4546
current clock cycle = 4546
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6820
[MultiChannelMemorySystem] currentClockCycle = 4546
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4546
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4547
current clock cycle = 4547
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6821
[MultiChannelMemorySystem] currentClockCycle = 4547
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4547
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4548
current clock cycle = 4548
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6822
[MultiChannelMemorySystem] currentClockCycle = 4548
current clock cycle = 4548
current clock cycle = 4548
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6823
[MultiChannelMemorySystem] currentClockCycle = 4548
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4548
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4548
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4549
current clock cycle = 4549
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6824
[MultiChannelMemorySystem] currentClockCycle = 4549
current clock cycle = 4550
current clock cycle = 4550
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ce
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6825
[MultiChannelMemorySystem] currentClockCycle = 4550
current clock cycle = 4550
current clock cycle = 4550
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6826
[MultiChannelMemorySystem] currentClockCycle = 4550
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4550
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4551
current clock cycle = 4551
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6827
[MultiChannelMemorySystem] currentClockCycle = 4551
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4551
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4552
current clock cycle = 4552
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6828
[MultiChannelMemorySystem] currentClockCycle = 4552
current clock cycle = 4552
current clock cycle = 4552
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10cf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6829
[MultiChannelMemorySystem] currentClockCycle = 4552
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4552
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4552
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4553
current clock cycle = 4553
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6830
[MultiChannelMemorySystem] currentClockCycle = 4553
current clock cycle = 4554
current clock cycle = 4554
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6831
[MultiChannelMemorySystem] currentClockCycle = 4554
current clock cycle = 4554
current clock cycle = 4554
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6832
[MultiChannelMemorySystem] currentClockCycle = 4554
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4554
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4555
current clock cycle = 4555
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6833
[MultiChannelMemorySystem] currentClockCycle = 4555
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4555
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4556
current clock cycle = 4556
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6834
[MultiChannelMemorySystem] currentClockCycle = 4556
current clock cycle = 4556
current clock cycle = 4556
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6835
[MultiChannelMemorySystem] currentClockCycle = 4556
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4556
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4556
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4557
current clock cycle = 4557
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6836
[MultiChannelMemorySystem] currentClockCycle = 4557
current clock cycle = 4558
current clock cycle = 4558
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6837
[MultiChannelMemorySystem] currentClockCycle = 4558
current clock cycle = 4558
current clock cycle = 4558
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6838
[MultiChannelMemorySystem] currentClockCycle = 4558
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4558
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4559
current clock cycle = 4559
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6839
[MultiChannelMemorySystem] currentClockCycle = 4559
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4559
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4560
current clock cycle = 4560
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6840
[MultiChannelMemorySystem] currentClockCycle = 4560
current clock cycle = 4560
current clock cycle = 4560
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6841
[MultiChannelMemorySystem] currentClockCycle = 4560
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4560
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4560
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4561
current clock cycle = 4561
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6842
[MultiChannelMemorySystem] currentClockCycle = 4561
current clock cycle = 4562
current clock cycle = 4562
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6843
[MultiChannelMemorySystem] currentClockCycle = 4562
current clock cycle = 4562
current clock cycle = 4562
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6844
[MultiChannelMemorySystem] currentClockCycle = 4562
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4562
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4563
current clock cycle = 4563
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6845
[MultiChannelMemorySystem] currentClockCycle = 4563
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4563
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4564
current clock cycle = 4564
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6846
[MultiChannelMemorySystem] currentClockCycle = 4564
current clock cycle = 4564
current clock cycle = 4564
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6847
[MultiChannelMemorySystem] currentClockCycle = 4564
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4564
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4564
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4565
current clock cycle = 4565
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6848
[MultiChannelMemorySystem] currentClockCycle = 4565
current clock cycle = 4566
current clock cycle = 4566
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6849
[MultiChannelMemorySystem] currentClockCycle = 4566
current clock cycle = 4566
current clock cycle = 4566
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6850
[MultiChannelMemorySystem] currentClockCycle = 4566
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4566
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4567
current clock cycle = 4567
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6851
[MultiChannelMemorySystem] currentClockCycle = 4567
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4567
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4568
current clock cycle = 4568
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6852
[MultiChannelMemorySystem] currentClockCycle = 4568
current clock cycle = 4568
current clock cycle = 4568
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6853
[MultiChannelMemorySystem] currentClockCycle = 4568
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4568
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4569
current clock cycle = 4569
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6854
[MultiChannelMemorySystem] currentClockCycle = 4569
current clock cycle = 4570
current clock cycle = 4570
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6855
[MultiChannelMemorySystem] currentClockCycle = 4570
current clock cycle = 4570
current clock cycle = 4570
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6856
[MultiChannelMemorySystem] currentClockCycle = 4570
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4570
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4571
current clock cycle = 4571
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6857
[MultiChannelMemorySystem] currentClockCycle = 4571
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4571
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4572
current clock cycle = 4572
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6858
[MultiChannelMemorySystem] currentClockCycle = 4572
current clock cycle = 4572
current clock cycle = 4572
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6859
[MultiChannelMemorySystem] currentClockCycle = 4572
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4572
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4573
current clock cycle = 4573
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6860
[MultiChannelMemorySystem] currentClockCycle = 4573
current clock cycle = 4574
current clock cycle = 4574
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6861
[MultiChannelMemorySystem] currentClockCycle = 4574
current clock cycle = 4574
current clock cycle = 4574
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6862
[MultiChannelMemorySystem] currentClockCycle = 4574
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4574
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4575
current clock cycle = 4575
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6863
[MultiChannelMemorySystem] currentClockCycle = 4575
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4575
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4576
current clock cycle = 4576
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6864
[MultiChannelMemorySystem] currentClockCycle = 4576
current clock cycle = 4576
current clock cycle = 4576
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6865
[MultiChannelMemorySystem] currentClockCycle = 4576
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4576
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4577
current clock cycle = 4577
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6866
[MultiChannelMemorySystem] currentClockCycle = 4577
current clock cycle = 4578
current clock cycle = 4578
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6867
[MultiChannelMemorySystem] currentClockCycle = 4578
current clock cycle = 4578
current clock cycle = 4578
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6868
[MultiChannelMemorySystem] currentClockCycle = 4578
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4578
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4579
current clock cycle = 4579
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10d9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6869
[MultiChannelMemorySystem] currentClockCycle = 4579
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4579
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4580
current clock cycle = 4580
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6870
[MultiChannelMemorySystem] currentClockCycle = 4580
current clock cycle = 4580
current clock cycle = 4580
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6871
[MultiChannelMemorySystem] currentClockCycle = 4580
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4580
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4581
current clock cycle = 4581
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6872
[MultiChannelMemorySystem] currentClockCycle = 4581
current clock cycle = 4582
current clock cycle = 4582
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10da
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6873
[MultiChannelMemorySystem] currentClockCycle = 4582
current clock cycle = 4582
current clock cycle = 4582
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6874
[MultiChannelMemorySystem] currentClockCycle = 4582
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4582
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4583
current clock cycle = 4583
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6875
[MultiChannelMemorySystem] currentClockCycle = 4583
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4583
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4584
current clock cycle = 4584
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6876
[MultiChannelMemorySystem] currentClockCycle = 4584
current clock cycle = 4584
current clock cycle = 4584
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10db
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6877
[MultiChannelMemorySystem] currentClockCycle = 4584
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4584
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4585
current clock cycle = 4585
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6878
[MultiChannelMemorySystem] currentClockCycle = 4585
current clock cycle = 4586
current clock cycle = 4586
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6879
[MultiChannelMemorySystem] currentClockCycle = 4586
current clock cycle = 4586
current clock cycle = 4586
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6880
[MultiChannelMemorySystem] currentClockCycle = 4586
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4586
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4587
current clock cycle = 4587
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10dc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6881
[MultiChannelMemorySystem] currentClockCycle = 4587
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4587
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4588
current clock cycle = 4588
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6882
[MultiChannelMemorySystem] currentClockCycle = 4588
current clock cycle = 4588
current clock cycle = 4588
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6883
[MultiChannelMemorySystem] currentClockCycle = 4588
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4588
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4589
current clock cycle = 4589
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6884
[MultiChannelMemorySystem] currentClockCycle = 4589
current clock cycle = 4590
current clock cycle = 4590
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10dd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6885
[MultiChannelMemorySystem] currentClockCycle = 4590
current clock cycle = 4590
current clock cycle = 4590
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6886
[MultiChannelMemorySystem] currentClockCycle = 4590
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4590
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4591
current clock cycle = 4591
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6887
[MultiChannelMemorySystem] currentClockCycle = 4591
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4591
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4592
current clock cycle = 4592
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6888
[MultiChannelMemorySystem] currentClockCycle = 4592
current clock cycle = 4592
current clock cycle = 4592
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10de
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6889
[MultiChannelMemorySystem] currentClockCycle = 4592
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4592
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4592
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4593
current clock cycle = 4593
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6890
[MultiChannelMemorySystem] currentClockCycle = 4593
current clock cycle = 4594
current clock cycle = 4594
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6891
[MultiChannelMemorySystem] currentClockCycle = 4594
current clock cycle = 4594
current clock cycle = 4594
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6892
[MultiChannelMemorySystem] currentClockCycle = 4594
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4594
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4595
current clock cycle = 4595
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10df
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6893
[MultiChannelMemorySystem] currentClockCycle = 4595
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4595
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4596
current clock cycle = 4596
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6894
[MultiChannelMemorySystem] currentClockCycle = 4596
current clock cycle = 4596
current clock cycle = 4596
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6895
[MultiChannelMemorySystem] currentClockCycle = 4596
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4596
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4597
current clock cycle = 4597
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6896
[MultiChannelMemorySystem] currentClockCycle = 4597
current clock cycle = 4598
current clock cycle = 4598
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6897
[MultiChannelMemorySystem] currentClockCycle = 4598
current clock cycle = 4598
current clock cycle = 4598
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6898
[MultiChannelMemorySystem] currentClockCycle = 4598
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4598
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4599
current clock cycle = 4599
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6899
[MultiChannelMemorySystem] currentClockCycle = 4599
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4599
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4600
current clock cycle = 4600
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6900
[MultiChannelMemorySystem] currentClockCycle = 4600
current clock cycle = 4600
current clock cycle = 4600
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6901
[MultiChannelMemorySystem] currentClockCycle = 4600
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4600
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4601
current clock cycle = 4601
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6902
[MultiChannelMemorySystem] currentClockCycle = 4601
current clock cycle = 4602
current clock cycle = 4602
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6903
[MultiChannelMemorySystem] currentClockCycle = 4602
current clock cycle = 4602
current clock cycle = 4602
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6904
[MultiChannelMemorySystem] currentClockCycle = 4602
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4602
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4603
current clock cycle = 4603
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6905
[MultiChannelMemorySystem] currentClockCycle = 4603
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4603
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4604
current clock cycle = 4604
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6906
[MultiChannelMemorySystem] currentClockCycle = 4604
current clock cycle = 4604
current clock cycle = 4604
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6907
[MultiChannelMemorySystem] currentClockCycle = 4604
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4604
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4605
current clock cycle = 4605
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6908
[MultiChannelMemorySystem] currentClockCycle = 4605
current clock cycle = 4606
current clock cycle = 4606
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6909
[MultiChannelMemorySystem] currentClockCycle = 4606
current clock cycle = 4606
current clock cycle = 4606
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6910
[MultiChannelMemorySystem] currentClockCycle = 4606
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4606
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4607
current clock cycle = 4607
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6911
[MultiChannelMemorySystem] currentClockCycle = 4607
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4607
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4608
current clock cycle = 4608
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6912
[MultiChannelMemorySystem] currentClockCycle = 4608
current clock cycle = 4608
current clock cycle = 4608
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6913
[MultiChannelMemorySystem] currentClockCycle = 4608
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4608
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4609
current clock cycle = 4609
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6914
[MultiChannelMemorySystem] currentClockCycle = 4609
current clock cycle = 4610
current clock cycle = 4610
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6915
[MultiChannelMemorySystem] currentClockCycle = 4610
current clock cycle = 4610
current clock cycle = 4610
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6916
[MultiChannelMemorySystem] currentClockCycle = 4610
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4610
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4611
current clock cycle = 4611
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6917
[MultiChannelMemorySystem] currentClockCycle = 4611
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4611
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4612
current clock cycle = 4612
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6918
[MultiChannelMemorySystem] currentClockCycle = 4612
current clock cycle = 4612
current clock cycle = 4612
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6919
[MultiChannelMemorySystem] currentClockCycle = 4612
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4612
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4613
current clock cycle = 4613
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6920
[MultiChannelMemorySystem] currentClockCycle = 4613
current clock cycle = 4614
current clock cycle = 4614
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6921
[MultiChannelMemorySystem] currentClockCycle = 4614
current clock cycle = 4614
current clock cycle = 4614
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6922
[MultiChannelMemorySystem] currentClockCycle = 4614
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4614
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4615
current clock cycle = 4615
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6923
[MultiChannelMemorySystem] currentClockCycle = 4615
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4615
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4616
current clock cycle = 4616
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6924
[MultiChannelMemorySystem] currentClockCycle = 4616
current clock cycle = 4616
current clock cycle = 4616
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6925
[MultiChannelMemorySystem] currentClockCycle = 4616
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4616
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4617
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6926
[MultiChannelMemorySystem] currentClockCycle = 4617
current clock cycle = 4618
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6927
[MultiChannelMemorySystem] currentClockCycle = 4618
current clock cycle = 4618
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6928
[MultiChannelMemorySystem] currentClockCycle = 4618
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4618
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4619
current clock cycle = 4617
current clock cycle = 4618
current clock cycle = 4618
current clock cycle = 4619
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6929
[MultiChannelMemorySystem] currentClockCycle = 4619
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4619
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4620
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6930
[MultiChannelMemorySystem] currentClockCycle = 4620
current clock cycle = 4620
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6931
[MultiChannelMemorySystem] currentClockCycle = 4620
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4620
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4621
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6932
[MultiChannelMemorySystem] currentClockCycle = 4621
current clock cycle = 4622
current clock cycle = 4620
current clock cycle = 4620
current clock cycle = 4621
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10e9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6933
[MultiChannelMemorySystem] currentClockCycle = 4622
current clock cycle = 4622
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6934
[MultiChannelMemorySystem] currentClockCycle = 4622
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4622
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4623
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6935
[MultiChannelMemorySystem] currentClockCycle = 4623
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4623
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4624
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6936
[MultiChannelMemorySystem] currentClockCycle = 4624
current clock cycle = 4624
current clock cycle = 4622
current clock cycle = 4622
current clock cycle = 4623
current clock cycle = 4624
current clock cycle = 4624
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ea
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6937
[MultiChannelMemorySystem] currentClockCycle = 4624
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4624
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4625
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6938
[MultiChannelMemorySystem] currentClockCycle = 4625
current clock cycle = 4626
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6939
[MultiChannelMemorySystem] currentClockCycle = 4626
current clock cycle = 4626
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6940
[MultiChannelMemorySystem] currentClockCycle = 4626
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4626
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4627
current clock cycle = 4625
current clock cycle = 4626
current clock cycle = 4626
current clock cycle = 4627
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10eb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6941
[MultiChannelMemorySystem] currentClockCycle = 4627
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4627
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4628
current clock cycle = 4628
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6942
[MultiChannelMemorySystem] currentClockCycle = 4628
current clock cycle = 4628
current clock cycle = 4628
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6943
[MultiChannelMemorySystem] currentClockCycle = 4628
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4628
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4629
current clock cycle = 4629
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6944
[MultiChannelMemorySystem] currentClockCycle = 4629
current clock cycle = 4630
current clock cycle = 4630
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ec
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6945
[MultiChannelMemorySystem] currentClockCycle = 4630
current clock cycle = 4630
current clock cycle = 4630
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6946
[MultiChannelMemorySystem] currentClockCycle = 4630
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4630
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4631
current clock cycle = 4631
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6947
[MultiChannelMemorySystem] currentClockCycle = 4631
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4631
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4632
current clock cycle = 4632
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6948
[MultiChannelMemorySystem] currentClockCycle = 4632
current clock cycle = 4632
current clock cycle = 4632
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ed
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6949
[MultiChannelMemorySystem] currentClockCycle = 4632
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4632
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4633
current clock cycle = 4633
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6950
[MultiChannelMemorySystem] currentClockCycle = 4633
current clock cycle = 4634
current clock cycle = 4634
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6951
[MultiChannelMemorySystem] currentClockCycle = 4634
current clock cycle = 4634
current clock cycle = 4634
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6952
[MultiChannelMemorySystem] currentClockCycle = 4634
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4634
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4635
current clock cycle = 4635
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ee
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6953
current clock cycle = 4636
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6954
current clock cycle = 4636
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6955
current clock cycle = 4637
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6956
current clock cycle = 4638
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ef
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6957
[MultiChannelMemorySystem] currentClockCycle = 4635
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4635
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4636
[MultiChannelMemorySystem] currentClockCycle = 4636
current clock cycle = 4636
[MultiChannelMemorySystem] currentClockCycle = 4636
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4636
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4637
[MultiChannelMemorySystem] currentClockCycle = 4637
current clock cycle = 4638
[MultiChannelMemorySystem] currentClockCycle = 4638
current clock cycle = 4638
current clock cycle = 4638
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6958
[MultiChannelMemorySystem] currentClockCycle = 4638
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4638
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4639
current clock cycle = 4639
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6959
[MultiChannelMemorySystem] currentClockCycle = 4639
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4639
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4640
current clock cycle = 4640
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6960
[MultiChannelMemorySystem] currentClockCycle = 4640
current clock cycle = 4640
current clock cycle = 4640
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6961
[MultiChannelMemorySystem] currentClockCycle = 4640
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4640
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4641
current clock cycle = 4641
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6962
[MultiChannelMemorySystem] currentClockCycle = 4641
current clock cycle = 4642
current clock cycle = 4642
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6963
[MultiChannelMemorySystem] currentClockCycle = 4642
current clock cycle = 4642
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6964
[MultiChannelMemorySystem] currentClockCycle = 4642
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4642
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4643
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6965
[MultiChannelMemorySystem] currentClockCycle = 4643
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4643
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4644
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6966
[MultiChannelMemorySystem] currentClockCycle = 4644
current clock cycle = 4644
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6967
[MultiChannelMemorySystem] currentClockCycle = 4644
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4644
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4645
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6968
[MultiChannelMemorySystem] currentClockCycle = 4645
current clock cycle = 4646
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6969
[MultiChannelMemorySystem] currentClockCycle = 4646
current clock cycle = 4646
current clock cycle = 4642
current clock cycle = 4643
current clock cycle = 4644
current clock cycle = 4644
current clock cycle = 4645
current clock cycle = 4646
current clock cycle = 4646
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6970
[MultiChannelMemorySystem] currentClockCycle = 4646
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4646
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4647
current clock cycle = 4647
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6971
[MultiChannelMemorySystem] currentClockCycle = 4647
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4647
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4648
current clock cycle = 4648
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6972
[MultiChannelMemorySystem] currentClockCycle = 4648
current clock cycle = 4648
current clock cycle = 4648
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6973
[MultiChannelMemorySystem] currentClockCycle = 4648
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4648
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4649
current clock cycle = 4649
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6974
[MultiChannelMemorySystem] currentClockCycle = 4649
current clock cycle = 4650
current clock cycle = 4650
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6975
[MultiChannelMemorySystem] currentClockCycle = 4650
current clock cycle = 4650
current clock cycle = 4650
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6976
[MultiChannelMemorySystem] currentClockCycle = 4650
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4650
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4651
current clock cycle = 4651
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6977
[MultiChannelMemorySystem] currentClockCycle = 4651
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4651
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4652
current clock cycle = 4652
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6978
[MultiChannelMemorySystem] currentClockCycle = 4652
current clock cycle = 4652
current clock cycle = 4652
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6979
[MultiChannelMemorySystem] currentClockCycle = 4652
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4652
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4653
current clock cycle = 4653
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6980
[MultiChannelMemorySystem] currentClockCycle = 4653
current clock cycle = 4654
current clock cycle = 4654
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6981
[MultiChannelMemorySystem] currentClockCycle = 4654
current clock cycle = 4654
current clock cycle = 4654
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6982
[MultiChannelMemorySystem] currentClockCycle = 4654
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4654
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4655
current clock cycle = 4655
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6983
[MultiChannelMemorySystem] currentClockCycle = 4655
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4655
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4656
current clock cycle = 4656
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6984
[MultiChannelMemorySystem] currentClockCycle = 4656
current clock cycle = 4656
current clock cycle = 4656
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6985
[MultiChannelMemorySystem] currentClockCycle = 4656
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4656
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4657
current clock cycle = 4657
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6986
[MultiChannelMemorySystem] currentClockCycle = 4657
current clock cycle = 4658
current clock cycle = 4658
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6987
[MultiChannelMemorySystem] currentClockCycle = 4658
current clock cycle = 4658
current clock cycle = 4658
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6988
[MultiChannelMemorySystem] currentClockCycle = 4658
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4658
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4659
current clock cycle = 4659
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6989
[MultiChannelMemorySystem] currentClockCycle = 4659
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4659
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4660
current clock cycle = 4660
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6990
[MultiChannelMemorySystem] currentClockCycle = 4660
current clock cycle = 4660
current clock cycle = 4660
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6991
[MultiChannelMemorySystem] currentClockCycle = 4660
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4660
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4661
current clock cycle = 4661
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6992
[MultiChannelMemorySystem] currentClockCycle = 4661
current clock cycle = 4662
current clock cycle = 4662
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6993
[MultiChannelMemorySystem] currentClockCycle = 4662
current clock cycle = 4662
current clock cycle = 4662
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6994
[MultiChannelMemorySystem] currentClockCycle = 4662
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4662
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4663
current clock cycle = 4663
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6995
[MultiChannelMemorySystem] currentClockCycle = 4663
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4663
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4664
current clock cycle = 4664
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 6996
[MultiChannelMemorySystem] currentClockCycle = 4664
current clock cycle = 4664
current clock cycle = 4664
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10f9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 6997
[MultiChannelMemorySystem] currentClockCycle = 4664
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4664
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4665
current clock cycle = 4665
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 6998
[MultiChannelMemorySystem] currentClockCycle = 4665
current clock cycle = 4666
current clock cycle = 4666
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 6999
[MultiChannelMemorySystem] currentClockCycle = 4666
current clock cycle = 4666
current clock cycle = 4666
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7000
[MultiChannelMemorySystem] currentClockCycle = 4666
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4666
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4667
current clock cycle = 4667
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fa
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7001
[MultiChannelMemorySystem] currentClockCycle = 4667
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4667
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4668
current clock cycle = 4668
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7002
[MultiChannelMemorySystem] currentClockCycle = 4668
current clock cycle = 4668
current clock cycle = 4668
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7003
[MultiChannelMemorySystem] currentClockCycle = 4668
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4668
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4669
current clock cycle = 4669
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7004
[MultiChannelMemorySystem] currentClockCycle = 4669
current clock cycle = 4670
current clock cycle = 4670
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7005
[MultiChannelMemorySystem] currentClockCycle = 4670
current clock cycle = 4670
current clock cycle = 4670
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7006
[MultiChannelMemorySystem] currentClockCycle = 4670
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4670
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4671
current clock cycle = 4671
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7007
[MultiChannelMemorySystem] currentClockCycle = 4671
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4671
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4672
current clock cycle = 4672
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7008
[MultiChannelMemorySystem] currentClockCycle = 4672
current clock cycle = 4672
current clock cycle = 4672
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7009
[MultiChannelMemorySystem] currentClockCycle = 4672
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4672
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4673
current clock cycle = 4673
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7010
[MultiChannelMemorySystem] currentClockCycle = 4673
current clock cycle = 4674
current clock cycle = 4674
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7011
[MultiChannelMemorySystem] currentClockCycle = 4674
current clock cycle = 4674
current clock cycle = 4674
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7012
[MultiChannelMemorySystem] currentClockCycle = 4674
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4674
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4675
current clock cycle = 4675
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7013
[MultiChannelMemorySystem] currentClockCycle = 4675
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4675
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4676
current clock cycle = 4676
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7014
[MultiChannelMemorySystem] currentClockCycle = 4676
current clock cycle = 4676
current clock cycle = 4676
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7015
[MultiChannelMemorySystem] currentClockCycle = 4676
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4676
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4677
current clock cycle = 4677
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7016
[MultiChannelMemorySystem] currentClockCycle = 4677
current clock cycle = 4678
current clock cycle = 4678
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10fe
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7017
[MultiChannelMemorySystem] currentClockCycle = 4678
current clock cycle = 4678
current clock cycle = 4678
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7018
[MultiChannelMemorySystem] currentClockCycle = 4678
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4678
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4679
current clock cycle = 4679
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7019
[MultiChannelMemorySystem] currentClockCycle = 4679
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4679
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4680
current clock cycle = 4680
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7020
[MultiChannelMemorySystem] currentClockCycle = 4680
current clock cycle = 4680
current clock cycle = 4680
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x10ff
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7021
[MultiChannelMemorySystem] currentClockCycle = 4680
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4680
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4681
current clock cycle = 4681
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7022
[MultiChannelMemorySystem] currentClockCycle = 4681
current clock cycle = 4682
current clock cycle = 4682
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7023
[MultiChannelMemorySystem] currentClockCycle = 4682
current clock cycle = 4682
current clock cycle = 4682
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7024
[MultiChannelMemorySystem] currentClockCycle = 4682
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4682
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4683
current clock cycle = 4683
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1100
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7025
[MultiChannelMemorySystem] currentClockCycle = 4683
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4683
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4684
current clock cycle = 4684
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7026
[MultiChannelMemorySystem] currentClockCycle = 4684
current clock cycle = 4684
current clock cycle = 4684
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7027
[MultiChannelMemorySystem] currentClockCycle = 4684
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4684
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4685
current clock cycle = 4685
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7028
[MultiChannelMemorySystem] currentClockCycle = 4685
current clock cycle = 4686
current clock cycle = 4686
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1101
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7029
[MultiChannelMemorySystem] currentClockCycle = 4686
current clock cycle = 4686
current clock cycle = 4686
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7030
[MultiChannelMemorySystem] currentClockCycle = 4686
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4686
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4687
current clock cycle = 4687
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7031
[MultiChannelMemorySystem] currentClockCycle = 4687
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4687
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4688
current clock cycle = 4688
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7032
[MultiChannelMemorySystem] currentClockCycle = 4688
current clock cycle = 4688
current clock cycle = 4688
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1102
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7033
[MultiChannelMemorySystem] currentClockCycle = 4688
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4688
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4689
current clock cycle = 4689
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7034
[MultiChannelMemorySystem] currentClockCycle = 4689
current clock cycle = 4690
current clock cycle = 4690
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7035
[MultiChannelMemorySystem] currentClockCycle = 4690
current clock cycle = 4690
current clock cycle = 4690
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7036
[MultiChannelMemorySystem] currentClockCycle = 4690
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4690
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4691
current clock cycle = 4691
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1103
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7037
[MultiChannelMemorySystem] currentClockCycle = 4691
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4691
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4692
current clock cycle = 4692
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7038
[MultiChannelMemorySystem] currentClockCycle = 4692
current clock cycle = 4692
current clock cycle = 4692
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7039
[MultiChannelMemorySystem] currentClockCycle = 4692
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4692
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4693
current clock cycle = 4693
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7040
[MultiChannelMemorySystem] currentClockCycle = 4693
current clock cycle = 4694
current clock cycle = 4694
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1104
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7041
[MultiChannelMemorySystem] currentClockCycle = 4694
current clock cycle = 4694
current clock cycle = 4694
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7042
[MultiChannelMemorySystem] currentClockCycle = 4694
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4694
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4695
current clock cycle = 4695
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7043
[MultiChannelMemorySystem] currentClockCycle = 4695
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4695
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4696
current clock cycle = 4696
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7044
[MultiChannelMemorySystem] currentClockCycle = 4696
current clock cycle = 4696
current clock cycle = 4696
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1105
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7045
[MultiChannelMemorySystem] currentClockCycle = 4696
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4696
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4697
current clock cycle = 4697
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7046
[MultiChannelMemorySystem] currentClockCycle = 4697
current clock cycle = 4698
current clock cycle = 4698
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7047
[MultiChannelMemorySystem] currentClockCycle = 4698
current clock cycle = 4698
current clock cycle = 4698
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7048
[MultiChannelMemorySystem] currentClockCycle = 4698
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4698
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4699
current clock cycle = 4699
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1106
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7049
[MultiChannelMemorySystem] currentClockCycle = 4699
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4699
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4700
current clock cycle = 4700
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7050
[MultiChannelMemorySystem] currentClockCycle = 4700
current clock cycle = 4700
current clock cycle = 4700
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7051
[MultiChannelMemorySystem] currentClockCycle = 4700
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4700
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4701
current clock cycle = 4701
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7052
[MultiChannelMemorySystem] currentClockCycle = 4701
current clock cycle = 4702
current clock cycle = 4702
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1107
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7053
[MultiChannelMemorySystem] currentClockCycle = 4702
current clock cycle = 4702
current clock cycle = 4702
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7054
[MultiChannelMemorySystem] currentClockCycle = 4702
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4702
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4703
current clock cycle = 4703
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7055
[MultiChannelMemorySystem] currentClockCycle = 4703
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4703
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4704
current clock cycle = 4704
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7056
[MultiChannelMemorySystem] currentClockCycle = 4704
current clock cycle = 4704
current clock cycle = 4704
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1108
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7057
[MultiChannelMemorySystem] currentClockCycle = 4704
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4704
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4705
current clock cycle = 4705
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7058
[MultiChannelMemorySystem] currentClockCycle = 4705
current clock cycle = 4706
current clock cycle = 4706
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7059
[MultiChannelMemorySystem] currentClockCycle = 4706
current clock cycle = 4706
current clock cycle = 4706
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7060
[MultiChannelMemorySystem] currentClockCycle = 4706
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4706
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4707
current clock cycle = 4707
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1109
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7061
[MultiChannelMemorySystem] currentClockCycle = 4707
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4707
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4708
current clock cycle = 4708
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7062
[MultiChannelMemorySystem] currentClockCycle = 4708
current clock cycle = 4708
current clock cycle = 4708
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7063
[MultiChannelMemorySystem] currentClockCycle = 4708
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4708
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4709
current clock cycle = 4709
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7064
[MultiChannelMemorySystem] currentClockCycle = 4709
current clock cycle = 4710
current clock cycle = 4710
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7065
[MultiChannelMemorySystem] currentClockCycle = 4710
current clock cycle = 4710
current clock cycle = 4710
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7066
[MultiChannelMemorySystem] currentClockCycle = 4710
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4710
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4711
current clock cycle = 4711
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7067
[MultiChannelMemorySystem] currentClockCycle = 4711
current clock cycle = 4712
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7068
current clock cycle = 4712
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7069
current clock cycle = 4713
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7070
current clock cycle = 4714
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7071
current clock cycle = 4714
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7072
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4711
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4712
[MultiChannelMemorySystem] currentClockCycle = 4712
current clock cycle = 4712
[MultiChannelMemorySystem] currentClockCycle = 4712
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4712
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4713
[MultiChannelMemorySystem] currentClockCycle = 4713
current clock cycle = 4714
[MultiChannelMemorySystem] currentClockCycle = 4714
current clock cycle = 4714
[MultiChannelMemorySystem] currentClockCycle = 4714
current clock cycle = 4715
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7073
current clock cycle = 4716
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7074
current clock cycle = 4716
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7075
current clock cycle = 4717
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7076
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4714
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4715
[MultiChannelMemorySystem] currentClockCycle = 4715
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4715
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4716
[MultiChannelMemorySystem] currentClockCycle = 4716
current clock cycle = 4716
[MultiChannelMemorySystem] currentClockCycle = 4716
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4716
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4717
[MultiChannelMemorySystem] currentClockCycle = 4717
current clock cycle = 4718
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7077
current clock cycle = 4718
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7078
current clock cycle = 4719
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7079
current clock cycle = 4720
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7080
current clock cycle = 4720
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
current clock cycle = 4718
[MultiChannelMemorySystem] currentClockCycle = 4718
current clock cycle = 4718
[MultiChannelMemorySystem] currentClockCycle = 4718
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4718
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4719
[MultiChannelMemorySystem] currentClockCycle = 4719
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4719
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4720
[MultiChannelMemorySystem] currentClockCycle = 4720
current clock cycle = 4720
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7081
current clock cycle = 4721
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7082
current clock cycle = 4722
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7083
current clock cycle = 4722
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7084
current clock cycle = 4723
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x110f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7085
[MultiChannelMemorySystem] currentClockCycle = 4720
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4720
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4721
[MultiChannelMemorySystem] currentClockCycle = 4721
current clock cycle = 4722
[MultiChannelMemorySystem] currentClockCycle = 4722
current clock cycle = 4722
[MultiChannelMemorySystem] currentClockCycle = 4722
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4722
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4723
[MultiChannelMemorySystem] currentClockCycle = 4723
current clock cycle = 4724
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7086
current clock cycle = 4724
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7087
current clock cycle = 4725
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7088
current clock cycle = 4726
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1110
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7089
current clock cycle = 4726
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7090
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4723
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4724
[MultiChannelMemorySystem] currentClockCycle = 4724
current clock cycle = 4724
[MultiChannelMemorySystem] currentClockCycle = 4724
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4724
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4725
[MultiChannelMemorySystem] currentClockCycle = 4725
current clock cycle = 4726
[MultiChannelMemorySystem] currentClockCycle = 4726
current clock cycle = 4726
[MultiChannelMemorySystem] currentClockCycle = 4726
current clock cycle = 4727
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7091
current clock cycle = 4728
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7092
current clock cycle = 4728
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1111
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7093
current clock cycle = 4729
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7094
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4726
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4727
[MultiChannelMemorySystem] currentClockCycle = 4727
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4727
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4728
[MultiChannelMemorySystem] currentClockCycle = 4728
current clock cycle = 4728
[MultiChannelMemorySystem] currentClockCycle = 4728
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4728
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4729
[MultiChannelMemorySystem] currentClockCycle = 4729
current clock cycle = 4730
current clock cycle = 4730
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7095
[MultiChannelMemorySystem] currentClockCycle = 4730
current clock cycle = 4730
current clock cycle = 4730
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7096
[MultiChannelMemorySystem] currentClockCycle = 4730
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4730
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4731
current clock cycle = 4731
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1112
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7097
[MultiChannelMemorySystem] currentClockCycle = 4731
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4731
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4732
current clock cycle = 4732
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7098
[MultiChannelMemorySystem] currentClockCycle = 4732
current clock cycle = 4732
current clock cycle = 4732
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7099
[MultiChannelMemorySystem] currentClockCycle = 4732
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4732
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4733
current clock cycle = 4733
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7100
[MultiChannelMemorySystem] currentClockCycle = 4733
current clock cycle = 4734
current clock cycle = 4734
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1113
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7101
[MultiChannelMemorySystem] currentClockCycle = 4734
current clock cycle = 4734
current clock cycle = 4734
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7102
[MultiChannelMemorySystem] currentClockCycle = 4734
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4734
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4735
current clock cycle = 4735
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7103
[MultiChannelMemorySystem] currentClockCycle = 4735
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4735
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4736
current clock cycle = 4736
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7104
[MultiChannelMemorySystem] currentClockCycle = 4736
current clock cycle = 4736
current clock cycle = 4736
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1114
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7105
[MultiChannelMemorySystem] currentClockCycle = 4736
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4736
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4737
current clock cycle = 4737
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7106
[MultiChannelMemorySystem] currentClockCycle = 4737
current clock cycle = 4738
current clock cycle = 4738
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7107
[MultiChannelMemorySystem] currentClockCycle = 4738
current clock cycle = 4738
current clock cycle = 4738
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7108
[MultiChannelMemorySystem] currentClockCycle = 4738
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4738
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4739
current clock cycle = 4739
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1115
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7109
[MultiChannelMemorySystem] currentClockCycle = 4739
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4739
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4740
current clock cycle = 4740
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7110
[MultiChannelMemorySystem] currentClockCycle = 4740
current clock cycle = 4740
current clock cycle = 4740
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7111
[MultiChannelMemorySystem] currentClockCycle = 4740
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4740
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4741
current clock cycle = 4741
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7112
[MultiChannelMemorySystem] currentClockCycle = 4741
current clock cycle = 4742
current clock cycle = 4742
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1116
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7113
[MultiChannelMemorySystem] currentClockCycle = 4742
current clock cycle = 4742
current clock cycle = 4742
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7114
[MultiChannelMemorySystem] currentClockCycle = 4742
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4742
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4743
current clock cycle = 4743
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7115
[MultiChannelMemorySystem] currentClockCycle = 4743
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4743
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4744
current clock cycle = 4744
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7116
[MultiChannelMemorySystem] currentClockCycle = 4744
current clock cycle = 4744
current clock cycle = 4744
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1117
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7117
[MultiChannelMemorySystem] currentClockCycle = 4744
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4744
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4745
current clock cycle = 4745
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7118
[MultiChannelMemorySystem] currentClockCycle = 4745
current clock cycle = 4746
current clock cycle = 4746
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7119
[MultiChannelMemorySystem] currentClockCycle = 4746
current clock cycle = 4746
current clock cycle = 4746
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7120
[MultiChannelMemorySystem] currentClockCycle = 4746
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4746
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4747
current clock cycle = 4747
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1118
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7121
[MultiChannelMemorySystem] currentClockCycle = 4747
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4747
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4748
current clock cycle = 4748
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7122
[MultiChannelMemorySystem] currentClockCycle = 4748
current clock cycle = 4748
current clock cycle = 4748
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7123
[MultiChannelMemorySystem] currentClockCycle = 4748
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4748
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4749
current clock cycle = 4749
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7124
[MultiChannelMemorySystem] currentClockCycle = 4749
current clock cycle = 4750
current clock cycle = 4750
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1119
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7125
[MultiChannelMemorySystem] currentClockCycle = 4750
current clock cycle = 4750
current clock cycle = 4750
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7126
[MultiChannelMemorySystem] currentClockCycle = 4750
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4750
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4751
current clock cycle = 4751
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7127
[MultiChannelMemorySystem] currentClockCycle = 4751
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4751
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4752
current clock cycle = 4752
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7128
[MultiChannelMemorySystem] currentClockCycle = 4752
current clock cycle = 4752
current clock cycle = 4752
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7129
[MultiChannelMemorySystem] currentClockCycle = 4752
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4752
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4753
current clock cycle = 4753
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7130
[MultiChannelMemorySystem] currentClockCycle = 4753
current clock cycle = 4754
current clock cycle = 4754
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7131
[MultiChannelMemorySystem] currentClockCycle = 4754
current clock cycle = 4754
current clock cycle = 4754
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7132
[MultiChannelMemorySystem] currentClockCycle = 4754
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4754
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4755
current clock cycle = 4755
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7133
[MultiChannelMemorySystem] currentClockCycle = 4755
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4755
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4756
current clock cycle = 4756
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7134
[MultiChannelMemorySystem] currentClockCycle = 4756
current clock cycle = 4756
current clock cycle = 4756
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7135
[MultiChannelMemorySystem] currentClockCycle = 4756
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4756
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4757
current clock cycle = 4757
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7136
[MultiChannelMemorySystem] currentClockCycle = 4757
current clock cycle = 4758
current clock cycle = 4758
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7137
[MultiChannelMemorySystem] currentClockCycle = 4758
current clock cycle = 4758
current clock cycle = 4758
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7138
[MultiChannelMemorySystem] currentClockCycle = 4758
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4758
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4759
current clock cycle = 4759
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7139
[MultiChannelMemorySystem] currentClockCycle = 4759
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4759
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4760
current clock cycle = 4760
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7140
[MultiChannelMemorySystem] currentClockCycle = 4760
current clock cycle = 4760
current clock cycle = 4760
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7141
[MultiChannelMemorySystem] currentClockCycle = 4760
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4760
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4761
current clock cycle = 4761
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7142
[MultiChannelMemorySystem] currentClockCycle = 4761
current clock cycle = 4762
current clock cycle = 4762
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7143
[MultiChannelMemorySystem] currentClockCycle = 4762
current clock cycle = 4762
current clock cycle = 4762
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7144
[MultiChannelMemorySystem] currentClockCycle = 4762
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4762
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4763
current clock cycle = 4763
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7145
[MultiChannelMemorySystem] currentClockCycle = 4763
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4763
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4764
current clock cycle = 4764
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7146
[MultiChannelMemorySystem] currentClockCycle = 4764
current clock cycle = 4764
current clock cycle = 4764
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7147
[MultiChannelMemorySystem] currentClockCycle = 4764
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4764
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4765
current clock cycle = 4765
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7148
[MultiChannelMemorySystem] currentClockCycle = 4765
current clock cycle = 4766
current clock cycle = 4766
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x111f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7149
[MultiChannelMemorySystem] currentClockCycle = 4766
current clock cycle = 4766
current clock cycle = 4766
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7150
[MultiChannelMemorySystem] currentClockCycle = 4766
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4766
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4767
current clock cycle = 4767
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7151
[MultiChannelMemorySystem] currentClockCycle = 4767
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4767
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4768
current clock cycle = 4768
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7152
[MultiChannelMemorySystem] currentClockCycle = 4768
current clock cycle = 4768
current clock cycle = 4768
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1120
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7153
[MultiChannelMemorySystem] currentClockCycle = 4768
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4768
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4769
current clock cycle = 4769
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7154
[MultiChannelMemorySystem] currentClockCycle = 4769
current clock cycle = 4770
current clock cycle = 4770
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7155
[MultiChannelMemorySystem] currentClockCycle = 4770
current clock cycle = 4770
current clock cycle = 4770
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7156
[MultiChannelMemorySystem] currentClockCycle = 4770
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4770
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4771
current clock cycle = 4771
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1121
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7157
[MultiChannelMemorySystem] currentClockCycle = 4771
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4771
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4772
current clock cycle = 4772
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7158
[MultiChannelMemorySystem] currentClockCycle = 4772
current clock cycle = 4772
current clock cycle = 4772
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7159
[MultiChannelMemorySystem] currentClockCycle = 4772
current clock cycle = 4773
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7160
current clock cycle = 4774
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1122
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7161
current clock cycle = 4774
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7162
current clock cycle = 4775
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7163
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4772
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4773
[MultiChannelMemorySystem] currentClockCycle = 4773
current clock cycle = 4774
[MultiChannelMemorySystem] currentClockCycle = 4774
current clock cycle = 4774
[MultiChannelMemorySystem] currentClockCycle = 4774
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4774
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4775
[MultiChannelMemorySystem] currentClockCycle = 4775
current clock cycle = 4776
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7164
current clock cycle = 4776
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1123
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7165
current clock cycle = 4777
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7166
current clock cycle = 4778
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7167
current clock cycle = 4778
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7168
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4775
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4776
[MultiChannelMemorySystem] currentClockCycle = 4776
current clock cycle = 4776
[MultiChannelMemorySystem] currentClockCycle = 4776
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4776
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4777
[MultiChannelMemorySystem] currentClockCycle = 4777
current clock cycle = 4778
[MultiChannelMemorySystem] currentClockCycle = 4778
current clock cycle = 4778
[MultiChannelMemorySystem] currentClockCycle = 4778
current clock cycle = 4779
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1124
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7169
current clock cycle = 4780
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7170
current clock cycle = 4780
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7171
current clock cycle = 4781
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7172
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4778
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4779
[MultiChannelMemorySystem] currentClockCycle = 4779
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4779
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4780
[MultiChannelMemorySystem] currentClockCycle = 4780
current clock cycle = 4780
[MultiChannelMemorySystem] currentClockCycle = 4780
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4780
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4781
[MultiChannelMemorySystem] currentClockCycle = 4781
current clock cycle = 4782
current clock cycle = 4782
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1125
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7173
[MultiChannelMemorySystem] currentClockCycle = 4782
current clock cycle = 4782
current clock cycle = 4782
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7174
[MultiChannelMemorySystem] currentClockCycle = 4782
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4782
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4783
current clock cycle = 4783
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7175
[MultiChannelMemorySystem] currentClockCycle = 4783
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4783
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4784
current clock cycle = 4784
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7176
[MultiChannelMemorySystem] currentClockCycle = 4784
current clock cycle = 4784
current clock cycle = 4784
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1126
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7177
[MultiChannelMemorySystem] currentClockCycle = 4784
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4784
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4785
current clock cycle = 4785
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7178
[MultiChannelMemorySystem] currentClockCycle = 4785
current clock cycle = 4786
current clock cycle = 4786
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7179
[MultiChannelMemorySystem] currentClockCycle = 4786
current clock cycle = 4786
current clock cycle = 4786
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7180
[MultiChannelMemorySystem] currentClockCycle = 4786
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4786
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4787
current clock cycle = 4787
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1127
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7181
[MultiChannelMemorySystem] currentClockCycle = 4787
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4787
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4788
current clock cycle = 4788
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7182
[MultiChannelMemorySystem] currentClockCycle = 4788
current clock cycle = 4788
current clock cycle = 4788
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7183
[MultiChannelMemorySystem] currentClockCycle = 4788
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4788
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4789
current clock cycle = 4789
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7184
[MultiChannelMemorySystem] currentClockCycle = 4789
current clock cycle = 4790
current clock cycle = 4790
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1128
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7185
[MultiChannelMemorySystem] currentClockCycle = 4790
current clock cycle = 4790
current clock cycle = 4790
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7186
[MultiChannelMemorySystem] currentClockCycle = 4790
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4790
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4791
current clock cycle = 4791
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7187
[MultiChannelMemorySystem] currentClockCycle = 4791
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4791
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4792
current clock cycle = 4792
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7188
[MultiChannelMemorySystem] currentClockCycle = 4792
current clock cycle = 4792
current clock cycle = 4792
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1129
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7189
[MultiChannelMemorySystem] currentClockCycle = 4792
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4792
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4793
current clock cycle = 4793
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7190
[MultiChannelMemorySystem] currentClockCycle = 4793
current clock cycle = 4794
current clock cycle = 4794
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7191
[MultiChannelMemorySystem] currentClockCycle = 4794
current clock cycle = 4794
current clock cycle = 4794
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7192
[MultiChannelMemorySystem] currentClockCycle = 4794
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4794
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4795
current clock cycle = 4795
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7193
[MultiChannelMemorySystem] currentClockCycle = 4795
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4795
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4796
current clock cycle = 4796
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7194
[MultiChannelMemorySystem] currentClockCycle = 4796
current clock cycle = 4796
current clock cycle = 4796
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7195
[MultiChannelMemorySystem] currentClockCycle = 4796
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4796
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4797
current clock cycle = 4797
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7196
[MultiChannelMemorySystem] currentClockCycle = 4797
current clock cycle = 4798
current clock cycle = 4798
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7197
[MultiChannelMemorySystem] currentClockCycle = 4798
current clock cycle = 4798
current clock cycle = 4798
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7198
[MultiChannelMemorySystem] currentClockCycle = 4798
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4798
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4799
current clock cycle = 4799
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7199
[MultiChannelMemorySystem] currentClockCycle = 4799
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4799
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4800
current clock cycle = 4800
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7200
[MultiChannelMemorySystem] currentClockCycle = 4800
current clock cycle = 4800
current clock cycle = 4800
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7201
[MultiChannelMemorySystem] currentClockCycle = 4800
current clock cycle = 4801
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7202
current clock cycle = 4802
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7203
current clock cycle = 4802
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7204
current clock cycle = 4803
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7205
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4800
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4801
[MultiChannelMemorySystem] currentClockCycle = 4801
current clock cycle = 4802
[MultiChannelMemorySystem] currentClockCycle = 4802
current clock cycle = 4802
[MultiChannelMemorySystem] currentClockCycle = 4802
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4802
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4803
[MultiChannelMemorySystem] currentClockCycle = 4803
current clock cycle = 4804
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7206
current clock cycle = 4804
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7207
current clock cycle = 4805
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7208
current clock cycle = 4806
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7209
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4803
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4804
[MultiChannelMemorySystem] currentClockCycle = 4804
current clock cycle = 4804
[MultiChannelMemorySystem] currentClockCycle = 4804
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4804
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4804
starting getting tags 
current clock cycle = 4806
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7210
current clock cycle = 4807
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7211
current clock cycle = 4808
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7212
current clock cycle = 4808
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x112f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7213
current clock cycle = 4809
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7214
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4805
[MultiChannelMemorySystem] currentClockCycle = 4805
current clock cycle = 4806
[MultiChannelMemorySystem] currentClockCycle = 4806
current clock cycle = 4806
[MultiChannelMemorySystem] currentClockCycle = 4806
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4806
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4807
[MultiChannelMemorySystem] currentClockCycle = 4807
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4807
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4808
[MultiChannelMemorySystem] currentClockCycle = 4808
current clock cycle = 4808
[MultiChannelMemorySystem] currentClockCycle = 4808
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4808
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4809
[MultiChannelMemorySystem] currentClockCycle = 4809
current clock cycle = 4810
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7215
current clock cycle = 4810
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7216
current clock cycle = 4811
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1130
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7217
current clock cycle = 4812
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7218
current clock cycle = 4810
[MultiChannelMemorySystem] currentClockCycle = 4810
current clock cycle = 4810
[MultiChannelMemorySystem] currentClockCycle = 4810
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4810
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4811
[MultiChannelMemorySystem] currentClockCycle = 4811
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4811
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4812
[MultiChannelMemorySystem] currentClockCycle = 4812
current clock cycle = 4812
current clock cycle = 4812
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7219
current clock cycle = 4813
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7220
current clock cycle = 4814
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1131
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7221
current clock cycle = 4814
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7222
current clock cycle = 4815
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7223
[MultiChannelMemorySystem] currentClockCycle = 4812
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4812
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4813
[MultiChannelMemorySystem] currentClockCycle = 4813
current clock cycle = 4814
[MultiChannelMemorySystem] currentClockCycle = 4814
current clock cycle = 4814
[MultiChannelMemorySystem] currentClockCycle = 4814
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4814
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4815
[MultiChannelMemorySystem] currentClockCycle = 4815
current clock cycle = 4816
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7224
current clock cycle = 4816
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1132
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7225
current clock cycle = 4817
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7226
current clock cycle = 4818
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7227
current clock cycle = 4818
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4815
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4816
[MultiChannelMemorySystem] currentClockCycle = 4816
current clock cycle = 4816
[MultiChannelMemorySystem] currentClockCycle = 4816
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4816
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4817
[MultiChannelMemorySystem] currentClockCycle = 4817
current clock cycle = 4818
[MultiChannelMemorySystem] currentClockCycle = 4818
current clock cycle = 4818
STEP 1 -> 7228
[MultiChannelMemorySystem] currentClockCycle = 4818
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4818
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4819
current clock cycle = 4819
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1133
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7229
[MultiChannelMemorySystem] currentClockCycle = 4819
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4819
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4820
current clock cycle = 4820
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7230
[MultiChannelMemorySystem] currentClockCycle = 4820
current clock cycle = 4820
current clock cycle = 4820
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7231
[MultiChannelMemorySystem] currentClockCycle = 4820
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4820
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4821
current clock cycle = 4821
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7232
[MultiChannelMemorySystem] currentClockCycle = 4821
current clock cycle = 4822
current clock cycle = 4822
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1134
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7233
[MultiChannelMemorySystem] currentClockCycle = 4822
current clock cycle = 4822
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7234
[MultiChannelMemorySystem] currentClockCycle = 4822
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4822
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4823
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7235
[MultiChannelMemorySystem] currentClockCycle = 4823
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4823
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4824
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7236
[MultiChannelMemorySystem] currentClockCycle = 4824
current clock cycle = 4824
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1135
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7237
[MultiChannelMemorySystem] currentClockCycle = 4824
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4824
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4825
current clock cycle = 4822
current clock cycle = 4823
current clock cycle = 4824
current clock cycle = 4824
current clock cycle = 4825
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7238
[MultiChannelMemorySystem] currentClockCycle = 4825
current clock cycle = 4826
current clock cycle = 4826
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7239
[MultiChannelMemorySystem] currentClockCycle = 4826
current clock cycle = 4826
current clock cycle = 4826
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7240
[MultiChannelMemorySystem] currentClockCycle = 4826
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4826
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4827
current clock cycle = 4827
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1136
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7241
[MultiChannelMemorySystem] currentClockCycle = 4827
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4827
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4828
current clock cycle = 4828
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7242
[MultiChannelMemorySystem] currentClockCycle = 4828
current clock cycle = 4828
current clock cycle = 4828
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7243
[MultiChannelMemorySystem] currentClockCycle = 4828
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4828
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4829
current clock cycle = 4829
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7244
[MultiChannelMemorySystem] currentClockCycle = 4829
current clock cycle = 4830
current clock cycle = 4830
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1137
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7245
[MultiChannelMemorySystem] currentClockCycle = 4830
current clock cycle = 4830
current clock cycle = 4830
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7246
[MultiChannelMemorySystem] currentClockCycle = 4830
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4830
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4831
current clock cycle = 4831
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7247
[MultiChannelMemorySystem] currentClockCycle = 4831
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4831
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4832
current clock cycle = 4832
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7248
[MultiChannelMemorySystem] currentClockCycle = 4832
current clock cycle = 4832
current clock cycle = 4832
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1138
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7249
[MultiChannelMemorySystem] currentClockCycle = 4832
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4832
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4833
current clock cycle = 4833
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7250
[MultiChannelMemorySystem] currentClockCycle = 4833
current clock cycle = 4834
current clock cycle = 4834
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7251
[MultiChannelMemorySystem] currentClockCycle = 4834
current clock cycle = 4834
current clock cycle = 4834
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7252
[MultiChannelMemorySystem] currentClockCycle = 4834
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4834
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4835
current clock cycle = 4835
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1139
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7253
[MultiChannelMemorySystem] currentClockCycle = 4835
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4835
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4836
current clock cycle = 4836
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7254
[MultiChannelMemorySystem] currentClockCycle = 4836
current clock cycle = 4836
current clock cycle = 4836
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7255
[MultiChannelMemorySystem] currentClockCycle = 4836
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4836
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4837
current clock cycle = 4837
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7256
[MultiChannelMemorySystem] currentClockCycle = 4837
current clock cycle = 4838
current clock cycle = 4838
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7257
[MultiChannelMemorySystem] currentClockCycle = 4838
current clock cycle = 4838
current clock cycle = 4838
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7258
[MultiChannelMemorySystem] currentClockCycle = 4838
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4838
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4839
current clock cycle = 4839
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7259
[MultiChannelMemorySystem] currentClockCycle = 4839
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4839
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4840
current clock cycle = 4840
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7260
[MultiChannelMemorySystem] currentClockCycle = 4840
current clock cycle = 4840
current clock cycle = 4840
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7261
[MultiChannelMemorySystem] currentClockCycle = 4840
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4840
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4841
current clock cycle = 4841
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7262
[MultiChannelMemorySystem] currentClockCycle = 4841
current clock cycle = 4842
current clock cycle = 4842
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7263
[MultiChannelMemorySystem] currentClockCycle = 4842
current clock cycle = 4842
current clock cycle = 4842
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7264
[MultiChannelMemorySystem] currentClockCycle = 4842
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4842
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4843
current clock cycle = 4843
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7265
[MultiChannelMemorySystem] currentClockCycle = 4843
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4843
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4844
current clock cycle = 4844
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7266
[MultiChannelMemorySystem] currentClockCycle = 4844
current clock cycle = 4844
current clock cycle = 4844
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7267
[MultiChannelMemorySystem] currentClockCycle = 4844
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4844
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4845
current clock cycle = 4845
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7268
[MultiChannelMemorySystem] currentClockCycle = 4845
current clock cycle = 4846
current clock cycle = 4846
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7269
[MultiChannelMemorySystem] currentClockCycle = 4846
current clock cycle = 4846
current clock cycle = 4846
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7270
[MultiChannelMemorySystem] currentClockCycle = 4846
current clock cycle = 4847
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7271
current clock cycle = 4848
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7272
current clock cycle = 4848
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7273
current clock cycle = 4849
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7274
current clock cycle = 4850
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7275
current clock cycle = 4850
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7276
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4846
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4847
[MultiChannelMemorySystem] currentClockCycle = 4847
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4847
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4848
[MultiChannelMemorySystem] currentClockCycle = 4848
current clock cycle = 4848
[MultiChannelMemorySystem] currentClockCycle = 4848
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4848
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4849
[MultiChannelMemorySystem] currentClockCycle = 4849
current clock cycle = 4850
[MultiChannelMemorySystem] currentClockCycle = 4850
current clock cycle = 4850
[MultiChannelMemorySystem] currentClockCycle = 4850
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4850
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4851
current clock cycle = 4851
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x113f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7277
[MultiChannelMemorySystem] currentClockCycle = 4851
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4851
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4852
current clock cycle = 4852
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7278
[MultiChannelMemorySystem] currentClockCycle = 4852
current clock cycle = 4852
current clock cycle = 4852
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7279
[MultiChannelMemorySystem] currentClockCycle = 4852
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4852
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4853
current clock cycle = 4853
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7280
[MultiChannelMemorySystem] currentClockCycle = 4853
current clock cycle = 4854
current clock cycle = 4854
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1140
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7281
[MultiChannelMemorySystem] currentClockCycle = 4854
current clock cycle = 4854
current clock cycle = 4854
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7282
[MultiChannelMemorySystem] currentClockCycle = 4854
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4854
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4855
current clock cycle = 4855
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7283
[MultiChannelMemorySystem] currentClockCycle = 4855
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4855
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4856
current clock cycle = 4856
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7284
[MultiChannelMemorySystem] currentClockCycle = 4856
current clock cycle = 4856
current clock cycle = 4856
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1141
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7285
[MultiChannelMemorySystem] currentClockCycle = 4856
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4856
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4857
current clock cycle = 4857
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7286
[MultiChannelMemorySystem] currentClockCycle = 4857
current clock cycle = 4858
current clock cycle = 4858
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7287
[MultiChannelMemorySystem] currentClockCycle = 4858
current clock cycle = 4858
current clock cycle = 4858
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7288
[MultiChannelMemorySystem] currentClockCycle = 4858
current clock cycle = 4859
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1142
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7289
current clock cycle = 4860
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7290
current clock cycle = 4860
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7291
current clock cycle = 4861
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7292
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4858
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4859
[MultiChannelMemorySystem] currentClockCycle = 4859
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4859
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4860
[MultiChannelMemorySystem] currentClockCycle = 4860
current clock cycle = 4860
[MultiChannelMemorySystem] currentClockCycle = 4860
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4860
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4861
[MultiChannelMemorySystem] currentClockCycle = 4861
current clock cycle = 4862
current clock cycle = 4862
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1143
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7293
[MultiChannelMemorySystem] currentClockCycle = 4862
current clock cycle = 4862
current clock cycle = 4862
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7294
[MultiChannelMemorySystem] currentClockCycle = 4862
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4862
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4863
current clock cycle = 4863
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7295
[MultiChannelMemorySystem] currentClockCycle = 4863
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4863
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4864
current clock cycle = 4864
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7296
[MultiChannelMemorySystem] currentClockCycle = 4864
current clock cycle = 4864
current clock cycle = 4864
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1144
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7297
[MultiChannelMemorySystem] currentClockCycle = 4864
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4864
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4865
current clock cycle = 4865
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7298
[MultiChannelMemorySystem] currentClockCycle = 4865
current clock cycle = 4866
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7299
current clock cycle = 4866
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7300
current clock cycle = 4867
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1145
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7301
current clock cycle = 4868
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7302
current clock cycle = 4866
[MultiChannelMemorySystem] currentClockCycle = 4866
current clock cycle = 4866
[MultiChannelMemorySystem] currentClockCycle = 4866
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4866
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4867
[MultiChannelMemorySystem] currentClockCycle = 4867
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4867
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4868
[MultiChannelMemorySystem] currentClockCycle = 4868
current clock cycle = 4868
current clock cycle = 4868
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7303
[MultiChannelMemorySystem] currentClockCycle = 4868
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4868
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4869
current clock cycle = 4869
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7304
[MultiChannelMemorySystem] currentClockCycle = 4869
current clock cycle = 4870
current clock cycle = 4870
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1146
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7305
[MultiChannelMemorySystem] currentClockCycle = 4870
current clock cycle = 4870
current clock cycle = 4870
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7306
[MultiChannelMemorySystem] currentClockCycle = 4870
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4870
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4871
current clock cycle = 4871
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7307
[MultiChannelMemorySystem] currentClockCycle = 4871
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4871
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4872
current clock cycle = 4872
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7308
[MultiChannelMemorySystem] currentClockCycle = 4872
current clock cycle = 4872
current clock cycle = 4872
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1147
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7309
[MultiChannelMemorySystem] currentClockCycle = 4872
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4872
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4873
current clock cycle = 4873
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7310
[MultiChannelMemorySystem] currentClockCycle = 4873
current clock cycle = 4874
current clock cycle = 4874
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7311
[MultiChannelMemorySystem] currentClockCycle = 4874
current clock cycle = 4874
current clock cycle = 4874
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7312
[MultiChannelMemorySystem] currentClockCycle = 4874
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4874
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4875
current clock cycle = 4875
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1148
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7313
[MultiChannelMemorySystem] currentClockCycle = 4875
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4875
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4876
current clock cycle = 4876
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7314
[MultiChannelMemorySystem] currentClockCycle = 4876
current clock cycle = 4876
current clock cycle = 4876
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7315
[MultiChannelMemorySystem] currentClockCycle = 4876
[Callback] read complete: channel = 0, address = 0x10c0, cycle = 4876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4876
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4877
current clock cycle = 4877
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7316
[MultiChannelMemorySystem] currentClockCycle = 4877
current clock cycle = 4878
current clock cycle = 4878
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1149
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7317
[MultiChannelMemorySystem] currentClockCycle = 4878
current clock cycle = 4878
current clock cycle = 4878
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7318
[MultiChannelMemorySystem] currentClockCycle = 4878
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4878
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4879
current clock cycle = 4879
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7319
[MultiChannelMemorySystem] currentClockCycle = 4879
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4879
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4880
current clock cycle = 4880
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7320
[MultiChannelMemorySystem] currentClockCycle = 4880
current clock cycle = 4880
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7321
current clock cycle = 4881
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7322
current clock cycle = 4882
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7323
current clock cycle = 4882
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7324
current clock cycle = 4880
[MultiChannelMemorySystem] currentClockCycle = 4880
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4880
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4881
[MultiChannelMemorySystem] currentClockCycle = 4881
current clock cycle = 4882
[MultiChannelMemorySystem] currentClockCycle = 4882
current clock cycle = 4882
[MultiChannelMemorySystem] currentClockCycle = 4882
current clock cycle = 4883
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7325
current clock cycle = 4884
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7326
current clock cycle = 4884
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7327
current clock cycle = 4885
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7328
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4882
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4883
[MultiChannelMemorySystem] currentClockCycle = 4883
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4883
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4884
[MultiChannelMemorySystem] currentClockCycle = 4884
current clock cycle = 4884
[MultiChannelMemorySystem] currentClockCycle = 4884
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4884
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4885
[MultiChannelMemorySystem] currentClockCycle = 4885
current clock cycle = 4886
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7329
current clock cycle = 4886
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7330
current clock cycle = 4887
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7331
current clock cycle = 4888
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7332
current clock cycle = 4888
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
current clock cycle = 4886
[MultiChannelMemorySystem] currentClockCycle = 4886
current clock cycle = 4886
[MultiChannelMemorySystem] currentClockCycle = 4886
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4886
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4887
[MultiChannelMemorySystem] currentClockCycle = 4887
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4887
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4888
[MultiChannelMemorySystem] currentClockCycle = 4888
current clock cycle = 4888
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7333
current clock cycle = 4889
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7334
current clock cycle = 4890
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7335
current clock cycle = 4890
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7336
current clock cycle = 4891
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7337
[MultiChannelMemorySystem] currentClockCycle = 4888
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4888
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4889
[MultiChannelMemorySystem] currentClockCycle = 4889
current clock cycle = 4890
[MultiChannelMemorySystem] currentClockCycle = 4890
current clock cycle = 4890
[MultiChannelMemorySystem] currentClockCycle = 4890
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4890
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4891
[MultiChannelMemorySystem] currentClockCycle = 4891
current clock cycle = 4892
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7338
current clock cycle = 4892
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7339
current clock cycle = 4893
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7340
current clock cycle = 4894
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x114f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7341
current clock cycle = 4894
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7342
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4891
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4892
[MultiChannelMemorySystem] currentClockCycle = 4892
current clock cycle = 4892
[MultiChannelMemorySystem] currentClockCycle = 4892
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4893
[MultiChannelMemorySystem] currentClockCycle = 4893
current clock cycle = 4894
[MultiChannelMemorySystem] currentClockCycle = 4894
current clock cycle = 4894
[MultiChannelMemorySystem] currentClockCycle = 4894
current clock cycle = 4895
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7343
current clock cycle = 4896
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7344
current clock cycle = 4896
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1150
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7345
current clock cycle = 4897
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7346
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4894
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4895
[MultiChannelMemorySystem] currentClockCycle = 4895
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4895
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4896
[MultiChannelMemorySystem] currentClockCycle = 4896
current clock cycle = 4896
[MultiChannelMemorySystem] currentClockCycle = 4896
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4896
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4897
[MultiChannelMemorySystem] currentClockCycle = 4897
current clock cycle = 4898
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7347
current clock cycle = 4898
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7348
current clock cycle = 4899
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1151
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7349
current clock cycle = 4900
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7350
current clock cycle = 4900
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7351
current clock cycle = 4898
[MultiChannelMemorySystem] currentClockCycle = 4898
current clock cycle = 4898
[MultiChannelMemorySystem] currentClockCycle = 4898
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4898
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4899
[MultiChannelMemorySystem] currentClockCycle = 4899
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4899
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4900
[MultiChannelMemorySystem] currentClockCycle = 4900
current clock cycle = 4900
[MultiChannelMemorySystem] currentClockCycle = 4900
current clock cycle = 4901
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7352
current clock cycle = 4902
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1152
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7353
current clock cycle = 4902
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7354
current clock cycle = 4903
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7355
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4900
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4901
[MultiChannelMemorySystem] currentClockCycle = 4901
current clock cycle = 4902
[MultiChannelMemorySystem] currentClockCycle = 4902
current clock cycle = 4902
[MultiChannelMemorySystem] currentClockCycle = 4902
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4902
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4903
[MultiChannelMemorySystem] currentClockCycle = 4903
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4903
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4904
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7356
current clock cycle = 4904
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1153
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7357
current clock cycle = 4905
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7358
current clock cycle = 4906
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7359
current clock cycle = 4906
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7360
current clock cycle = 4904
[MultiChannelMemorySystem] currentClockCycle = 4904
current clock cycle = 4904
[MultiChannelMemorySystem] currentClockCycle = 4904
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4904
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4905
[MultiChannelMemorySystem] currentClockCycle = 4905
current clock cycle = 4906
[MultiChannelMemorySystem] currentClockCycle = 4906
current clock cycle = 4906
[MultiChannelMemorySystem] currentClockCycle = 4906
current clock cycle = 4907
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1154
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7361
current clock cycle = 4908
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7362
current clock cycle = 4908
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7363
current clock cycle = 4909
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7364
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4906
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4907
[MultiChannelMemorySystem] currentClockCycle = 4907
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4907
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4908
[MultiChannelMemorySystem] currentClockCycle = 4908
current clock cycle = 4908
[MultiChannelMemorySystem] currentClockCycle = 4908
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4908
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4908
starting getting tags 
current clock cycle = 4910
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1155
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7365
current clock cycle = 4910
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7366
current clock cycle = 4911
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7367
current clock cycle = 4912
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7368
current clock cycle = 4912
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1156
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7369
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4909
[MultiChannelMemorySystem] currentClockCycle = 4909
current clock cycle = 4910
[MultiChannelMemorySystem] currentClockCycle = 4910
current clock cycle = 4910
[MultiChannelMemorySystem] currentClockCycle = 4910
[Callback] read complete: channel = 2, address = 0x800001000, cycle = 4910
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4911
[MultiChannelMemorySystem] currentClockCycle = 4911
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4911
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4912
[MultiChannelMemorySystem] currentClockCycle = 4912
current clock cycle = 4912
[MultiChannelMemorySystem] currentClockCycle = 4912
current clock cycle = 4913
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7370
current clock cycle = 4914
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7371
current clock cycle = 4914
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7372
current clock cycle = 4915
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1157
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7373
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4912
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4913
[MultiChannelMemorySystem] currentClockCycle = 4913
current clock cycle = 4914
[MultiChannelMemorySystem] currentClockCycle = 4914
current clock cycle = 4914
[MultiChannelMemorySystem] currentClockCycle = 4914
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4914
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4915
[MultiChannelMemorySystem] currentClockCycle = 4915
current clock cycle = 4916
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7374
current clock cycle = 4916
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7375
current clock cycle = 4917
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7376
current clock cycle = 4918
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1158
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7377
current clock cycle = 4918
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7378
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4915
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4916
[MultiChannelMemorySystem] currentClockCycle = 4916
current clock cycle = 4916
[MultiChannelMemorySystem] currentClockCycle = 4916
[Callback] read complete: channel = 0, address = 0x1180, cycle = 4916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4916
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4917
[MultiChannelMemorySystem] currentClockCycle = 4917
current clock cycle = 4918
[MultiChannelMemorySystem] currentClockCycle = 4918
current clock cycle = 4918
[MultiChannelMemorySystem] currentClockCycle = 4918
current clock cycle = 4919
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7379
current clock cycle = 4920
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7380
current clock cycle = 4920
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1159
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7381
current clock cycle = 4921
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7382
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 4918
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4919
[MultiChannelMemorySystem] currentClockCycle = 4919
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4919
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4920
[MultiChannelMemorySystem] currentClockCycle = 4920
current clock cycle = 4920
[MultiChannelMemorySystem] currentClockCycle = 4920
[Callback] read complete: channel = 0, address = 0x1180, cycle = 4920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4920
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4921
[MultiChannelMemorySystem] currentClockCycle = 4921
current clock cycle = 4922
current clock cycle = 4922
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7383
[MultiChannelMemorySystem] currentClockCycle = 4922
current clock cycle = 4922
current clock cycle = 4922
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7384
[MultiChannelMemorySystem] currentClockCycle = 4922
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 4922
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4923
current clock cycle = 4923
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7385
[MultiChannelMemorySystem] currentClockCycle = 4923
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4923
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4924
current clock cycle = 4924
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7386
[MultiChannelMemorySystem] currentClockCycle = 4924
current clock cycle = 4924
current clock cycle = 4924
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7387
[MultiChannelMemorySystem] currentClockCycle = 4924
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4924
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4925
current clock cycle = 4925
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7388
[MultiChannelMemorySystem] currentClockCycle = 4925
current clock cycle = 4926
current clock cycle = 4926
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7389
[MultiChannelMemorySystem] currentClockCycle = 4926
current clock cycle = 4926
current clock cycle = 4926
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7390
[MultiChannelMemorySystem] currentClockCycle = 4926
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 4926
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4927
current clock cycle = 4927
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7391
[MultiChannelMemorySystem] currentClockCycle = 4927
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4927
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4928
current clock cycle = 4928
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7392
[MultiChannelMemorySystem] currentClockCycle = 4928
current clock cycle = 4928
current clock cycle = 4928
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7393
[MultiChannelMemorySystem] currentClockCycle = 4928
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4928
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4929
current clock cycle = 4929
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7394
[MultiChannelMemorySystem] currentClockCycle = 4929
current clock cycle = 4930
current clock cycle = 4930
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7395
[MultiChannelMemorySystem] currentClockCycle = 4930
current clock cycle = 4930
current clock cycle = 4930
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7396
[MultiChannelMemorySystem] currentClockCycle = 4930
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 4930
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4931
current clock cycle = 4931
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7397
[MultiChannelMemorySystem] currentClockCycle = 4931
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4931
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4932
current clock cycle = 4932
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7398
[MultiChannelMemorySystem] currentClockCycle = 4932
current clock cycle = 4932
current clock cycle = 4932
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7399
[MultiChannelMemorySystem] currentClockCycle = 4932
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4932
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4933
current clock cycle = 4933
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7400
[MultiChannelMemorySystem] currentClockCycle = 4933
current clock cycle = 4934
current clock cycle = 4934
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7401
[MultiChannelMemorySystem] currentClockCycle = 4934
current clock cycle = 4934
current clock cycle = 4934
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7402
[MultiChannelMemorySystem] currentClockCycle = 4934
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4934
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4935
current clock cycle = 4935
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7403
[MultiChannelMemorySystem] currentClockCycle = 4935
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4935
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4936
current clock cycle = 4936
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7404
[MultiChannelMemorySystem] currentClockCycle = 4936
current clock cycle = 4936
current clock cycle = 4936
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x115f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7405
[MultiChannelMemorySystem] currentClockCycle = 4936
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4936
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4937
current clock cycle = 4937
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7406
[MultiChannelMemorySystem] currentClockCycle = 4937
current clock cycle = 4938
current clock cycle = 4938
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7407
[MultiChannelMemorySystem] currentClockCycle = 4938
current clock cycle = 4938
current clock cycle = 4938
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7408
[MultiChannelMemorySystem] currentClockCycle = 4938
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4938
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4939
current clock cycle = 4939
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1160
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7409
[MultiChannelMemorySystem] currentClockCycle = 4939
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4939
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4940
current clock cycle = 4940
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7410
[MultiChannelMemorySystem] currentClockCycle = 4940
current clock cycle = 4940
current clock cycle = 4940
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7411
[MultiChannelMemorySystem] currentClockCycle = 4940
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4940
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4941
current clock cycle = 4941
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7412
[MultiChannelMemorySystem] currentClockCycle = 4941
current clock cycle = 4942
current clock cycle = 4942
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1161
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7413
[MultiChannelMemorySystem] currentClockCycle = 4942
current clock cycle = 4942
current clock cycle = 4942
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7414
[MultiChannelMemorySystem] currentClockCycle = 4942
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4942
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4943
current clock cycle = 4943
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7415
[MultiChannelMemorySystem] currentClockCycle = 4943
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4943
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4944
current clock cycle = 4944
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7416
[MultiChannelMemorySystem] currentClockCycle = 4944
current clock cycle = 4944
current clock cycle = 4944
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1162
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7417
[MultiChannelMemorySystem] currentClockCycle = 4944
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4944
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4945
current clock cycle = 4945
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7418
[MultiChannelMemorySystem] currentClockCycle = 4945
current clock cycle = 4946
current clock cycle = 4946
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7419
[MultiChannelMemorySystem] currentClockCycle = 4946
current clock cycle = 4946
current clock cycle = 4946
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7420
[MultiChannelMemorySystem] currentClockCycle = 4946
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4946
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4947
current clock cycle = 4947
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1163
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7421
[MultiChannelMemorySystem] currentClockCycle = 4947
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4947
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4948
current clock cycle = 4948
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7422
[MultiChannelMemorySystem] currentClockCycle = 4948
current clock cycle = 4948
current clock cycle = 4948
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7423
[MultiChannelMemorySystem] currentClockCycle = 4948
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4948
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4949
current clock cycle = 4949
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7424
[MultiChannelMemorySystem] currentClockCycle = 4949
current clock cycle = 4950
current clock cycle = 4950
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1164
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7425
[MultiChannelMemorySystem] currentClockCycle = 4950
current clock cycle = 4950
current clock cycle = 4950
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7426
[MultiChannelMemorySystem] currentClockCycle = 4950
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4950
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4951
current clock cycle = 4951
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7427
[MultiChannelMemorySystem] currentClockCycle = 4951
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4951
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4952
current clock cycle = 4952
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7428
[MultiChannelMemorySystem] currentClockCycle = 4952
current clock cycle = 4952
current clock cycle = 4952
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1165
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7429
[MultiChannelMemorySystem] currentClockCycle = 4952
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4952
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4953
current clock cycle = 4953
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7430
[MultiChannelMemorySystem] currentClockCycle = 4953
current clock cycle = 4954
current clock cycle = 4954
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7431
[MultiChannelMemorySystem] currentClockCycle = 4954
current clock cycle = 4954
current clock cycle = 4954
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7432
[MultiChannelMemorySystem] currentClockCycle = 4954
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4954
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4955
current clock cycle = 4955
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1166
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7433
[MultiChannelMemorySystem] currentClockCycle = 4955
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4955
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4956
current clock cycle = 4956
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7434
[MultiChannelMemorySystem] currentClockCycle = 4956
current clock cycle = 4956
current clock cycle = 4956
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7435
[MultiChannelMemorySystem] currentClockCycle = 4956
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4956
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4957
current clock cycle = 4957
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7436
[MultiChannelMemorySystem] currentClockCycle = 4957
current clock cycle = 4958
current clock cycle = 4958
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1167
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7437
[MultiChannelMemorySystem] currentClockCycle = 4958
current clock cycle = 4958
current clock cycle = 4958
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7438
[MultiChannelMemorySystem] currentClockCycle = 4958
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4958
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4959
current clock cycle = 4959
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7439
[MultiChannelMemorySystem] currentClockCycle = 4959
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4959
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4960
current clock cycle = 4960
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7440
[MultiChannelMemorySystem] currentClockCycle = 4960
current clock cycle = 4960
current clock cycle = 4960
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1168
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7441
[MultiChannelMemorySystem] currentClockCycle = 4960
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4960
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4961
current clock cycle = 4961
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7442
[MultiChannelMemorySystem] currentClockCycle = 4961
current clock cycle = 4962
current clock cycle = 4962
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7443
[MultiChannelMemorySystem] currentClockCycle = 4962
current clock cycle = 4962
current clock cycle = 4962
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7444
[MultiChannelMemorySystem] currentClockCycle = 4962
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4962
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4963
current clock cycle = 4963
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1169
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7445
[MultiChannelMemorySystem] currentClockCycle = 4963
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4963
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4964
current clock cycle = 4964
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7446
[MultiChannelMemorySystem] currentClockCycle = 4964
current clock cycle = 4964
current clock cycle = 4964
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7447
[MultiChannelMemorySystem] currentClockCycle = 4964
[Callback] read complete: channel = 0, address = 0x1180, cycle = 4964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4964
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4965
current clock cycle = 4965
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7448
[MultiChannelMemorySystem] currentClockCycle = 4965
current clock cycle = 4966
current clock cycle = 4966
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7449
[MultiChannelMemorySystem] currentClockCycle = 4966
current clock cycle = 4966
current clock cycle = 4966
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7450
[MultiChannelMemorySystem] currentClockCycle = 4966
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4966
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4967
current clock cycle = 4967
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7451
[MultiChannelMemorySystem] currentClockCycle = 4967
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4967
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4968
current clock cycle = 4968
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7452
[MultiChannelMemorySystem] currentClockCycle = 4968
current clock cycle = 4968
current clock cycle = 4968
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7453
[MultiChannelMemorySystem] currentClockCycle = 4968
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 4968
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4969
current clock cycle = 4969
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7454
[MultiChannelMemorySystem] currentClockCycle = 4969
current clock cycle = 4970
current clock cycle = 4970
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7455
[MultiChannelMemorySystem] currentClockCycle = 4970
current clock cycle = 4970
current clock cycle = 4970
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7456
[MultiChannelMemorySystem] currentClockCycle = 4970
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4970
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4971
current clock cycle = 4971
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7457
[MultiChannelMemorySystem] currentClockCycle = 4971
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4971
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4972
current clock cycle = 4972
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7458
[MultiChannelMemorySystem] currentClockCycle = 4972
current clock cycle = 4972
current clock cycle = 4972
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7459
[MultiChannelMemorySystem] currentClockCycle = 4972
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4972
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4973
current clock cycle = 4973
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7460
[MultiChannelMemorySystem] currentClockCycle = 4973
current clock cycle = 4974
current clock cycle = 4974
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7461
[MultiChannelMemorySystem] currentClockCycle = 4974
current clock cycle = 4974
current clock cycle = 4974
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7462
[MultiChannelMemorySystem] currentClockCycle = 4974
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 4974
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4975
current clock cycle = 4975
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7463
[MultiChannelMemorySystem] currentClockCycle = 4975
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4975
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4976
current clock cycle = 4976
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7464
[MultiChannelMemorySystem] currentClockCycle = 4976
current clock cycle = 4976
current clock cycle = 4976
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7465
[MultiChannelMemorySystem] currentClockCycle = 4976
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4976
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4977
current clock cycle = 4977
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7466
[MultiChannelMemorySystem] currentClockCycle = 4977
current clock cycle = 4978
current clock cycle = 4978
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7467
[MultiChannelMemorySystem] currentClockCycle = 4978
current clock cycle = 4978
current clock cycle = 4978
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7468
[MultiChannelMemorySystem] currentClockCycle = 4978
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4978
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4979
current clock cycle = 4979
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x116f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7469
[MultiChannelMemorySystem] currentClockCycle = 4979
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4979
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4980
current clock cycle = 4980
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7470
[MultiChannelMemorySystem] currentClockCycle = 4980
current clock cycle = 4980
current clock cycle = 4980
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7471
[MultiChannelMemorySystem] currentClockCycle = 4980
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4980
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4981
current clock cycle = 4981
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7472
[MultiChannelMemorySystem] currentClockCycle = 4981
current clock cycle = 4982
current clock cycle = 4982
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1170
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7473
[MultiChannelMemorySystem] currentClockCycle = 4982
current clock cycle = 4982
current clock cycle = 4982
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7474
[MultiChannelMemorySystem] currentClockCycle = 4982
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4982
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4983
current clock cycle = 4983
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7475
[MultiChannelMemorySystem] currentClockCycle = 4983
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 4983
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4984
current clock cycle = 4984
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7476
[MultiChannelMemorySystem] currentClockCycle = 4984
current clock cycle = 4984
current clock cycle = 4984
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1171
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7477
[MultiChannelMemorySystem] currentClockCycle = 4984
[Callback] read complete: channel = 0, address = 0x1100, cycle = 4984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4984
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4985
current clock cycle = 4985
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7478
[MultiChannelMemorySystem] currentClockCycle = 4985
current clock cycle = 4986
current clock cycle = 4986
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7479
[MultiChannelMemorySystem] currentClockCycle = 4986
current clock cycle = 4986
current clock cycle = 4986
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7480
[MultiChannelMemorySystem] currentClockCycle = 4986
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4986
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4987
current clock cycle = 4987
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1172
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7481
[MultiChannelMemorySystem] currentClockCycle = 4987
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 4987
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4988
current clock cycle = 4988
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7482
[MultiChannelMemorySystem] currentClockCycle = 4988
current clock cycle = 4988
current clock cycle = 4988
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7483
[MultiChannelMemorySystem] currentClockCycle = 4988
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 4988
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4989
current clock cycle = 4989
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7484
[MultiChannelMemorySystem] currentClockCycle = 4989
current clock cycle = 4990
current clock cycle = 4990
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1173
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7485
[MultiChannelMemorySystem] currentClockCycle = 4990
current clock cycle = 4990
current clock cycle = 4990
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7486
[MultiChannelMemorySystem] currentClockCycle = 4990
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4990
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4991
current clock cycle = 4991
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7487
[MultiChannelMemorySystem] currentClockCycle = 4991
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4991
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4992
current clock cycle = 4992
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7488
[MultiChannelMemorySystem] currentClockCycle = 4992
current clock cycle = 4992
current clock cycle = 4992
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1174
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7489
[MultiChannelMemorySystem] currentClockCycle = 4992
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4992
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4993
current clock cycle = 4993
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7490
[MultiChannelMemorySystem] currentClockCycle = 4993
current clock cycle = 4994
current clock cycle = 4994
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7491
[MultiChannelMemorySystem] currentClockCycle = 4994
current clock cycle = 4994
current clock cycle = 4994
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7492
[MultiChannelMemorySystem] currentClockCycle = 4994
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 4994
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4995
current clock cycle = 4995
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1175
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7493
[MultiChannelMemorySystem] currentClockCycle = 4995
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4995
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4996
current clock cycle = 4996
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7494
[MultiChannelMemorySystem] currentClockCycle = 4996
current clock cycle = 4996
current clock cycle = 4996
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7495
[MultiChannelMemorySystem] currentClockCycle = 4996
[Callback] read complete: channel = 0, address = 0x1140, cycle = 4996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 4996
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4997
current clock cycle = 4997
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7496
[MultiChannelMemorySystem] currentClockCycle = 4997
current clock cycle = 4998
current clock cycle = 4998
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1176
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7497
[MultiChannelMemorySystem] currentClockCycle = 4998
current clock cycle = 4998
current clock cycle = 4998
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7498
[MultiChannelMemorySystem] currentClockCycle = 4998
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 4998
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 4999
current clock cycle = 4999
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7499
[MultiChannelMemorySystem] currentClockCycle = 4999
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 4999
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5000
current clock cycle = 5000
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7500
[MultiChannelMemorySystem] currentClockCycle = 5000
current clock cycle = 5000
current clock cycle = 5000
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1177
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7501
[MultiChannelMemorySystem] currentClockCycle = 5000
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5000
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5001
current clock cycle = 5001
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7502
[MultiChannelMemorySystem] currentClockCycle = 5001
current clock cycle = 5002
current clock cycle = 5002
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7503
[MultiChannelMemorySystem] currentClockCycle = 5002
current clock cycle = 5002
current clock cycle = 5002
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7504
[MultiChannelMemorySystem] currentClockCycle = 5002
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5002
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5003
current clock cycle = 5003
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1178
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7505
[MultiChannelMemorySystem] currentClockCycle = 5003
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5003
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5004
current clock cycle = 5004
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7506
[MultiChannelMemorySystem] currentClockCycle = 5004
current clock cycle = 5004
current clock cycle = 5004
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7507
[MultiChannelMemorySystem] currentClockCycle = 5004
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5004
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5005
current clock cycle = 5005
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7508
[MultiChannelMemorySystem] currentClockCycle = 5005
current clock cycle = 5006
current clock cycle = 5006
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1179
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7509
[MultiChannelMemorySystem] currentClockCycle = 5006
current clock cycle = 5006
current clock cycle = 5006
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7510
[MultiChannelMemorySystem] currentClockCycle = 5006
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5006
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5007
current clock cycle = 5007
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7511
[MultiChannelMemorySystem] currentClockCycle = 5007
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5007
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5008
current clock cycle = 5008
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7512
[MultiChannelMemorySystem] currentClockCycle = 5008
current clock cycle = 5008
current clock cycle = 5008
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7513
[MultiChannelMemorySystem] currentClockCycle = 5008
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5008
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5009
current clock cycle = 5009
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7514
[MultiChannelMemorySystem] currentClockCycle = 5009
current clock cycle = 5010
current clock cycle = 5010
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7515
[MultiChannelMemorySystem] currentClockCycle = 5010
current clock cycle = 5010
current clock cycle = 5010
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7516
[MultiChannelMemorySystem] currentClockCycle = 5010
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5010
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5011
current clock cycle = 5011
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7517
[MultiChannelMemorySystem] currentClockCycle = 5011
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5011
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5012
current clock cycle = 5012
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7518
[MultiChannelMemorySystem] currentClockCycle = 5012
current clock cycle = 5012
current clock cycle = 5012
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7519
[MultiChannelMemorySystem] currentClockCycle = 5012
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5012
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5013
current clock cycle = 5013
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7520
[MultiChannelMemorySystem] currentClockCycle = 5013
current clock cycle = 5014
current clock cycle = 5014
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7521
[MultiChannelMemorySystem] currentClockCycle = 5014
current clock cycle = 5014
current clock cycle = 5014
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7522
[MultiChannelMemorySystem] currentClockCycle = 5014
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5014
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5015
current clock cycle = 5015
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7523
[MultiChannelMemorySystem] currentClockCycle = 5015
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5015
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5016
current clock cycle = 5016
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7524
[MultiChannelMemorySystem] currentClockCycle = 5016
current clock cycle = 5016
current clock cycle = 5016
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7525
[MultiChannelMemorySystem] currentClockCycle = 5016
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5016
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5017
current clock cycle = 5017
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7526
[MultiChannelMemorySystem] currentClockCycle = 5017
current clock cycle = 5018
current clock cycle = 5018
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7527
[MultiChannelMemorySystem] currentClockCycle = 5018
current clock cycle = 5018
current clock cycle = 5018
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7528
[MultiChannelMemorySystem] currentClockCycle = 5018
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5018
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5019
current clock cycle = 5019
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7529
[MultiChannelMemorySystem] currentClockCycle = 5019
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5019
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5020
current clock cycle = 5020
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7530
[MultiChannelMemorySystem] currentClockCycle = 5020
current clock cycle = 5020
current clock cycle = 5020
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7531
[MultiChannelMemorySystem] currentClockCycle = 5020
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5020
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5021
current clock cycle = 5021
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7532
[MultiChannelMemorySystem] currentClockCycle = 5021
current clock cycle = 5022
current clock cycle = 5022
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x117f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7533
[MultiChannelMemorySystem] currentClockCycle = 5022
current clock cycle = 5022
current clock cycle = 5022
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7534
[MultiChannelMemorySystem] currentClockCycle = 5022
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5022
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5023
current clock cycle = 5023
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7535
[MultiChannelMemorySystem] currentClockCycle = 5023
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5023
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5024
current clock cycle = 5024
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7536
[MultiChannelMemorySystem] currentClockCycle = 5024
current clock cycle = 5024
current clock cycle = 5024
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1180
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7537
[MultiChannelMemorySystem] currentClockCycle = 5024
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5024
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5025
current clock cycle = 5025
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7538
[MultiChannelMemorySystem] currentClockCycle = 5025
current clock cycle = 5026
current clock cycle = 5026
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7539
[MultiChannelMemorySystem] currentClockCycle = 5026
current clock cycle = 5026
current clock cycle = 5026
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7540
[MultiChannelMemorySystem] currentClockCycle = 5026
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5026
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5027
current clock cycle = 5027
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1181
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7541
[MultiChannelMemorySystem] currentClockCycle = 5027
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5027
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5028
current clock cycle = 5028
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7542
[MultiChannelMemorySystem] currentClockCycle = 5028
current clock cycle = 5028
current clock cycle = 5028
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7543
[MultiChannelMemorySystem] currentClockCycle = 5028
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5028
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5029
current clock cycle = 5029
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7544
[MultiChannelMemorySystem] currentClockCycle = 5029
current clock cycle = 5030
current clock cycle = 5030
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1182
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7545
[MultiChannelMemorySystem] currentClockCycle = 5030
current clock cycle = 5030
current clock cycle = 5030
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7546
[MultiChannelMemorySystem] currentClockCycle = 5030
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5030
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5031
current clock cycle = 5031
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7547
[MultiChannelMemorySystem] currentClockCycle = 5031
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5031
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5032
current clock cycle = 5032
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7548
[MultiChannelMemorySystem] currentClockCycle = 5032
current clock cycle = 5032
current clock cycle = 5032
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1183
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7549
[MultiChannelMemorySystem] currentClockCycle = 5032
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5032
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5033
current clock cycle = 5033
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7550
[MultiChannelMemorySystem] currentClockCycle = 5033
current clock cycle = 5034
current clock cycle = 5034
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7551
[MultiChannelMemorySystem] currentClockCycle = 5034
current clock cycle = 5034
current clock cycle = 5034
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7552
[MultiChannelMemorySystem] currentClockCycle = 5034
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5034
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5035
current clock cycle = 5035
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1184
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7553
[MultiChannelMemorySystem] currentClockCycle = 5035
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5035
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5036
current clock cycle = 5036
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7554
[MultiChannelMemorySystem] currentClockCycle = 5036
current clock cycle = 5036
current clock cycle = 5036
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7555
[MultiChannelMemorySystem] currentClockCycle = 5036
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5036
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5037
current clock cycle = 5037
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7556
[MultiChannelMemorySystem] currentClockCycle = 5037
current clock cycle = 5038
current clock cycle = 5038
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1185
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7557
[MultiChannelMemorySystem] currentClockCycle = 5038
current clock cycle = 5038
current clock cycle = 5038
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7558
[MultiChannelMemorySystem] currentClockCycle = 5038
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5038
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5039
current clock cycle = 5039
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7559
[MultiChannelMemorySystem] currentClockCycle = 5039
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5039
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5040
current clock cycle = 5040
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7560
[MultiChannelMemorySystem] currentClockCycle = 5040
current clock cycle = 5040
current clock cycle = 5040
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1186
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7561
[MultiChannelMemorySystem] currentClockCycle = 5040
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5040
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5041
current clock cycle = 5041
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7562
[MultiChannelMemorySystem] currentClockCycle = 5041
current clock cycle = 5042
current clock cycle = 5042
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7563
[MultiChannelMemorySystem] currentClockCycle = 5042
current clock cycle = 5042
current clock cycle = 5042
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7564
[MultiChannelMemorySystem] currentClockCycle = 5042
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5042
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5043
current clock cycle = 5043
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1187
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7565
[MultiChannelMemorySystem] currentClockCycle = 5043
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5043
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5044
current clock cycle = 5044
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7566
[MultiChannelMemorySystem] currentClockCycle = 5044
current clock cycle = 5044
current clock cycle = 5044
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7567
[MultiChannelMemorySystem] currentClockCycle = 5044
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5044
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5045
current clock cycle = 5045
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7568
[MultiChannelMemorySystem] currentClockCycle = 5045
current clock cycle = 5046
current clock cycle = 5046
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1188
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7569
[MultiChannelMemorySystem] currentClockCycle = 5046
current clock cycle = 5046
current clock cycle = 5046
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7570
[MultiChannelMemorySystem] currentClockCycle = 5046
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5046
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5047
current clock cycle = 5047
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7571
[MultiChannelMemorySystem] currentClockCycle = 5047
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5047
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5048
current clock cycle = 5048
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7572
[MultiChannelMemorySystem] currentClockCycle = 5048
current clock cycle = 5048
current clock cycle = 5048
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1189
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7573
[MultiChannelMemorySystem] currentClockCycle = 5048
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5048
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5049
current clock cycle = 5049
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7574
[MultiChannelMemorySystem] currentClockCycle = 5049
current clock cycle = 5050
current clock cycle = 5050
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7575
[MultiChannelMemorySystem] currentClockCycle = 5050
current clock cycle = 5050
current clock cycle = 5050
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7576
[MultiChannelMemorySystem] currentClockCycle = 5050
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5050
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5051
current clock cycle = 5051
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7577
[MultiChannelMemorySystem] currentClockCycle = 5051
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5051
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5052
current clock cycle = 5052
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7578
[MultiChannelMemorySystem] currentClockCycle = 5052
current clock cycle = 5052
current clock cycle = 5052
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7579
[MultiChannelMemorySystem] currentClockCycle = 5052
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5052
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5053
current clock cycle = 5053
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7580
[MultiChannelMemorySystem] currentClockCycle = 5053
current clock cycle = 5054
current clock cycle = 5054
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7581
[MultiChannelMemorySystem] currentClockCycle = 5054
current clock cycle = 5054
current clock cycle = 5054
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7582
[MultiChannelMemorySystem] currentClockCycle = 5054
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5054
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5055
current clock cycle = 5055
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7583
[MultiChannelMemorySystem] currentClockCycle = 5055
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5055
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5056
current clock cycle = 5056
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7584
[MultiChannelMemorySystem] currentClockCycle = 5056
current clock cycle = 5056
current clock cycle = 5056
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7585
[MultiChannelMemorySystem] currentClockCycle = 5056
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5056
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5057
current clock cycle = 5057
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7586
[MultiChannelMemorySystem] currentClockCycle = 5057
current clock cycle = 5058
current clock cycle = 5058
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7587
[MultiChannelMemorySystem] currentClockCycle = 5058
current clock cycle = 5058
current clock cycle = 5058
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7588
[MultiChannelMemorySystem] currentClockCycle = 5058
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5058
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5059
current clock cycle = 5059
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7589
[MultiChannelMemorySystem] currentClockCycle = 5059
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5059
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5060
current clock cycle = 5060
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7590
[MultiChannelMemorySystem] currentClockCycle = 5060
current clock cycle = 5060
current clock cycle = 5060
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7591
[MultiChannelMemorySystem] currentClockCycle = 5060
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5060
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5061
current clock cycle = 5061
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7592
[MultiChannelMemorySystem] currentClockCycle = 5061
current clock cycle = 5062
current clock cycle = 5062
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7593
[MultiChannelMemorySystem] currentClockCycle = 5062
current clock cycle = 5062
current clock cycle = 5062
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7594
[MultiChannelMemorySystem] currentClockCycle = 5062
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5062
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5063
current clock cycle = 5063
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7595
[MultiChannelMemorySystem] currentClockCycle = 5063
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5063
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5064
current clock cycle = 5064
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7596
[MultiChannelMemorySystem] currentClockCycle = 5064
current clock cycle = 5064
current clock cycle = 5064
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x118f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7597
[MultiChannelMemorySystem] currentClockCycle = 5064
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5064
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5065
current clock cycle = 5065
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7598
[MultiChannelMemorySystem] currentClockCycle = 5065
current clock cycle = 5066
current clock cycle = 5066
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7599
[MultiChannelMemorySystem] currentClockCycle = 5066
current clock cycle = 5066
current clock cycle = 5066
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7600
[MultiChannelMemorySystem] currentClockCycle = 5066
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5066
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5067
current clock cycle = 5067
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1190
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7601
[MultiChannelMemorySystem] currentClockCycle = 5067
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5067
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5068
current clock cycle = 5068
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7602
[MultiChannelMemorySystem] currentClockCycle = 5068
current clock cycle = 5068
current clock cycle = 5068
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7603
[MultiChannelMemorySystem] currentClockCycle = 5068
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5068
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5068
current clock cycle = 5069
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5069
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7604
[MultiChannelMemorySystem] currentClockCycle = 5069
current clock cycle = 5070
current clock cycle = 5070
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1191
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7605
[MultiChannelMemorySystem] currentClockCycle = 5070
current clock cycle = 5070
current clock cycle = 5070
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7606
[MultiChannelMemorySystem] currentClockCycle = 5070
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5070
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5071
current clock cycle = 5071
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7607
[MultiChannelMemorySystem] currentClockCycle = 5071
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5071
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5072
current clock cycle = 5072
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7608
[MultiChannelMemorySystem] currentClockCycle = 5072
current clock cycle = 5072
current clock cycle = 5072
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1192
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7609
[MultiChannelMemorySystem] currentClockCycle = 5072
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5072
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5073
current clock cycle = 5073
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7610
[MultiChannelMemorySystem] currentClockCycle = 5073
current clock cycle = 5074
current clock cycle = 5074
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7611
[MultiChannelMemorySystem] currentClockCycle = 5074
current clock cycle = 5074
current clock cycle = 5074
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7612
[MultiChannelMemorySystem] currentClockCycle = 5074
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5074
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5075
current clock cycle = 5075
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1193
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7613
[MultiChannelMemorySystem] currentClockCycle = 5075
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5075
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5076
current clock cycle = 5076
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7614
[MultiChannelMemorySystem] currentClockCycle = 5076
current clock cycle = 5076
current clock cycle = 5076
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7615
[MultiChannelMemorySystem] currentClockCycle = 5076
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5076
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5076
starting getting tags 
current clock cycle = 5077
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5077
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7616
[MultiChannelMemorySystem] currentClockCycle = 5077
current clock cycle = 5078
current clock cycle = 5078
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1194
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7617
[MultiChannelMemorySystem] currentClockCycle = 5078
current clock cycle = 5078
current clock cycle = 5078
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7618
[MultiChannelMemorySystem] currentClockCycle = 5078
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5078
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5079
current clock cycle = 5079
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7619
[MultiChannelMemorySystem] currentClockCycle = 5079
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5079
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5080
current clock cycle = 5080
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7620
[MultiChannelMemorySystem] currentClockCycle = 5080
current clock cycle = 5080
current clock cycle = 5080
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1195
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7621
[MultiChannelMemorySystem] currentClockCycle = 5080
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5080
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5081
current clock cycle = 5081
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7622
[MultiChannelMemorySystem] currentClockCycle = 5081
current clock cycle = 5082
current clock cycle = 5082
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7623
[MultiChannelMemorySystem] currentClockCycle = 5082
current clock cycle = 5082
current clock cycle = 5082
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7624
[MultiChannelMemorySystem] currentClockCycle = 5082
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5082
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5083
current clock cycle = 5083
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1196
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7625
[MultiChannelMemorySystem] currentClockCycle = 5083
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5083
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5084
current clock cycle = 5084
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7626
[MultiChannelMemorySystem] currentClockCycle = 5084
current clock cycle = 5084
current clock cycle = 5084
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7627
[MultiChannelMemorySystem] currentClockCycle = 5084
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5084
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5085
current clock cycle = 5085
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7628
[MultiChannelMemorySystem] currentClockCycle = 5085
current clock cycle = 5086
current clock cycle = 5086
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1197
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7629
[MultiChannelMemorySystem] currentClockCycle = 5086
current clock cycle = 5086
current clock cycle = 5086
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7630
[MultiChannelMemorySystem] currentClockCycle = 5086
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5086
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5087
current clock cycle = 5087
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7631
[MultiChannelMemorySystem] currentClockCycle = 5087
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5087
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5088
current clock cycle = 5088
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7632
[MultiChannelMemorySystem] currentClockCycle = 5088
current clock cycle = 5088
current clock cycle = 5088
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1198
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7633
[MultiChannelMemorySystem] currentClockCycle = 5088
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5088
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5089
current clock cycle = 5089
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7634
[MultiChannelMemorySystem] currentClockCycle = 5089
current clock cycle = 5090
current clock cycle = 5090
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7635
[MultiChannelMemorySystem] currentClockCycle = 5090
current clock cycle = 5090
current clock cycle = 5090
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7636
[MultiChannelMemorySystem] currentClockCycle = 5090
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5090
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5091
current clock cycle = 5091
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x1199
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7637
[MultiChannelMemorySystem] currentClockCycle = 5091
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5091
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5092
current clock cycle = 5092
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7638
[MultiChannelMemorySystem] currentClockCycle = 5092
current clock cycle = 5092
current clock cycle = 5092
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7639
[MultiChannelMemorySystem] currentClockCycle = 5092
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5092
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5092
starting getting tags 
current clock cycle = 5093
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5093
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7640
[MultiChannelMemorySystem] currentClockCycle = 5093
current clock cycle = 5094
current clock cycle = 5094
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119a
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7641
[MultiChannelMemorySystem] currentClockCycle = 5094
current clock cycle = 5094
current clock cycle = 5094
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7642
[MultiChannelMemorySystem] currentClockCycle = 5094
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5094
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5095
current clock cycle = 5095
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7643
[MultiChannelMemorySystem] currentClockCycle = 5095
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5095
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5096
current clock cycle = 5096
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7644
[MultiChannelMemorySystem] currentClockCycle = 5096
current clock cycle = 5096
current clock cycle = 5096
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119b
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7645
[MultiChannelMemorySystem] currentClockCycle = 5096
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5096
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5097
current clock cycle = 5097
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7646
[MultiChannelMemorySystem] currentClockCycle = 5097
current clock cycle = 5098
current clock cycle = 5098
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7647
[MultiChannelMemorySystem] currentClockCycle = 5098
current clock cycle = 5098
current clock cycle = 5098
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7648
[MultiChannelMemorySystem] currentClockCycle = 5098
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5098
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5099
current clock cycle = 5099
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119c
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7649
[MultiChannelMemorySystem] currentClockCycle = 5099
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5099
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5100
current clock cycle = 5100
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7650
[MultiChannelMemorySystem] currentClockCycle = 5100
current clock cycle = 5100
current clock cycle = 5100
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7651
[MultiChannelMemorySystem] currentClockCycle = 5100
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5100
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5100
starting getting tags 
current clock cycle = 5101
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5101
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7652
[MultiChannelMemorySystem] currentClockCycle = 5101
current clock cycle = 5102
current clock cycle = 5102
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119d
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7653
[MultiChannelMemorySystem] currentClockCycle = 5102
current clock cycle = 5102
current clock cycle = 5102
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7654
[MultiChannelMemorySystem] currentClockCycle = 5102
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5102
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5103
current clock cycle = 5103
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7655
[MultiChannelMemorySystem] currentClockCycle = 5103
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5103
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5104
current clock cycle = 5104
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7656
[MultiChannelMemorySystem] currentClockCycle = 5104
current clock cycle = 5104
current clock cycle = 5104
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119e
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7657
[MultiChannelMemorySystem] currentClockCycle = 5104
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5104
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5104
current clock cycle = 5105
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5105
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7658
[MultiChannelMemorySystem] currentClockCycle = 5105
current clock cycle = 5106
current clock cycle = 5106
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7659
[MultiChannelMemorySystem] currentClockCycle = 5106
current clock cycle = 5106
current clock cycle = 5106
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7660
[MultiChannelMemorySystem] currentClockCycle = 5106
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5106
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5107
current clock cycle = 5107
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x119f
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7661
[MultiChannelMemorySystem] currentClockCycle = 5107
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5107
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5108
current clock cycle = 5108
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7662
[MultiChannelMemorySystem] currentClockCycle = 5108
current clock cycle = 5108
current clock cycle = 5108
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7663
[MultiChannelMemorySystem] currentClockCycle = 5108
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5108
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5108
starting getting tags 
current clock cycle = 5109
starting getting rdataVec from dataMap 
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7664
size of rdataVec is 0 
current clock cycle = 5109
[MultiChannelMemorySystem] currentClockCycle = 5109
current clock cycle = 5110
current clock cycle = 5110
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7665
[MultiChannelMemorySystem] currentClockCycle = 5110
current clock cycle = 5110
current clock cycle = 5110
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7666
[MultiChannelMemorySystem] currentClockCycle = 5110
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5110
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5111
current clock cycle = 5111
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7667
[MultiChannelMemorySystem] currentClockCycle = 5111
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5111
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5112
current clock cycle = 5112
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7668
[MultiChannelMemorySystem] currentClockCycle = 5112
current clock cycle = 5112
current clock cycle = 5112
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7669
[MultiChannelMemorySystem] currentClockCycle = 5112
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5112
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5113
current clock cycle = 5113
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7670
[MultiChannelMemorySystem] currentClockCycle = 5113
current clock cycle = 5114
current clock cycle = 5114
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7671
[MultiChannelMemorySystem] currentClockCycle = 5114
current clock cycle = 5114
current clock cycle = 5114
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7672
[MultiChannelMemorySystem] currentClockCycle = 5114
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5114
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5115
current clock cycle = 5115
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7673
[MultiChannelMemorySystem] currentClockCycle = 5115
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5115
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5116
current clock cycle = 5116
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7674
[MultiChannelMemorySystem] currentClockCycle = 5116
current clock cycle = 5116
current clock cycle = 5116
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7675
[MultiChannelMemorySystem] currentClockCycle = 5116
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5116
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5116
starting getting tags 
current clock cycle = 5117
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5117
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7676
[MultiChannelMemorySystem] currentClockCycle = 5117
current clock cycle = 5118
current clock cycle = 5118
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7677
[MultiChannelMemorySystem] currentClockCycle = 5118
current clock cycle = 5118
current clock cycle = 5118
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7678
[MultiChannelMemorySystem] currentClockCycle = 5118
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5118
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5119
current clock cycle = 5119
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7679
[MultiChannelMemorySystem] currentClockCycle = 5119
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5119
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5120
current clock cycle = 5120
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7680
[MultiChannelMemorySystem] currentClockCycle = 5120
current clock cycle = 5120
current clock cycle = 5120
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7681
[MultiChannelMemorySystem] currentClockCycle = 5120
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5120
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5121
current clock cycle = 5121
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7682
[MultiChannelMemorySystem] currentClockCycle = 5121
current clock cycle = 5122
current clock cycle = 5122
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7683
[MultiChannelMemorySystem] currentClockCycle = 5122
current clock cycle = 5122
current clock cycle = 5122
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7684
[MultiChannelMemorySystem] currentClockCycle = 5122
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5122
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5123
current clock cycle = 5123
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7685
[MultiChannelMemorySystem] currentClockCycle = 5123
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5123
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5124
current clock cycle = 5124
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7686
[MultiChannelMemorySystem] currentClockCycle = 5124
current clock cycle = 5124
current clock cycle = 5124
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7687
[MultiChannelMemorySystem] currentClockCycle = 5124
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5124
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5125
current clock cycle = 5125
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7688
[MultiChannelMemorySystem] currentClockCycle = 5125
current clock cycle = 5126
current clock cycle = 5126
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7689
[MultiChannelMemorySystem] currentClockCycle = 5126
current clock cycle = 5126
current clock cycle = 5126
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7690
[MultiChannelMemorySystem] currentClockCycle = 5126
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5126
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5127
current clock cycle = 5127
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7691
[MultiChannelMemorySystem] currentClockCycle = 5127
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5127
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5128
current clock cycle = 5128
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7692
[MultiChannelMemorySystem] currentClockCycle = 5128
current clock cycle = 5128
current clock cycle = 5128
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7693
[MultiChannelMemorySystem] currentClockCycle = 5128
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5128
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5128
starting getting tags 
current clock cycle = 5129
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5129
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7694
[MultiChannelMemorySystem] currentClockCycle = 5129
current clock cycle = 5130
current clock cycle = 5130
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7695
[MultiChannelMemorySystem] currentClockCycle = 5130
current clock cycle = 5130
current clock cycle = 5130
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7696
[MultiChannelMemorySystem] currentClockCycle = 5130
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5130
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5131
current clock cycle = 5131
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7697
[MultiChannelMemorySystem] currentClockCycle = 5131
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5131
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5132
current clock cycle = 5132
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7698
[MultiChannelMemorySystem] currentClockCycle = 5132
current clock cycle = 5132
current clock cycle = 5132
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7699
[MultiChannelMemorySystem] currentClockCycle = 5132
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5132
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5133
current clock cycle = 5133
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7700
[MultiChannelMemorySystem] currentClockCycle = 5133
current clock cycle = 5134
current clock cycle = 5134
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11a9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7701
[MultiChannelMemorySystem] currentClockCycle = 5134
current clock cycle = 5134
current clock cycle = 5134
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7702
[MultiChannelMemorySystem] currentClockCycle = 5134
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5134
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5135
current clock cycle = 5135
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7703
[MultiChannelMemorySystem] currentClockCycle = 5135
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5135
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5136
current clock cycle = 5136
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7704
[MultiChannelMemorySystem] currentClockCycle = 5136
current clock cycle = 5136
current clock cycle = 5136
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11aa
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7705
[MultiChannelMemorySystem] currentClockCycle = 5136
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5136
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5137
current clock cycle = 5137
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7706
[MultiChannelMemorySystem] currentClockCycle = 5137
current clock cycle = 5138
current clock cycle = 5138
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7707
[MultiChannelMemorySystem] currentClockCycle = 5138
current clock cycle = 5138
current clock cycle = 5138
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7708
[MultiChannelMemorySystem] currentClockCycle = 5138
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5138
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5139
current clock cycle = 5139
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ab
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7709
[MultiChannelMemorySystem] currentClockCycle = 5139
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5139
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5140
current clock cycle = 5140
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7710
[MultiChannelMemorySystem] currentClockCycle = 5140
current clock cycle = 5140
current clock cycle = 5140
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7711
[MultiChannelMemorySystem] currentClockCycle = 5140
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5140
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5141
current clock cycle = 5141
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7712
[MultiChannelMemorySystem] currentClockCycle = 5141
current clock cycle = 5142
current clock cycle = 5142
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ac
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7713
[MultiChannelMemorySystem] currentClockCycle = 5142
current clock cycle = 5142
current clock cycle = 5142
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7714
[MultiChannelMemorySystem] currentClockCycle = 5142
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5142
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5143
current clock cycle = 5143
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7715
[MultiChannelMemorySystem] currentClockCycle = 5143
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5143
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5144
current clock cycle = 5144
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7716
[MultiChannelMemorySystem] currentClockCycle = 5144
current clock cycle = 5144
current clock cycle = 5144
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ad
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7717
[MultiChannelMemorySystem] currentClockCycle = 5144
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5144
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5145
current clock cycle = 5145
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7718
[MultiChannelMemorySystem] currentClockCycle = 5145
current clock cycle = 5146
current clock cycle = 5146
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7719
[MultiChannelMemorySystem] currentClockCycle = 5146
current clock cycle = 5146
current clock cycle = 5146
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7720
[MultiChannelMemorySystem] currentClockCycle = 5146
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5146
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5147
current clock cycle = 5147
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ae
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7721
[MultiChannelMemorySystem] currentClockCycle = 5147
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5147
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5148
current clock cycle = 5148
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7722
[MultiChannelMemorySystem] currentClockCycle = 5148
current clock cycle = 5148
current clock cycle = 5148
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7723
[MultiChannelMemorySystem] currentClockCycle = 5148
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5148
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5148
starting getting tags 
current clock cycle = 5149
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5149
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7724
[MultiChannelMemorySystem] currentClockCycle = 5149
current clock cycle = 5150
current clock cycle = 5150
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11af
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7725
[MultiChannelMemorySystem] currentClockCycle = 5150
current clock cycle = 5150
current clock cycle = 5150
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7726
[MultiChannelMemorySystem] currentClockCycle = 5150
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5150
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5151
current clock cycle = 5151
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7727
[MultiChannelMemorySystem] currentClockCycle = 5151
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5151
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5152
current clock cycle = 5152
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7728
[MultiChannelMemorySystem] currentClockCycle = 5152
current clock cycle = 5152
current clock cycle = 5152
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7729
[MultiChannelMemorySystem] currentClockCycle = 5152
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5152
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5153
current clock cycle = 5153
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7730
[MultiChannelMemorySystem] currentClockCycle = 5153
current clock cycle = 5154
current clock cycle = 5154
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7731
[MultiChannelMemorySystem] currentClockCycle = 5154
current clock cycle = 5154
current clock cycle = 5154
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7732
[MultiChannelMemorySystem] currentClockCycle = 5154
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5154
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5155
current clock cycle = 5155
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7733
[MultiChannelMemorySystem] currentClockCycle = 5155
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5155
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5156
current clock cycle = 5156
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7734
[MultiChannelMemorySystem] currentClockCycle = 5156
current clock cycle = 5156
current clock cycle = 5156
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7735
[MultiChannelMemorySystem] currentClockCycle = 5156
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5156
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5157
current clock cycle = 5157
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7736
[MultiChannelMemorySystem] currentClockCycle = 5157
current clock cycle = 5158
current clock cycle = 5158
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7737
[MultiChannelMemorySystem] currentClockCycle = 5158
current clock cycle = 5158
current clock cycle = 5158
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7738
[MultiChannelMemorySystem] currentClockCycle = 5158
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5158
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5159
current clock cycle = 5159
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7739
[MultiChannelMemorySystem] currentClockCycle = 5159
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5159
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5160
current clock cycle = 5160
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7740
[MultiChannelMemorySystem] currentClockCycle = 5160
current clock cycle = 5160
current clock cycle = 5160
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7741
[MultiChannelMemorySystem] currentClockCycle = 5160
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5160
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5161
current clock cycle = 5161
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7742
[MultiChannelMemorySystem] currentClockCycle = 5161
current clock cycle = 5162
current clock cycle = 5162
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7743
[MultiChannelMemorySystem] currentClockCycle = 5162
current clock cycle = 5162
current clock cycle = 5162
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7744
[MultiChannelMemorySystem] currentClockCycle = 5162
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5162
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5163
current clock cycle = 5163
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7745
[MultiChannelMemorySystem] currentClockCycle = 5163
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5163
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5164
current clock cycle = 5164
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7746
[MultiChannelMemorySystem] currentClockCycle = 5164
current clock cycle = 5164
current clock cycle = 5164
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7747
[MultiChannelMemorySystem] currentClockCycle = 5164
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5164
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5164
starting getting tags 
current clock cycle = 5165
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5165
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7748
[MultiChannelMemorySystem] currentClockCycle = 5165
current clock cycle = 5166
current clock cycle = 5166
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7749
[MultiChannelMemorySystem] currentClockCycle = 5166
current clock cycle = 5166
current clock cycle = 5166
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7750
[MultiChannelMemorySystem] currentClockCycle = 5166
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5166
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5167
current clock cycle = 5167
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7751
[MultiChannelMemorySystem] currentClockCycle = 5167
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5167
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5168
current clock cycle = 5168
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7752
[MultiChannelMemorySystem] currentClockCycle = 5168
current clock cycle = 5168
current clock cycle = 5168
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7753
[MultiChannelMemorySystem] currentClockCycle = 5168
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5168
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5169
current clock cycle = 5169
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7754
[MultiChannelMemorySystem] currentClockCycle = 5169
current clock cycle = 5170
current clock cycle = 5170
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7755
[MultiChannelMemorySystem] currentClockCycle = 5170
current clock cycle = 5170
current clock cycle = 5170
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7756
[MultiChannelMemorySystem] currentClockCycle = 5170
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5170
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5171
current clock cycle = 5171
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7757
[MultiChannelMemorySystem] currentClockCycle = 5171
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5171
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5172
current clock cycle = 5172
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7758
[MultiChannelMemorySystem] currentClockCycle = 5172
current clock cycle = 5172
current clock cycle = 5172
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7759
[MultiChannelMemorySystem] currentClockCycle = 5172
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5172
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5173
current clock cycle = 5173
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7760
[MultiChannelMemorySystem] currentClockCycle = 5173
current clock cycle = 5174
current clock cycle = 5174
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7761
[MultiChannelMemorySystem] currentClockCycle = 5174
current clock cycle = 5174
current clock cycle = 5174
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7762
[MultiChannelMemorySystem] currentClockCycle = 5174
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5174
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5175
current clock cycle = 5175
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7763
[MultiChannelMemorySystem] currentClockCycle = 5175
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5175
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5176
current clock cycle = 5176
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7764
[MultiChannelMemorySystem] currentClockCycle = 5176
current clock cycle = 5176
current clock cycle = 5176
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11b9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7765
[MultiChannelMemorySystem] currentClockCycle = 5176
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5176
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5177
current clock cycle = 5177
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7766
[MultiChannelMemorySystem] currentClockCycle = 5177
current clock cycle = 5178
current clock cycle = 5178
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7767
[MultiChannelMemorySystem] currentClockCycle = 5178
current clock cycle = 5178
current clock cycle = 5178
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7768
[MultiChannelMemorySystem] currentClockCycle = 5178
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5178
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5179
current clock cycle = 5179
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ba
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7769
[MultiChannelMemorySystem] currentClockCycle = 5179
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5179
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5180
current clock cycle = 5180
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7770
[MultiChannelMemorySystem] currentClockCycle = 5180
current clock cycle = 5180
current clock cycle = 5180
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7771
[MultiChannelMemorySystem] currentClockCycle = 5180
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5180
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5181
current clock cycle = 5181
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7772
[MultiChannelMemorySystem] currentClockCycle = 5181
current clock cycle = 5182
current clock cycle = 5182
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7773
[MultiChannelMemorySystem] currentClockCycle = 5182
current clock cycle = 5182
current clock cycle = 5182
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7774
[MultiChannelMemorySystem] currentClockCycle = 5182
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5182
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5183
current clock cycle = 5183
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7775
[MultiChannelMemorySystem] currentClockCycle = 5183
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5183
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5184
current clock cycle = 5184
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7776
[MultiChannelMemorySystem] currentClockCycle = 5184
current clock cycle = 5184
current clock cycle = 5184
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7777
[MultiChannelMemorySystem] currentClockCycle = 5184
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5184
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5185
current clock cycle = 5185
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7778
[MultiChannelMemorySystem] currentClockCycle = 5185
current clock cycle = 5186
current clock cycle = 5186
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7779
[MultiChannelMemorySystem] currentClockCycle = 5186
current clock cycle = 5186
current clock cycle = 5186
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7780
[MultiChannelMemorySystem] currentClockCycle = 5186
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5186
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5187
current clock cycle = 5187
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7781
[MultiChannelMemorySystem] currentClockCycle = 5187
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5187
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5188
current clock cycle = 5188
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7782
[MultiChannelMemorySystem] currentClockCycle = 5188
current clock cycle = 5188
current clock cycle = 5188
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7783
[MultiChannelMemorySystem] currentClockCycle = 5188
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5188
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5189
current clock cycle = 5189
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7784
[MultiChannelMemorySystem] currentClockCycle = 5189
current clock cycle = 5190
current clock cycle = 5190
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11be
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7785
[MultiChannelMemorySystem] currentClockCycle = 5190
current clock cycle = 5190
current clock cycle = 5190
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7786
[MultiChannelMemorySystem] currentClockCycle = 5190
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5190
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5191
current clock cycle = 5191
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7787
[MultiChannelMemorySystem] currentClockCycle = 5191
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5191
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5192
current clock cycle = 5192
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7788
[MultiChannelMemorySystem] currentClockCycle = 5192
current clock cycle = 5192
current clock cycle = 5192
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11bf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7789
[MultiChannelMemorySystem] currentClockCycle = 5192
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5192
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5192
starting getting tags 
current clock cycle = 5193
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5193
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7790
[MultiChannelMemorySystem] currentClockCycle = 5193
current clock cycle = 5194
current clock cycle = 5194
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7791
[MultiChannelMemorySystem] currentClockCycle = 5194
current clock cycle = 5194
current clock cycle = 5194
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7792
[MultiChannelMemorySystem] currentClockCycle = 5194
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5194
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5195
current clock cycle = 5195
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7793
[MultiChannelMemorySystem] currentClockCycle = 5195
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5195
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5196
current clock cycle = 5196
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7794
[MultiChannelMemorySystem] currentClockCycle = 5196
current clock cycle = 5196
current clock cycle = 5196
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7795
[MultiChannelMemorySystem] currentClockCycle = 5196
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5196
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5197
current clock cycle = 5197
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7796
[MultiChannelMemorySystem] currentClockCycle = 5197
current clock cycle = 5198
current clock cycle = 5198
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7797
[MultiChannelMemorySystem] currentClockCycle = 5198
current clock cycle = 5198
current clock cycle = 5198
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7798
[MultiChannelMemorySystem] currentClockCycle = 5198
[Callback] read complete: channel = 2, address = 0x800001040, cycle = 5198
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5199
current clock cycle = 5199
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7799
[MultiChannelMemorySystem] currentClockCycle = 5199
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5199
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5200
current clock cycle = 5200
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7800
[MultiChannelMemorySystem] currentClockCycle = 5200
current clock cycle = 5200
current clock cycle = 5200
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7801
[MultiChannelMemorySystem] currentClockCycle = 5200
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5200
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5201
current clock cycle = 5201
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7802
[MultiChannelMemorySystem] currentClockCycle = 5201
current clock cycle = 5202
current clock cycle = 5202
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7803
[MultiChannelMemorySystem] currentClockCycle = 5202
current clock cycle = 5202
current clock cycle = 5202
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7804
[MultiChannelMemorySystem] currentClockCycle = 5202
[Callback] read complete: channel = 2, address = 0x800001100, cycle = 5202
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5203
current clock cycle = 5203
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7805
[MultiChannelMemorySystem] currentClockCycle = 5203
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5203
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5204
current clock cycle = 5204
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7806
[MultiChannelMemorySystem] currentClockCycle = 5204
current clock cycle = 5204
current clock cycle = 5204
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7807
[MultiChannelMemorySystem] currentClockCycle = 5204
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5204
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5205
current clock cycle = 5205
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7808
[MultiChannelMemorySystem] currentClockCycle = 5205
current clock cycle = 5206
current clock cycle = 5206
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7809
[MultiChannelMemorySystem] currentClockCycle = 5206
current clock cycle = 5206
current clock cycle = 5206
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7810
[MultiChannelMemorySystem] currentClockCycle = 5206
[Callback] read complete: channel = 2, address = 0x800001100, cycle = 5206
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5207
current clock cycle = 5207
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7811
[MultiChannelMemorySystem] currentClockCycle = 5207
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5207
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5208
current clock cycle = 5208
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7812
[MultiChannelMemorySystem] currentClockCycle = 5208
current clock cycle = 5208
current clock cycle = 5208
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7813
[MultiChannelMemorySystem] currentClockCycle = 5208
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5208
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5209
current clock cycle = 5209
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7814
[MultiChannelMemorySystem] currentClockCycle = 5209
current clock cycle = 5210
current clock cycle = 5210
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7815
[MultiChannelMemorySystem] currentClockCycle = 5210
current clock cycle = 5210
current clock cycle = 5210
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7816
[MultiChannelMemorySystem] currentClockCycle = 5210
[Callback] read complete: channel = 2, address = 0x800001100, cycle = 5210
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5211
current clock cycle = 5211
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7817
[MultiChannelMemorySystem] currentClockCycle = 5211
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5211
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5212
current clock cycle = 5212
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7818
[MultiChannelMemorySystem] currentClockCycle = 5212
current clock cycle = 5212
current clock cycle = 5212
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7819
[MultiChannelMemorySystem] currentClockCycle = 5212
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5212
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5213
current clock cycle = 5213
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7820
[MultiChannelMemorySystem] currentClockCycle = 5213
current clock cycle = 5214
current clock cycle = 5214
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7821
[MultiChannelMemorySystem] currentClockCycle = 5214
current clock cycle = 5214
current clock cycle = 5214
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7822
[MultiChannelMemorySystem] currentClockCycle = 5214
[Callback] read complete: channel = 2, address = 0x800001100, cycle = 5214
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5215
current clock cycle = 5215
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7823
[MultiChannelMemorySystem] currentClockCycle = 5215
current clock cycle = 5216
current clock cycle = 5216
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7824
[MultiChannelMemorySystem] currentClockCycle = 5216
current clock cycle = 5216
current clock cycle = 5216
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7825
[MultiChannelMemorySystem] currentClockCycle = 5216
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5216
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5217
current clock cycle = 5217
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7826
[MultiChannelMemorySystem] currentClockCycle = 5217
current clock cycle = 5218
current clock cycle = 5218
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7827
[MultiChannelMemorySystem] currentClockCycle = 5218
current clock cycle = 5218
current clock cycle = 5218
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7828
[MultiChannelMemorySystem] currentClockCycle = 5218
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5218
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5219
current clock cycle = 5219
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11c9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7829
[MultiChannelMemorySystem] currentClockCycle = 5219
current clock cycle = 5220
current clock cycle = 5220
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7830
[MultiChannelMemorySystem] currentClockCycle = 5220
current clock cycle = 5220
current clock cycle = 5220
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7831
[MultiChannelMemorySystem] currentClockCycle = 5220
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5220
starting getting tags 
current clock cycle = 5221
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5220
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5221
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7832
[MultiChannelMemorySystem] currentClockCycle = 5221
current clock cycle = 5222
current clock cycle = 5222
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ca
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7833
[MultiChannelMemorySystem] currentClockCycle = 5222
current clock cycle = 5222
current clock cycle = 5222
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7834
[MultiChannelMemorySystem] currentClockCycle = 5222
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5222
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5223
current clock cycle = 5223
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7835
[MultiChannelMemorySystem] currentClockCycle = 5223
current clock cycle = 5224
current clock cycle = 5224
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7836
[MultiChannelMemorySystem] currentClockCycle = 5224
current clock cycle = 5224
current clock cycle = 5224
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7837
[MultiChannelMemorySystem] currentClockCycle = 5224
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5224
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5225
current clock cycle = 5225
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7838
[MultiChannelMemorySystem] currentClockCycle = 5225
current clock cycle = 5226
current clock cycle = 5226
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7839
[MultiChannelMemorySystem] currentClockCycle = 5226
current clock cycle = 5226
current clock cycle = 5226
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7840
[MultiChannelMemorySystem] currentClockCycle = 5226
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5226
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5227
current clock cycle = 5227
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7841
[MultiChannelMemorySystem] currentClockCycle = 5227
current clock cycle = 5228
current clock cycle = 5228
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7842
[MultiChannelMemorySystem] currentClockCycle = 5228
current clock cycle = 5228
current clock cycle = 5228
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7843
[MultiChannelMemorySystem] currentClockCycle = 5228
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5228
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5229
current clock cycle = 5229
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7844
[MultiChannelMemorySystem] currentClockCycle = 5229
current clock cycle = 5230
current clock cycle = 5230
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7845
[MultiChannelMemorySystem] currentClockCycle = 5230
current clock cycle = 5230
current clock cycle = 5230
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7846
[MultiChannelMemorySystem] currentClockCycle = 5230
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5230
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5231
current clock cycle = 5231
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7847
[MultiChannelMemorySystem] currentClockCycle = 5231
current clock cycle = 5232
current clock cycle = 5232
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7848
[MultiChannelMemorySystem] currentClockCycle = 5232
current clock cycle = 5232
current clock cycle = 5232
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ce
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7849
[MultiChannelMemorySystem] currentClockCycle = 5232
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5232
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5233
current clock cycle = 5233
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7850
[MultiChannelMemorySystem] currentClockCycle = 5233
current clock cycle = 5234
current clock cycle = 5234
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7851
[MultiChannelMemorySystem] currentClockCycle = 5234
current clock cycle = 5234
current clock cycle = 5234
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7852
[MultiChannelMemorySystem] currentClockCycle = 5234
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5234
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5235
current clock cycle = 5235
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11cf
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7853
[MultiChannelMemorySystem] currentClockCycle = 5235
current clock cycle = 5236
current clock cycle = 5236
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7854
[MultiChannelMemorySystem] currentClockCycle = 5236
current clock cycle = 5236
current clock cycle = 5236
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7855
[MultiChannelMemorySystem] currentClockCycle = 5236
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5236
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5237
current clock cycle = 5237
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7856
[MultiChannelMemorySystem] currentClockCycle = 5237
current clock cycle = 5238
current clock cycle = 5238
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7857
[MultiChannelMemorySystem] currentClockCycle = 5238
current clock cycle = 5238
current clock cycle = 5238
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7858
[MultiChannelMemorySystem] currentClockCycle = 5238
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5238
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5239
current clock cycle = 5239
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7859
[MultiChannelMemorySystem] currentClockCycle = 5239
current clock cycle = 5240
current clock cycle = 5240
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7860
[MultiChannelMemorySystem] currentClockCycle = 5240
current clock cycle = 5240
current clock cycle = 5240
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7861
[MultiChannelMemorySystem] currentClockCycle = 5240
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5240
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5241
current clock cycle = 5241
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7862
[MultiChannelMemorySystem] currentClockCycle = 5241
current clock cycle = 5242
current clock cycle = 5242
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7863
[MultiChannelMemorySystem] currentClockCycle = 5242
current clock cycle = 5242
current clock cycle = 5242
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7864
[MultiChannelMemorySystem] currentClockCycle = 5242
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5242
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5243
current clock cycle = 5243
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7865
[MultiChannelMemorySystem] currentClockCycle = 5243
current clock cycle = 5244
current clock cycle = 5244
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7866
[MultiChannelMemorySystem] currentClockCycle = 5244
current clock cycle = 5244
current clock cycle = 5244
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7867
[MultiChannelMemorySystem] currentClockCycle = 5244
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5244
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5245
current clock cycle = 5245
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7868
[MultiChannelMemorySystem] currentClockCycle = 5245
current clock cycle = 5246
current clock cycle = 5246
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7869
[MultiChannelMemorySystem] currentClockCycle = 5246
current clock cycle = 5246
current clock cycle = 5246
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7870
[MultiChannelMemorySystem] currentClockCycle = 5246
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5246
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5247
current clock cycle = 5247
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7871
[MultiChannelMemorySystem] currentClockCycle = 5247
current clock cycle = 5248
current clock cycle = 5248
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7872
[MultiChannelMemorySystem] currentClockCycle = 5248
current clock cycle = 5248
current clock cycle = 5248
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7873
[MultiChannelMemorySystem] currentClockCycle = 5248
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5248
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5249
current clock cycle = 5249
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7874
[MultiChannelMemorySystem] currentClockCycle = 5249
current clock cycle = 5250
current clock cycle = 5250
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7875
[MultiChannelMemorySystem] currentClockCycle = 5250
current clock cycle = 5250
current clock cycle = 5250
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7876
[MultiChannelMemorySystem] currentClockCycle = 5250
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5250
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5251
current clock cycle = 5251
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7877
[MultiChannelMemorySystem] currentClockCycle = 5251
current clock cycle = 5252
current clock cycle = 5252
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7878
[MultiChannelMemorySystem] currentClockCycle = 5252
current clock cycle = 5252
current clock cycle = 5252
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7879
[MultiChannelMemorySystem] currentClockCycle = 5252
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5252
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5253
current clock cycle = 5253
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7880
[MultiChannelMemorySystem] currentClockCycle = 5253
current clock cycle = 5254
current clock cycle = 5254
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7881
[MultiChannelMemorySystem] currentClockCycle = 5254
current clock cycle = 5254
current clock cycle = 5254
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7882
[MultiChannelMemorySystem] currentClockCycle = 5254
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5254
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5255
current clock cycle = 5255
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7883
[MultiChannelMemorySystem] currentClockCycle = 5255
current clock cycle = 5256
current clock cycle = 5256
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7884
[MultiChannelMemorySystem] currentClockCycle = 5256
current clock cycle = 5256
current clock cycle = 5256
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7885
[MultiChannelMemorySystem] currentClockCycle = 5256
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5256
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5257
current clock cycle = 5257
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7886
[MultiChannelMemorySystem] currentClockCycle = 5257
current clock cycle = 5258
current clock cycle = 5258
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7887
[MultiChannelMemorySystem] currentClockCycle = 5258
current clock cycle = 5258
current clock cycle = 5258
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7888
[MultiChannelMemorySystem] currentClockCycle = 5258
[Callback] read complete: channel = 2, address = 0x800001100, cycle = 5258
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5259
current clock cycle = 5259
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7889
[MultiChannelMemorySystem] currentClockCycle = 5259
current clock cycle = 5260
current clock cycle = 5260
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7890
[MultiChannelMemorySystem] currentClockCycle = 5260
current clock cycle = 5260
current clock cycle = 5260
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7891
[MultiChannelMemorySystem] currentClockCycle = 5260
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5260
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5260
current clock cycle = 5261
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7892
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5261
[MultiChannelMemorySystem] currentClockCycle = 5261
current clock cycle = 5262
current clock cycle = 5262
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11d9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7893
[MultiChannelMemorySystem] currentClockCycle = 5262
current clock cycle = 5262
current clock cycle = 5262
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7894
[MultiChannelMemorySystem] currentClockCycle = 5262
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5262
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5263
current clock cycle = 5263
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7895
[MultiChannelMemorySystem] currentClockCycle = 5263
current clock cycle = 5264
current clock cycle = 5264
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7896
[MultiChannelMemorySystem] currentClockCycle = 5264
current clock cycle = 5264
current clock cycle = 5264
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11da
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7897
[MultiChannelMemorySystem] currentClockCycle = 5264
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5264
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5265
current clock cycle = 5265
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7898
[MultiChannelMemorySystem] currentClockCycle = 5265
current clock cycle = 5266
current clock cycle = 5266
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7899
[MultiChannelMemorySystem] currentClockCycle = 5266
current clock cycle = 5266
current clock cycle = 5266
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7900
[MultiChannelMemorySystem] currentClockCycle = 5266
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5266
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5267
current clock cycle = 5267
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11db
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7901
[MultiChannelMemorySystem] currentClockCycle = 5267
current clock cycle = 5268
current clock cycle = 5268
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7902
[MultiChannelMemorySystem] currentClockCycle = 5268
current clock cycle = 5268
current clock cycle = 5268
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7903
[MultiChannelMemorySystem] currentClockCycle = 5268
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc000010c0, cycle = 5268
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5269
current clock cycle = 5269
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7904
[MultiChannelMemorySystem] currentClockCycle = 5269
current clock cycle = 5270
current clock cycle = 5270
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11dc
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7905
[MultiChannelMemorySystem] currentClockCycle = 5270
current clock cycle = 5270
current clock cycle = 5270
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7906
[MultiChannelMemorySystem] currentClockCycle = 5270
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5270
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5271
current clock cycle = 5271
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7907
[MultiChannelMemorySystem] currentClockCycle = 5271
current clock cycle = 5272
current clock cycle = 5272
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7908
[MultiChannelMemorySystem] currentClockCycle = 5272
current clock cycle = 5272
current clock cycle = 5272
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11dd
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7909
[MultiChannelMemorySystem] currentClockCycle = 5272
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5272
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5273
current clock cycle = 5273
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7910
[MultiChannelMemorySystem] currentClockCycle = 5273
current clock cycle = 5274
current clock cycle = 5274
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7911
[MultiChannelMemorySystem] currentClockCycle = 5274
current clock cycle = 5274
current clock cycle = 5274
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7912
[MultiChannelMemorySystem] currentClockCycle = 5274
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5274
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5275
current clock cycle = 5275
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11de
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7913
[MultiChannelMemorySystem] currentClockCycle = 5275
current clock cycle = 5276
current clock cycle = 5276
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7914
[MultiChannelMemorySystem] currentClockCycle = 5276
current clock cycle = 5276
current clock cycle = 5276
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7915
[MultiChannelMemorySystem] currentClockCycle = 5276
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5276
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5277
current clock cycle = 5277
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7916
[MultiChannelMemorySystem] currentClockCycle = 5277
current clock cycle = 5278
current clock cycle = 5278
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11df
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7917
[MultiChannelMemorySystem] currentClockCycle = 5278
current clock cycle = 5278
current clock cycle = 5278
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7918
[MultiChannelMemorySystem] currentClockCycle = 5278
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5278
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5279
current clock cycle = 5279
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7919
[MultiChannelMemorySystem] currentClockCycle = 5279
current clock cycle = 5280
current clock cycle = 5280
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7920
[MultiChannelMemorySystem] currentClockCycle = 5280
current clock cycle = 5280
current clock cycle = 5280
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7921
[MultiChannelMemorySystem] currentClockCycle = 5280
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5280
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5281
current clock cycle = 5281
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7922
[MultiChannelMemorySystem] currentClockCycle = 5281
current clock cycle = 5282
current clock cycle = 5282
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7923
[MultiChannelMemorySystem] currentClockCycle = 5282
current clock cycle = 5282
current clock cycle = 5282
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7924
[MultiChannelMemorySystem] currentClockCycle = 5282
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5282
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5283
current clock cycle = 5283
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7925
[MultiChannelMemorySystem] currentClockCycle = 5283
current clock cycle = 5284
current clock cycle = 5284
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7926
[MultiChannelMemorySystem] currentClockCycle = 5284
current clock cycle = 5284
current clock cycle = 5284
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7927
[MultiChannelMemorySystem] currentClockCycle = 5284
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5284
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5285
current clock cycle = 5285
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7928
[MultiChannelMemorySystem] currentClockCycle = 5285
current clock cycle = 5286
current clock cycle = 5286
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7929
[MultiChannelMemorySystem] currentClockCycle = 5286
current clock cycle = 5286
current clock cycle = 5286
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7930
[MultiChannelMemorySystem] currentClockCycle = 5286
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5286
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5287
current clock cycle = 5287
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7931
[MultiChannelMemorySystem] currentClockCycle = 5287
current clock cycle = 5288
current clock cycle = 5288
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7932
[MultiChannelMemorySystem] currentClockCycle = 5288
current clock cycle = 5288
current clock cycle = 5288
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7933
[MultiChannelMemorySystem] currentClockCycle = 5288
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5288
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5289
current clock cycle = 5289
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7934
[MultiChannelMemorySystem] currentClockCycle = 5289
current clock cycle = 5290
current clock cycle = 5290
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7935
[MultiChannelMemorySystem] currentClockCycle = 5290
current clock cycle = 5290
current clock cycle = 5290
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7936
[MultiChannelMemorySystem] currentClockCycle = 5290
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5290
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5291
current clock cycle = 5291
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e4
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7937
[MultiChannelMemorySystem] currentClockCycle = 5291
current clock cycle = 5292
current clock cycle = 5292
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7938
[MultiChannelMemorySystem] currentClockCycle = 5292
current clock cycle = 5292
current clock cycle = 5292
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7939
[MultiChannelMemorySystem] currentClockCycle = 5292
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5292
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5293
current clock cycle = 5293
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7940
[MultiChannelMemorySystem] currentClockCycle = 5293
current clock cycle = 5294
current clock cycle = 5294
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e5
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7941
[MultiChannelMemorySystem] currentClockCycle = 5294
current clock cycle = 5294
current clock cycle = 5294
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7942
[MultiChannelMemorySystem] currentClockCycle = 5294
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5294
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5295
current clock cycle = 5295
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7943
[MultiChannelMemorySystem] currentClockCycle = 5295
current clock cycle = 5296
current clock cycle = 5296
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7944
[MultiChannelMemorySystem] currentClockCycle = 5296
current clock cycle = 5296
current clock cycle = 5296
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e6
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7945
[MultiChannelMemorySystem] currentClockCycle = 5296
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5296
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5297
current clock cycle = 5297
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7946
[MultiChannelMemorySystem] currentClockCycle = 5297
current clock cycle = 5298
current clock cycle = 5298
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7947
[MultiChannelMemorySystem] currentClockCycle = 5298
current clock cycle = 5298
current clock cycle = 5298
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7948
[MultiChannelMemorySystem] currentClockCycle = 5298
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5298
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5299
current clock cycle = 5299
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e7
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7949
[MultiChannelMemorySystem] currentClockCycle = 5299
current clock cycle = 5300
current clock cycle = 5300
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7950
[MultiChannelMemorySystem] currentClockCycle = 5300
current clock cycle = 5300
current clock cycle = 5300
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7951
[MultiChannelMemorySystem] currentClockCycle = 5300
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5300
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5301
current clock cycle = 5301
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7952
[MultiChannelMemorySystem] currentClockCycle = 5301
current clock cycle = 5302
current clock cycle = 5302
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e8
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7953
[MultiChannelMemorySystem] currentClockCycle = 5302
current clock cycle = 5302
current clock cycle = 5302
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7954
[MultiChannelMemorySystem] currentClockCycle = 5302
[Callback] read complete: channel = 2, address = 0x800001100, cycle = 5302
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5303
current clock cycle = 5303
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7955
[MultiChannelMemorySystem] currentClockCycle = 5303
current clock cycle = 5304
current clock cycle = 5304
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7956
[MultiChannelMemorySystem] currentClockCycle = 5304
current clock cycle = 5304
current clock cycle = 5304
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11e9
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7957
[MultiChannelMemorySystem] currentClockCycle = 5304
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5304
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5304
current clock cycle = 5305
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5305
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7958
[MultiChannelMemorySystem] currentClockCycle = 5305
current clock cycle = 5306
current clock cycle = 5306
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7959
[MultiChannelMemorySystem] currentClockCycle = 5306
current clock cycle = 5306
current clock cycle = 5306
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7960
[MultiChannelMemorySystem] currentClockCycle = 5306
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5306
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5307
current clock cycle = 5307
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ea
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7961
[MultiChannelMemorySystem] currentClockCycle = 5307
current clock cycle = 5308
current clock cycle = 5308
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7962
[MultiChannelMemorySystem] currentClockCycle = 5308
current clock cycle = 5308
current clock cycle = 5308
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7963
[MultiChannelMemorySystem] currentClockCycle = 5308
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001040, cycle = 5308
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5309
current clock cycle = 5309
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7964
[MultiChannelMemorySystem] currentClockCycle = 5309
current clock cycle = 5310
current clock cycle = 5310
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11eb
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7965
[MultiChannelMemorySystem] currentClockCycle = 5310
current clock cycle = 5310
current clock cycle = 5310
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7966
[MultiChannelMemorySystem] currentClockCycle = 5310
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5310
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5311
current clock cycle = 5311
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7967
[MultiChannelMemorySystem] currentClockCycle = 5311
current clock cycle = 5312
current clock cycle = 5312
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7968
[MultiChannelMemorySystem] currentClockCycle = 5312
current clock cycle = 5312
current clock cycle = 5312
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ec
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7969
[MultiChannelMemorySystem] currentClockCycle = 5312
[Callback] read complete: channel = 0, address = 0x1140, cycle = 5312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001080, cycle = 5312
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5313
current clock cycle = 5313
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7970
[MultiChannelMemorySystem] currentClockCycle = 5313
current clock cycle = 5314
current clock cycle = 5314
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7971
[MultiChannelMemorySystem] currentClockCycle = 5314
current clock cycle = 5314
current clock cycle = 5314
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7972
[MultiChannelMemorySystem] currentClockCycle = 5314
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5314
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5315
current clock cycle = 5315
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ed
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7973
[MultiChannelMemorySystem] currentClockCycle = 5315
current clock cycle = 5316
current clock cycle = 5316
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7974
[MultiChannelMemorySystem] currentClockCycle = 5316
current clock cycle = 5316
current clock cycle = 5316
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7975
[MultiChannelMemorySystem] currentClockCycle = 5316
[Callback] read complete: channel = 0, address = 0x1180, cycle = 5316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x4000010c0, cycle = 5316
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5316
current clock cycle = 5317
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5317
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7976
[MultiChannelMemorySystem] currentClockCycle = 5317
current clock cycle = 5318
current clock cycle = 5318
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ee
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7977
[MultiChannelMemorySystem] currentClockCycle = 5318
current clock cycle = 5318
current clock cycle = 5318
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7978
[MultiChannelMemorySystem] currentClockCycle = 5318
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5318
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5319
current clock cycle = 5319
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7979
[MultiChannelMemorySystem] currentClockCycle = 5319
current clock cycle = 5320
current clock cycle = 5320
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7980
[MultiChannelMemorySystem] currentClockCycle = 5320
current clock cycle = 5320
current clock cycle = 5320
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11ef
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7981
[MultiChannelMemorySystem] currentClockCycle = 5320
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001100, cycle = 5320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5320
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5321
current clock cycle = 5321
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7982
[MultiChannelMemorySystem] currentClockCycle = 5321
current clock cycle = 5322
current clock cycle = 5322
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7983
[MultiChannelMemorySystem] currentClockCycle = 5322
current clock cycle = 5322
current clock cycle = 5322
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7984
[MultiChannelMemorySystem] currentClockCycle = 5322
[Callback] read complete: channel = 2, address = 0x800001080, cycle = 5322
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5323
current clock cycle = 5323
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f0
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7985
[MultiChannelMemorySystem] currentClockCycle = 5323
current clock cycle = 5324
current clock cycle = 5324
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7986
[MultiChannelMemorySystem] currentClockCycle = 5324
current clock cycle = 5324
current clock cycle = 5324
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7987
[MultiChannelMemorySystem] currentClockCycle = 5324
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5324
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5325
current clock cycle = 5325
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7988
[MultiChannelMemorySystem] currentClockCycle = 5325
current clock cycle = 5326
current clock cycle = 5326
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f1
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7989
[MultiChannelMemorySystem] currentClockCycle = 5326
current clock cycle = 5326
current clock cycle = 5326
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7990
[MultiChannelMemorySystem] currentClockCycle = 5326
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5326
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5327
current clock cycle = 5327
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7991
[MultiChannelMemorySystem] currentClockCycle = 5327
current clock cycle = 5328
current clock cycle = 5328
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7992
[MultiChannelMemorySystem] currentClockCycle = 5328
current clock cycle = 5328
current clock cycle = 5328
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f2
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7993
[MultiChannelMemorySystem] currentClockCycle = 5328
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5328
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5329
current clock cycle = 5329
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7994
[MultiChannelMemorySystem] currentClockCycle = 5329
current clock cycle = 5330
current clock cycle = 5330
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7995
[MultiChannelMemorySystem] currentClockCycle = 5330
current clock cycle = 5330
current clock cycle = 5330
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 7996
[MultiChannelMemorySystem] currentClockCycle = 5330
[Callback] read complete: channel = 2, address = 0x8000010c0, cycle = 5330
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5331
current clock cycle = 5331
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x1
  POKE MultiMemoryUnitTester.io_interconnects_3_addr_0 <- 0x11f3
  POKE MultiMemoryUnitTester.io_interconnects_3_size <- 0x40
  POKE MultiMemoryUnitTester.io_interconnects_3_isWr <- 0x0
  PEEK MultiMemoryUnitTester.io_dramChannel_0_vldOut <- 0x0
STEP 1 -> 7997
[MultiChannelMemorySystem] currentClockCycle = 5331
current clock cycle = 5332
current clock cycle = 5332
  PEEK MultiMemoryUnitTester.io_dramChannel_1_vldOut <- 0x0
STEP 1 -> 7998
[MultiChannelMemorySystem] currentClockCycle = 5332
current clock cycle = 5332
current clock cycle = 5332
  PEEK MultiMemoryUnitTester.io_dramChannel_2_vldOut <- 0x0
STEP 1 -> 7999
[MultiChannelMemorySystem] currentClockCycle = 5332
[Callback] read complete: channel = 0, address = 0x1100, cycle = 5332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 1, address = 0x400001080, cycle = 5332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
[Callback] read complete: channel = 3, address = 0xc00001000, cycle = 5332
starting getting tags 
starting getting rdataVec from dataMap 
size of rdataVec is 0 
current clock cycle = 5333
current clock cycle = 5333
  PEEK MultiMemoryUnitTester.io_dramChannel_3_vldOut <- 0x1
STEP 1 -> 8000
[MultiChannelMemorySystem] currentClockCycle = 5333
current clock cycle = 5334
current clock cycle = 5334
  POKE MultiMemoryUnitTester.io_interconnects_3_vldIn <- 0x0
  POKE MultiMemoryUnitTester.io_interconnects_3_dataVldIn <- 0x0
RAN 8000 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 12 s, completed Nov 3, 2016 11:52:36 AM[0m
Copying system configurations to generated folder
CLASSPATH=../target/scala-2.11/classes:$CLASSPATH sbt "; run-main plasticine.templates.MultiMemoryUnitTest  end  --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MultiMemoryUnitTest/ --test --backend v"
Invoking Chisel...
