# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/dnor.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/dnor.v 
# -- Compiling module dnor
# 
# Top level modules:
# 	dnor
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/dnand.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/dnand.v 
# -- Compiling module dnand
# 
# Top level modules:
# 	dnand
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/dor.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/dor.v 
# -- Compiling module dor
# 
# Top level modules:
# 	dor
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/circuit1.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/circuit1.v 
# -- Compiling module circuit1
# 
# Top level modules:
# 	circuit1
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/flipflop.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/flipflop.v 
# -- Compiling module flipflop
# 
# Top level modules:
# 	flipflop
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Andrei/Documents/CID/tema\ curs\ 4 {C:/Users/Andrei/Documents/CID/tema curs 4/circuit2.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:16:29 on Apr 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Andrei/Documents/CID/tema curs 4" C:/Users/Andrei/Documents/CID/tema curs 4/circuit2.v 
# -- Compiling module circuit2
# 
# Top level modules:
# 	circuit2
# End time: 15:16:29 on Apr 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim -gui "+altera" -l msim_transcript -do "testbench_run_msim_rtl_verilog.do" 
# Start time: 15:16:33 on Apr 12,2020
# Loading work.testbench
# Loading work.circuit1
# Loading work.dnor
# Loading work.dnand
# Loading work.circuit2
# Loading work.dor
# Loading work.flipflop
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/b
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/o11
add wave -position end  sim:/testbench/o12
add wave -position end  sim:/testbench/o21
add wave -position end  sim:/testbench/o22
run -all
# End time: 15:48:16 on Apr 12,2020, Elapsed time: 0:31:43
# Errors: 0, Warnings: 0
