# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB8.srcs/sources_1/new/FSM.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB8.srcs/sources_1/new/Switch_Debounce.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB8.srcs/sources_1/new/Top_Level.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB8.srcs/sim_Top_Level/new/TopLevel_tb.vhd"

# Do not sort compile order
nosort
