
/home/user/Desktop/Bitcraze/aideck-gap8-examples/examples/image_processing/simple_kernel_example/BUILD/GAP8_V2/GCC_RISCV_PULP_OS/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 000003e0  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b0003e8  1b0003e8  000013e8  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00006b24  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   00000044  1c006bc4  1c006bc4  00009bc4  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c006c08  1c006c08  00009c08  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS
 10 .got          00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c006c14  1c006c14  0000b020  2**0  CONTENTS
 14 .rodata       00000650  1c006c14  1c006c14  00009c14  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         000002c0  1c007264  1c007264  0000a264  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          0000033c  1c007524  1c007524  0000a524  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c007860  0000b004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000004  1000001c  1c007878  0000b01c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000020  10000020  0000b020  2**0  CONTENTS
 20 .debug_frame  0000559c  00000000  00000000  0000b020  2**2  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   0007bafa  00000000  00000000  000105bc  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 0000c732  00000000  00000000  0008c0b6  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    0001ef4d  00000000  00000000  000987e8  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges 00001548  00000000  00000000  000b7738  2**3  CONTENTS, READONLY, DEBUGGING
 25 .debug_ranges 00004508  00000000  00000000  000b8c80  2**3  CONTENTS, READONLY, DEBUGGING
 26 .debug_line   00029a1e  00000000  00000000  000bd188  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_str    0000ad13  00000000  00000000  000e6ba6  2**0  CONTENTS, READONLY, DEBUGGING
 28 .comment      0000001a  00000000  00000000  000f18b9  2**0  CONTENTS, READONLY
 29 .Pulp_Chip.Info 00000076  00000000  00000000  000f18d3  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b0003e8 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c006bc4 l    d  .init_array	00000000 .init_array
1c006c08 l    d  .fini_array	00000000 .fini_array
1c006c14 l    d  .init	00000000 .init
1c006c14 l    d  .fini	00000000 .fini
1c006c14 l    d  .preinit_array	00000000 .preinit_array
1c006c14 l    d  .boot	00000000 .boot
1c006c14 l    d  .got	00000000 .got
1c006c14 l    d  .shbss	00000000 .shbss
1c006c14 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c006c14 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c006c14 l    d  .rodata	00000000 .rodata
1c007264 l    d  .data	00000000 .data
1c007524 l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000020 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    df *ABS*	00000000 bridge.c
1c003356 l     F .text	0000001c __rt_event_enqueue
1c003372 l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c003392 l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 udma-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c004de6 l     F .text	00000014 l2_memcpy
1c004dfa l     F .text	00000024 rt_event_enqueue
1c004e76 l     F .text	00000044 __pi_hyper_copy_exec
1c004f0a l     F .text	00000296 __pi_hyper_copy_misaligned
1c004eba l     F .text	00000050 exec_pending_task
1c0051ac l     F .text	00000050 __rt_hyper_init
1c007634 l     O .bss	00000080 __pi_hyper_temp_buffer
1c0077f0 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c0077f4 l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c003176 l     F .text	0000007c __rt_fc_cluster_lock_req
1b000bf0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c00538a l     F .text	0000000e __rt_io_end_of_flush
1c005398 l     F .text	00000050 __rt_io_uart_wait_req
1c0053e8 l     F .text	00000040 __rt_do_putc_host
1c005428 l     F .text	0000005a __rt_io_start
1c005482 l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c0054a2 l     F .text	00000070 __rt_io_lock
1c005512 l     F .text	00000034 __rt_putc_host_cluster_req
1c005546 l     F .text	00000070 __rt_io_unlock
1c0055b6 l     F .text	000000da __rt_io_uart_flush.constprop.11
1c005690 l     F .text	00000092 __rt_io_uart_wait_pending
1c005722 l     F .text	00000028 __rt_io_stop
1c00588e l     F .text	000000ac tfp_putc.isra.9
1c00774c l     O .bss	00000080 __rt_io_event
1b000c0c l     O .stack	00000010 __rt_io_fc_lock
1c0074a4 l     O .data	00000080 __rt_putc_host_buffer
1c007804 l     O .bss	00000004 __rt_io_event_current
1c007808 l     O .bss	00000004 __rt_io_pending_flush
1c00780c l     O .bss	00000004 __rt_putc_host_buffer_index
1c007810 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 sched.o
1c00018a l       .text	00000000 __rt_handle_special_event
1c000184 l       .text	00000000 __rt_no_first
1c000186 l       .text	00000000 __rt_common
1c000188 l       .text	00000000 enqueue_end
1c0001ea l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c000226 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c000210 l       .text	00000000 __rt_cluster_pool_update_end
1c0001f8 l       .text	00000000 __rt_cluster_pool_update_loop
1c000200 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c000208 l       .text	00000000 __rt_cluster_pool_update_no_current
1c000244 l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c0002be l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c0003ae l       .text	00000000 __rt_udma_no_copy
1c000376 l       .text	00000000 repeat_transfer
1c0003c6 l       .text	00000000 handle_special_end
1c000322 l       .text	00000000 resume_after_special_end
1c000360 l       .text	00000000 checkTask
1c000336 l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c00035c l       .text	00000000 transfer_resume
1c000354 l       .text	00000000 hyper
1c000354 l       .text	00000000 fc_tcdm
1c000354 l       .text	00000000 dual
1c000376 l       .text	00000000 dmaCmd
1c00039e l       .text	00000000 not_last
1c00040e l       .text	00000000 i2c_step1
1c00042a l       .text	00000000 i2c_step2
1c0003d0 l       .text	00000000 spim_step3
1c0003ec l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c00047e l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c000484 l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c00049e l       .text	00000000 __rt_soc_evt_no_udma_channel
1c00050c l       .text	00000000 rtc_event_handler
1c0004ca l       .text	00000000 __rt_soc_evt_pwm
1c0004de l       .text	00000000 __rt_soc_evt_store
1c0004f2 l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 udma-v2_asm.o
1c000542 l       .text	00000000 __rt_udma_handle_pending
00000000 l    df *ABS*	00000000 gpio.o
1c000582 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 hyperram-v1_asm.o
1c0005d2 l       .text	00000000 __rt_hyper_handle_copy_end
1c000592 l       .text	00000000 __rt_hyper_repeat_copy
1c0005c0 l       .text	00000000 __rt_hyper_repeat_copy_not_last
1c0005e4 l       .text	00000000 __rt_hyper_handle_emu_task
1c0005fe l       .text	00000000 __rt_hyper_handle_pending_tasks
1c000694 l       .text	00000000 __rt_hyper_repeat_copy_last3
1c000670 l       .text	00000000 __rt_hyper_repeat_copy_not_last3
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 test.c
1c000d1a l     F .text	0000000c handle_transfer_end
1c007528 l     O .bss	0000000c camera
1c0077dc l     O .bss	00000004 done
00000000 l    df *ABS*	00000000 ImgIO.c
1c00105e l     F .text	00000102 WritePPMHeader.part.1
00000000 l    df *ABS*	00000000 img_proc.c
00000000 l    df *ABS*	00000000 fs.c
1c001514 l     F .text	00000032 pi_task_wait_on.isra.3
00000000 l    df *ABS*	00000000 read_fs.c
1c0015f8 l     F .text	0000003e __pi_read_fs_write
1c001636 l     F .text	00000010 __pi_read_fs_seek
1c001646 l     F .text	00000018 __pi_read_fs_copy_async
1c00165e l     F .text	00000018 __pi_read_fs_copy_2d_async
1c001676 l     F .text	00000024 rt_event_enqueue
1c00169a l     F .text	00000038 __pi_fs_free
1c0016d2 l     F .text	00000004 __pi_read_fs_unmount
1c0016d6 l     F .text	00000126 __pi_read_fs_open
1c0017fc l     F .text	0000004e __pi_read_fs_close
1c00184a l     F .text	00000048 __pi_read_fs_direct_read_async
1c001892 l     F .text	0000012e __pi_fs_mount_step
1c0019c0 l     F .text	00000098 __pi_read_fs_mount
00000000 l    df *ABS*	00000000 host_fs.c
1c001a58 l     F .text	0000000e __internal_semihost
1c001a66 l     F .text	0000000c __pi_host_fs_mount
1c001a72 l     F .text	00000002 __pi_host_fs_unmount
1c001a74 l     F .text	00000016 __pi_host_fs_seek
1c001a8a l     F .text	00000024 rt_event_enqueue
1c001aae l     F .text	0000007a __pi_host_fs_copy_2d_async
1c001b28 l     F .text	00000036 __pi_host_fs_write_async
1c001b5e l     F .text	00000032 __pi_host_fs_read_async
1c001b90 l     F .text	00000042 __pi_host_fs_copy_async
1c001bd2 l     F .text	00000002 __pi_host_fs_direct_read_async
1c001bd4 l     F .text	0000001c __pi_host_fs_close
1c001bf0 l     F .text	0000007a __pi_host_fs_open
1c007560 l     O .bss	00000088 bsp_fs_data
00000000 l    df *ABS*	00000000 camera.c
00000000 l    df *ABS*	00000000 himax.c
1c001c78 l     F .text	00000020 __himax_reg_write
1c001c98 l     F .text	0000003c __himax_init_regs
1c001cd4 l     F .text	0000002a __himax_set_qqvga
1c001d16 l     F .text	00000044 __himax_reg_read
1c001d5a l     F .text	00000036 __himax_reset
1c001f3e l     F .text	00000022 __himax_standby
1c001f60 l     F .text	00000024 __himax_close
1c002052 l     F .text	0000009e __himax_control
1c0072b4 l     O .data	0000001c himax_api
1c006ef0 l     O .rodata	0000011c __himax_reg_init
00000000 l    df *ABS*	00000000 partition.c
00000000 l    df *ABS*	00000000 flash_partition.c
00000000 l    df *ABS*	00000000 md5.c
1c002390 l     F .text	000008d6 body
00000000 l    df *ABS*	00000000 ai_deck.c
1c002e6c l     F .text	0000003c __bsp_init_pads
1c0077e4 l     O .bss	00000004 __bsp_init_pads_done
00000000 l    df *ABS*	00000000 init.c
1c002ece l     F .text	00000026 cluster_start
1c006bc8 l     O .init_array	00000004 ctor_list
1c006c0c l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c003948 l     F .text	00000018 __rt_time_poweroff
1c003960 l     F .text	00000018 __rt_time_poweron
1c0077e8 l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c003e2a l     F .text	0000002c SetFllMultDivFactors
1c003e56 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c0073f0 l     O .data	00000007 SystemStateToSCUFastSeq
1c007408 l     O .data	00000003 ToHWDCDC_Pos
1c007418 l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c004266 l     F .text	00000062 __rt_init_cluster_data
1c0042c8 l     F .text	00000064 __rt_cluster_init
1c00432c l     F .text	00000126 __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c00460c l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c0075e8 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c0077ec l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 cpi-v1.c
1c004984 l     F .text	00000012 __rt_cpi_init
1c007614 l     O .bss	00000020 __rt_cpi
00000000 l    df *ABS*	00000000 i2c-v2.c
1c004996 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c0049bc l     F .text	00000032 pi_task_wait_on.isra.3
1c004cec l     F .text	00000050 __rt_i2c_init
1c00741c l     O .data	00000088 __rt_i2c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 gpio-v2.c
1c0076b4 l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c005282 l     F .text	00000034 __rt_i2s_resume
1c0052b6 l     F .text	00000028 __rt_i2s_setfreq_after
1c0052de l     F .text	0000002c __rt_i2s_setfreq_before
1c0077f8 l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 spim-v2.c
1c0077fc l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 semihost.c
1c005ace l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c005b18 l     F .text	00000092 _to_x
1c005baa l     F .text	00000020 _rlrshift
1c005bca l     F .text	00000044 _ldiv5
1c005c0e l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c00671e l     F .text	00000024 __rt_uart_setup.isra.5
1c006742 l     F .text	00000022 __rt_uart_setfreq_after
1c006764 l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c0067a6 l     F .text	0000002c __rt_uart_setfreq_before
1c0067d2 l     F .text	00000042 __rt_uart_cluster_req
1c006814 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c0077cc l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c006ad2 l       .text	00000000 __rt_slave_start
1c006a28 l       .text	00000000 __rt_master_event
1c006a3c l       .text	00000000 __rt_master_loop
1c006a2c l       .text	00000000 __rt_push_event_to_fc_retry
1c006ac4 l       .text	00000000 __rt_push_event_to_fc_wait
1c006ab6 l       .text	00000000 __rt_master_sleep
1c006a44 l       .text	00000000 __rt_master_loop_update_next
1c006a98 l       .text	00000000 __rt_no_stack_check
1c006aa4 l       .text	00000000 __rt_master_no_slave_barrier
1c006ab4 l       .text	00000000 __rt_master_loop_no_slave
1c006af0 l       .text	00000000 __rt_fork_return
1c006af4 l       .text	00000000 __rt_wait_for_dispatch
1c006b0a l       .text	00000000 __rt_other_entry
1c006b04 l       .text	00000000 __rt_fork_entry
1c006b32 l       .text	00000000 __rt_no_stack_check_end
1c006ba4 l       .text	00000000 __rt_dma_2d_done
1c006b62 l       .text	00000000 __rt_dma_2d_redo
1c006b6a l       .text	00000000 __rt_dma_2d_not_last
1c006b8c l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
1c0059b0 g     F .text	00000006 putchar
1c004dc2 g     F .text	00000018 __rt_udma_channel_init
1c001d90 g     F .text	0000001c __himax_reg_get
1c003a3a g     F .text	00000002 pi_time_wait_us
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
000003a0 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c00392e g     F .text	0000000c pi_l2_malloc
1c000618 g       .text	00000000 udma_event_handler_end_hyper
1c0032e8 g     F .text	00000038 __rt_fc_cluster_lock
1c003fe6 g     F .text	000000a2 InitOneFll
1c00393a g     F .text	0000000e pi_l2_free
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c007834 g     O .bss	00000004 __rt_cluster_tasks
1c0034b2 g     F .text	00000020 __rt_bridge_send_notif
1c00360c g     F .text	00000074 rt_event_alloc
00000388 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c0036e0 g     F .text	00000064 __rt_event_execute
1c003124 g     F .text	00000052 __rt_irq_init
1c0037b8 g     F .text	00000048 rt_user_alloc
00000360 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c004458 g     F .text	000000d6 pi_cluster_open
1c005aec g     F .text	0000002c printf
ffffffff g       *ABS*	00000000 pulp__L2
1c0038c4 g     F .text	0000006a __rt_allocs_init
1c007818 g     O .bss	00000004 __rt_alloc_l1
1c004452 g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c00489e g     F .text	0000006a pi_cpi_open
1c003086 g     F .text	0000004c rt_irq_set_handler
00000364 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
1c001558 g     F .text	0000002c pi_fs_mount
00000358 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c004150 g     F .text	00000040 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
1c00211c g     F .text	0000000a pi_partition_get_flash_offset
00000001 g       *ABS*	00000000 __ACTIVE_FC
1c002128 g     F .text	00000004 pi_partition_table_load
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c003dec g     F .text	0000003e __rt_freq_init
1c002ef4 g     F .text	00000166 __rt_init
00000001 g       *ABS*	00000000 __FC
1c00424a g     F .text	00000012 __rt_fll_init
1c001dac g     F .text	0000000a __himax_capture_async
1b001420 g       .stack	00000000 __fc_tcdm_end
1c003598 g     F .text	00000034 __rt_bridge_init
1c0000ac g       .text	00000000 __rt_i2c_step1
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
0000037c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c006bc4 g       .text	00000000 _etext
0000035c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c007264 g       .data	00000000 sdata
1c004bc0 g     F .text	00000118 pi_i2c_open
00000001 g       *ABS*	00000000 __rt_nb_cluster
000003e0 g     O .data_tiny_fc	00000004 __rtc_handler
1c00384c g     F .text	0000002e rt_alloc
1c007534 g     O .bss	00000020 cl_conf
1c0066f8 g     F .text	00000026 __rt_uart_cluster_req_done
1c00305a g     F .text	00000028 __rt_deinit
1b000c08 g     O .stack	00000001 camera_isAwaked
1c000166 g       .text	00000000 __rt_event_enqueue
1c0000ee g       .text	00000000 __rt_i2c_handle_rx_copy
1c003a1a g     F .text	00000020 rt_time_wait_us
1c0057a4 g     F .text	00000036 memcpy
1c00056c g       .text	00000000 __rt_gpio_handler
1c00029e g       .text	00000000 __rt_illegal_instr
1c00389c g     F .text	00000028 __rt_alloc_init_l1_for_fc
1c0013a0 g     F .text	00000174 cluster_inverting
1c0015d2 g     F .text	00000026 pi_fs_write
1c004d64 g     F .text	0000000a __rt_padframe_init
1c006c14 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c000586 g       .text	00000000 __rt_hyper_handle_copy
1c002ec0 g     F .text	0000000e bsp_himax_open
1c00593a g     F .text	0000002c puts
1c0049ee g     F .text	000000d4 pi_i2c_write_async
1c007300  w    O .data	00000018 __rt_padframe_profiles
00000380 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000394 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c00369a g     F .text	00000022 rt_event_get_blocking
1c007528 g       .bss	00000000 _bss_start
1c007524 g       .data	00000000 edata
1c00387a g     F .text	00000022 __rt_alloc_init_l1
1c0073e0  w    O .data	00000004 __rt_iodev_uart_baudrate
1c0001cc g       .text	00000000 __rt_remote_enqueue_event
1c0073e8 g     O .data	00000004 buff
1c0073f8 g     O .data	00000010 PMUState
1c003978 g     F .text	00000026 rt_time_get_us
1c007264 g       .data	00000000 _sdata
10000020 g       .l1cluster_g	00000000 __l1_end
1c000648 g       .text	00000000 __rt_hyper_handle_burst
1c004d6e g     F .text	00000054 __rt_udma_copy_enqueue
1c003bba g     F .text	00000134 rt_periph_copy
1c005852 g     F .text	0000003c __rt_putc_uart
1b0003e8 g     O .stack	00000800 __rt_fc_stack
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c004ae2 g     F .text	000000bc pi_i2c_read_async
1c000194 g       .text	00000000 __rt_bridge_enqueue_event
1c005c42 g     F .text	00000ab6 _prf
10000020 g       .l1cluster_g	00000000 _libgomp_start
1c0009ec g     F .text	0000032e .hidden __umoddi3
1c003ac8 g     F .text	000000f2 __rt_timer_handler
1c004950 g     F .text	00000034 pi_cpi_capture_async
1c00781c g     O .bss	00000004 __rt_alloc_l2
1c004b9e g     F .text	00000022 pi_i2c_read
1b001420 g       .stack	00000000 stack
1c0006b0 g     F .text	0000033c .hidden __udivdi3
1c001db6 g     F .text	00000188 __himax_open
1c005a52 g     F .text	0000000a abort
1c00158c g     F .text	00000008 pi_fs_open
1c003680 g     F .text	0000001a rt_event_get
1c007828 g     O .bss	00000008 __rt_freq_domains
0000001c g       *ABS*	00000000 _l1_preload_size
1c000164 g       .text	00000000 _init
1c000520 g       .text	00000000 __rt_udma_handle_copy
1c007860 g       .bss	00000000 _bss_end
1c002324 g     F .text	0000006c flash_partition_find_first
1c0072e0  w    O .data	00000010 __rt_padframe_hyper
1c003494 g     F .text	0000001e __rt_bridge_set_available
1c006b34 g       .text	00000000 __rt_dma_2d
1c0069b8 g       .text	00000000 __rt_pe_start
1c007824 g     O .bss	00000004 first_delayed
000003dc g     O .data_tiny_fc	00000004 __rt_rtc_init_done
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c00482e g     F .text	00000048 pi_cluster_send_task_to_cl
1c004088 g     F .text	000000c8 __rt_pmu_cluster_power_up
1b000c20 g       .stack	00000000 stack_start
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c00684a g     F .text	0000008e __rt_uart_open
1c003260 g     F .text	00000022 __rt_utils_init
1c004734 g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c0072d0  w    O .data	00000010 __rt_padframe_default
1c005966 g     F .text	0000001a fputc_locked
1c004ac2 g     F .text	00000020 pi_i2c_write
1c0068d8 g     F .text	0000004e rt_uart_close
1c0000c2 g       .text	00000000 __rt_i2c_step2
1c003800 g     F .text	0000004c rt_user_free
1c0015a4 g     F .text	00000026 pi_fs_read
1c006bc4 g       .init_array	00000000 __CTOR_LIST__
1c003cee g     F .text	00000056 __rt_periph_wait_event
1c003da2 g     F .text	0000004a rt_freq_set_and_get
1c005adc g     F .text	00000008 semihost_write0
1c0030d2  w    F .text	00000002 illegal_insn_handler_c
0000038c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c004560 g     F .text	00000070 __rt_cluster_push_fc_event
00000370 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c0069b8 g       .text	00000000 __cluster_text_start
1c000080 g       .vectors	00000000 _start
1c003798 g     F .text	00000020 rt_user_alloc_init
00000000 g       *ABS*	00000000 __rt_config
1c002c66 g     F .text	00000032 MD5_Init
00000384 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c0000a0 g       .text	00000000 __rt_i2c_handle_tx_copy
1c00575e g     F .text	00000020 strncmp
1c007860 g       .bss	00000000 _l1_preload_start_inL2
1c003282 g     F .text	00000032 __rt_fc_lock
10000020 g       .l1cluster_g	00000000 __l1_heap_start
1c001c76 g     F .text	00000002 __camera_conf_init
1c0035f4 g     F .text	00000018 __rt_wait_event_prepare_blocking
1c0033d8 g     F .text	00000072 __rt_bridge_handle_notif
1c0004b6 g       .text	00000000 __rt_soc_evt_no_udma
1c001594 g     F .text	00000008 pi_fs_close
1000001c g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
00000390 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c0036bc g     F .text	00000024 rt_event_push
1c0034d2 g     F .text	0000001e __rt_bridge_clear_notif
1c0021fe g     F .text	00000102 flash_partition_table_load
1c007554 g     O .bss	0000000c cluster_dev
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c007318 g     O .data	000000c0 __hal_debug_struct
1c001546 g     F .text	00000012 pi_fs_conf_init
1c004dda g     F .text	0000000c __rt_udma_channel_reg_data
1c002d34 g     F .text	00000138 MD5_Final
1c003a3c g     F .text	0000008c __rt_time_init
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c0000f8 g       .text	00000000 _entry
1c00212c g     F .text	0000005e pi_partition_find_first
1c003744 g     F .text	0000002a __rt_wait_event
1c004190 g     F .text	000000ba __rt_pmu_init
1c00159c g     F .text	00000008 pi_fs_read_async
1c0030d4 g     F .text	00000050 __rt_handle_illegal_instr
1c005794 g     F .text	00000010 memset
1c004e1e g     F .text	00000058 __pi_hyper_copy_aligned
1c001044 g     F .text	0000001a main
00000308 g     O .data_tiny_fc	00000050 __rt_udma_channels
1c00425c g     F .text	00000002 __rt_fll_deinit
1c0004fc g       .text	00000000 udma_event_handler_end
1c007820 g     O .bss	00000004 __rt_alloc_fc_tcdm
1c00535c g     F .text	0000000a __rt_himax_init
1c003320 g     F .text	00000036 __rt_fc_cluster_unlock
00000368 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c005a5c g     F .text	00000072 __rt_io_init
1c0072f0  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c000632 g       .text	00000000 __rt_hyper_handler
1c0073e4  w    O .data	00000004 __rt_platform
1c006c08 g       .init_array	00000000 __CTOR_END__
1c007264 g     O .data	00000028 __pi_read_fs_api
1c00574a g     F .text	00000014 strcmp
1c005ae4 g     F .text	00000008 semihost_exit
1c006c08 g       .fini_array	00000000 __DTOR_LIST__
1c0035cc g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c0000e0 g       .text	00000000 __rt_i2c_step3
1c00399e g     F .text	00000002 pi_time_get_us
1c000548 g       .text	00000000 pwm_event_handler
00000398 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c0059b6 g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c0051a0 g     F .text	00000008 __rt_hyper_resume_emu_task
1c001160 g     F .text	00000240 WriteImageToFile
1c003f08 g     F .text	000000de SetFllFrequency
1c00425e g     F .text	00000002 __rt_flls_constructor
1c0039a0 g     F .text	0000007a rt_event_push_delayed
1c001f84 g     F .text	000000ce __himax_reopen
1c000164 g       .text	00000000 _fini
1c002ea8 g     F .text	00000018 bsp_himax_conf_init
1c00376e g     F .text	00000018 rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c006c14 g     O .rodata	00000100 .hidden __clz_tab
00000378 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c006b10 g       .text	00000000 __rt_set_slave_stack
1c0073d8  w    O .data	00000004 __rt_fc_stack_size
1c00218a g     F .text	00000074 flash_partition_table_verify
1c00044c g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
000003a8 g     O .data_tiny_fc	00000034 dev_rtc
1c0015ca g     F .text	00000008 pi_fs_write_async
1c007814 g     O .bss	00000004 img_rgb888
1c00728c g     O .data	00000028 __pi_host_fs_api
1c005980 g     F .text	00000030 fputc
1c004876 g     F .text	0000001e pi_pad_init
1c000258 g       .text	00000000 __rt_call_external_c_function
1c0032b4 g     F .text	00000034 __rt_fc_unlock
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c0051fc g     F .text	00000086 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c0034f0 g     F .text	0000003a __rt_bridge_printf_flush
1c0073dc  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c007524 g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c003d44 g     F .text	0000005e __rt_periph_init
1c002126 g     F .text	00000002 pi_partition_table_free
1c005378 g     F .text	00000012 __rt_spim_init
1c00344a g     F .text	0000004a __rt_bridge_check_connection
1c004648 g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c003082 g     F .text	00000004 pi_open_from_conf
1c000d6a g     F .text	000002da test_camera
ffffffff g       *ABS*	00000000 pulp__FC
1c00530a g     F .text	00000052 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c002300 g     F .text	00000024 flash_partition_table_free
1c007838 g     O .bss	00000028 __rt_fc_cluster_data
1c0059de g     F .text	00000074 exit
1c001cfe g     F .text	00000018 __himax_reg_set
1c003786 g     F .text	00000012 __rt_event_sched_init
0000039c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c00030c g       .text	00000000 udma_event_handler
1c00452e g     F .text	00000032 pi_cluster_close
1c0051a8 g     F .text	00000004 __rt_hyper_resume_copy
1c004cd8 g     F .text	00000014 pi_i2c_conf_init
000003a4 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c001584 g     F .text	00000008 pi_fs_unmount
1c003230 g     F .text	00000030 __rt_cbsys_exec
0000ffe0 g       .l1cluster_g	00000000 __l1_heap_size
1c003e7c g     F .text	0000008c __rt_pmu_cluster_power_down
0000036c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000be8 g     O .stack	00000004 __rt_debug_config_trace
1c0077e0  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c00740c g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c00577e g     F .text	00000016 strlen
1c004d3c g     F .text	00000028 rt_padframe_set
1c007830 g     O .bss	00000004 __rt_wakeup_use_fast
1c0020f0 g     F .text	0000002c pi_himax_conf_init
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c0057da g     F .text	0000001a strchr
1c00352a g     F .text	0000006e __rt_bridge_req_shutdown
1c00683a g     F .text	00000010 rt_uart_conf_init
1c006bc4 g       .text	00000000 __cluster_text_end
1c00695a g     F .text	0000005c __rt_uart_init
1c004908 g     F .text	00000048 pi_cpi_close
1c00787c g       *ABS*	00000000 __l2_end
1c0046d8 g     F .text	0000005c rt_cluster_mount
1c005366 g     F .text	00000012 __rt_rtc_init
1c006926 g     F .text	00000034 rt_uart_cluster_write
1c001c6a g     F .text	0000000c pi_camera_open
1c000098 g       .vectors	00000000 __rt_semihosting_call
1c002c98 g     F .text	0000009c MD5_Update
1b000bec g     O .stack	00000004 __rt_debug_config
1c004260 g     F .text	00000006 __rt_fll_set_freq
1c0031f2 g     F .text	0000003e __rt_cbsys_add
1c0045d0 g     F .text	0000003c __rt_cluster_new
1c0057f4 g     F .text	0000005e __rt_putc_debug_bridge
1c006bc4 g       .text	00000000 _endtext
00000374 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
ffffffff g       *ABS*	00000000 pulp__L1FC
1c004894 g     F .text	0000000a pi_cpi_conf_init
1c000d26 g     F .text	00000044 cluster_delegate
1c0073ec g     O .data	00000004 buff_inverting
1c007410 g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	0780006f          	j	1c0000f8 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	21a0006f          	j	1c00029e <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	7318                	flw	fa4,32(a4)
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <__rt_i2c_handle_tx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_tx_copy
__rt_i2c_handle_tx_copy:

  slli   x8, x10, 2
1c0000a0:	00251413          	slli	s0,a0,0x2
#ifdef CONFIG_NO_FC_TINY
  la     x11, __rt_udma_channels
  p.lw   x8, x11(x8)
#else
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c0000a4:	30842403          	lw	s0,776(s0)
#endif

  lw  	x11, PI_I2C_T_PENDING_STEP(x8)
1c0000a8:	4c0c                	lw	a1,24(s0)
  jr    x11
1c0000aa:	8582                	jr	a1

1c0000ac <__rt_i2c_step1>:

  .global __rt_i2c_step1
__rt_i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c0000ac:	4450                	lw	a2,12(s0)
  lw          x10, PI_I2C_T_PENDING_DATA(x8)
1c0000ae:	4808                	lw	a0,16(s0)
  lw          x11, PI_I2C_T_PENDING_LENGTH(x8)
1c0000b0:	484c                	lw	a1,20(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0000b2:	c208                	sw	a0,0(a2)
  sw          x11, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0000b4:	c24c                	sw	a1,4(a2)
  lw          x11, PI_I2C_T_PENDING_NEXT_STEP(x8)
1c0000b6:	4c4c                	lw	a1,28(s0)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0000b8:	4541                	li	a0,16
  sw          x11, PI_I2C_T_PENDING_STEP(x8)
1c0000ba:	cc0c                	sw	a1,24(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0000bc:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0000be:	43e0006f          	j	1c0004fc <udma_event_handler_end>

1c0000c2 <__rt_i2c_step2>:

  .global __rt_i2c_step2
__rt_i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  la          x10, __rt_i2c_step3
1c0000c2:	00000517          	auipc	a0,0x0
1c0000c6:	01e50513          	addi	a0,a0,30 # 1c0000e0 <__rt_i2c_step3>
  sw          x10, PI_I2C_T_PENDING_STEP(x8)
1c0000ca:	cc08                	sw	a0,24(s0)
  
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c0000cc:	4450                	lw	a2,12(s0)
  addi        x10, x8, PI_I2C_T_UDMA_STOP_CMD
1c0000ce:	02040513          	addi	a0,s0,32
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0000d2:	c208                	sw	a0,0(a2)
  li          x10, 1
1c0000d4:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0000d6:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0000d8:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0000da:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0000dc:	4200006f          	j	1c0004fc <udma_event_handler_end>

1c0000e0 <__rt_i2c_step3>:

  .global __rt_i2c_step3
__rt_i2c_step3:
  lw        x11, PI_I2C_T_PENDING_COPY(x8)
1c0000e0:	400c                	lw	a1,0(s0)
  sw        x0, PI_I2C_T_PENDING_COPY(x8)
1c0000e2:	00042023          	sw	zero,0(s0)
  //beqz      x11, __rt_hyper_handle_emu_task
  jal       x9, __rt_event_enqueue
1c0000e6:	080004ef          	jal	s1,1c000166 <__rt_event_enqueue>

  j           udma_event_handler_end
1c0000ea:	4120006f          	j	1c0004fc <udma_event_handler_end>

1c0000ee <__rt_i2c_handle_rx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_rx_copy
__rt_i2c_handle_rx_copy:

  slli   x8, x10, 2
1c0000ee:	00251413          	slli	s0,a0,0x2
#ifdef CONFIG_NO_FC_TINY
  la     x11, __rt_udma_channels
  p.lw   x8, x11(x8)
#else
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c0000f2:	30842403          	lw	s0,776(s0)
#endif

  j      __rt_i2c_step3
1c0000f6:	b7ed                	j	1c0000e0 <__rt_i2c_step3>

1c0000f8 <_entry>:
  csrw    0x7A1, x0
1c0000f8:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c0000fc:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c000100:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c000104:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c000106:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c00010a:	00c50463          	beq	a0,a2,1c000112 <_entry+0x1a>
1c00010e:	0ab0606f          	j	1c0069b8 <__cluster_text_start>
  la      t0, _bss_start
1c000112:	00007297          	auipc	t0,0x7
1c000116:	41628293          	addi	t0,t0,1046 # 1c007528 <_bss_start>
  la      t1, _bss_end
1c00011a:	00007317          	auipc	t1,0x7
1c00011e:	74630313          	addi	t1,t1,1862 # 1c007860 <_bss_end>
  sw      zero,0(t0)
1c000122:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c000126:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c000128:	fe62ede3          	bltu	t0,t1,1c000122 <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c00012c:	00007517          	auipc	a0,0x7
1c000130:	2ac50513          	addi	a0,a0,684 # 1c0073d8 <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c000134:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c000136:	ff000117          	auipc	sp,0xff000
1c00013a:	2b210113          	addi	sp,sp,690 # 1b0003e8 <__rt_fc_stack>
  add  x2, x2, a0
1c00013e:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c000140:	5b5020ef          	jal	ra,1c002ef4 <__rt_init>
  addi  a0, x0, 0
1c000144:	00000513          	li	a0,0
  addi  a1, x0, 0
1c000148:	00000593          	li	a1,0
  la    t2, main
1c00014c:	00001397          	auipc	t2,0x1
1c000150:	ef838393          	addi	t2,t2,-264 # 1c001044 <main>
  jalr  x1, t2
1c000154:	000380e7          	jalr	t2
  mv    s0, a0
1c000158:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c00015a:	701020ef          	jal	ra,1c00305a <__rt_deinit>
  mv   a0, s0
1c00015e:	8522                	mv	a0,s0
  jal  x1, exit
1c000160:	07f050ef          	jal	ra,1c0059de <exit>

1c000164 <_fini>:
  ret
1c000164:	8082                	ret

1c000166 <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c000166:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c00016a:	02051063          	bnez	a0,1c00018a <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c00016e:	e4000517          	auipc	a0,0xe4000
1c000172:	eae50513          	addi	a0,a0,-338 # 1c <_l1_preload_size>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c000176:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c00017a:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c00017c:	c601                	beqz	a2,1c000184 <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c00017e:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c000180:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c000182:	a011                	j	1c000186 <__rt_common>

1c000184 <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c000184:	c10c                	sw	a1,0(a0)

1c000186 <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c000186:	c14c                	sw	a1,4(a0)

1c000188 <enqueue_end>:

enqueue_end:
  jr          x9
1c000188:	8482                	jr	s1

1c00018a <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c00018a:	5571                	li	a0,-4
  and     x11, x11, x10
1c00018c:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c00018e:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c000190:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c000192:	a0d9                	j	1c000258 <__rt_call_external_c_function>

1c000194 <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c000194:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000198:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00019c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c0001a0:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c0001a4:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c0001a8:	00003617          	auipc	a2,0x3
1c0001ac:	23060613          	addi	a2,a2,560 # 1c0033d8 <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c0001b0:	0a8004ef          	jal	s1,1c000258 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c0001b4:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0001b8:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0001bc:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0001c0:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0001c4:	fec12603          	lw	a2,-20(sp)

    mret
1c0001c8:	30200073          	mret

1c0001cc <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c0001cc:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c0001d0:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c0001d4:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c0001d8:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c0001dc:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c0001e0:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c0001e2:	00007497          	auipc	s1,0x7
1c0001e6:	65648493          	addi	s1,s1,1622 # 1c007838 <__rt_fc_cluster_data>

1c0001ea <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001ea:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c0001ec:	02058d63          	beqz	a1,1c000226 <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c0001f0:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001f2:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c0001f4:	00050e63          	beqz	a0,1c000210 <__rt_cluster_pool_update_end>

1c0001f8 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c0001f8:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c0001fa:	e219                	bnez	a2,1c000200 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001fc:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c0001fe:	fd6d                	bnez	a0,1c0001f8 <__rt_cluster_pool_update_loop>

1c000200 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c000200:	c501                	beqz	a0,1c000208 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c000202:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c000204:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c000206:	a029                	j	1c000210 <__rt_cluster_pool_update_end>

1c000208 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c000208:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c00020c:	0005a423          	sw	zero,8(a1)

1c000210 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000210:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c000212:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000214:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c000218:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c00021c:	00000497          	auipc	s1,0x0
1c000220:	00a48493          	addi	s1,s1,10 # 1c000226 <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c000224:	b789                	j	1c000166 <__rt_event_enqueue>

1c000226 <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c000226:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c000228:	00804e63          	bgtz	s0,1c000244 <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c00022c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000230:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000234:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c000238:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00023c:	fec12603          	lw	a2,-20(sp)

    mret
1c000240:	30200073          	mret

1c000244 <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c000244:	00007497          	auipc	s1,0x7
1c000248:	5f448493          	addi	s1,s1,1524 # 1c007838 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c00024c:	02800593          	li	a1,40
    mul  a1, x8, a1
1c000250:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c000254:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c000256:	bf51                	j	1c0001ea <__rt_remote_enqueue_event_loop_cluster>

1c000258 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c000258:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c00025a:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00025c:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00025e:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000260:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000262:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000264:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c000266:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c000268:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00026a:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c00026c:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c00026e:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000270:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000272:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000274:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c000276:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c000278:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c00027c:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c00027e:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000280:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000282:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000284:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000286:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000288:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c00028a:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c00028c:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c00028e:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000290:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c000292:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c000294:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c000296:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000298:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c00029a:	6109                	addi	sp,sp,128

    jr   x9
1c00029c:	8482                	jr	s1

1c00029e <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c00029e:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c0002a2:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c0002a6:	00003517          	auipc	a0,0x3
1c0002aa:	e2e50513          	addi	a0,a0,-466 # 1c0030d4 <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c0002ae:	010000ef          	jal	ra,1c0002be <__rt_call_c_function>
    lw   ra, -4(sp)
1c0002b2:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c0002b6:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c0002ba:	30200073          	mret

1c0002be <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c0002be:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c0002c0:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c0002c2:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c0002c4:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c0002c6:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c0002c8:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c0002ca:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c0002cc:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c0002ce:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c0002d0:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c0002d2:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c0002d4:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c0002d6:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c0002d8:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c0002da:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c0002dc:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c0002de:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c0002e0:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c0002e2:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c0002e6:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c0002e8:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c0002ea:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c0002ec:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c0002ee:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c0002f0:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c0002f2:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c0002f4:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c0002f6:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c0002f8:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c0002fa:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c0002fc:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c0002fe:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c000300:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c000302:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c000304:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000306:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000308:	6109                	addi	sp,sp,128

    jr   ra
1c00030a:	8082                	ret

1c00030c <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00030c:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c00030e:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c000310:	08040f63          	beqz	s0,1c0003ae <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c000314:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000316:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c000318:	04061f63          	bnez	a2,1c000376 <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00031c:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00031e:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c000320:	e15d                	bnez	a0,1c0003c6 <handle_special_end>

1c000322 <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c000322:	02058f63          	beqz	a1,1c000360 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c000326:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c000328:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c00032a:	c611                	beqz	a2,1c000336 <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c00032c:	00000497          	auipc	s1,0x0
1c000330:	00a48493          	addi	s1,s1,10 # 1c000336 <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c000334:	8602                	jr	a2

1c000336 <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000336:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c000338:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c00033a:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c00033c:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00033e:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000340:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c000342:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c000344:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c000346:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c000348:	00a4ca63          	blt	s1,a0,1c00035c <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c00034c:	0064a463          	p.beqimm	s1,6,1c000354 <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c000350:	0074a263          	p.beqimm	s1,7,1c000354 <dual>

1c000354 <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c000354:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c000356:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c00035a:	d088                	sw	a0,32(s1)

1c00035c <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c00035c:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00035e:	c608                	sw	a0,8(a2)

1c000360 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c000360:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c000362:	00000497          	auipc	s1,0x0
1c000366:	19a48493          	addi	s1,s1,410 # 1c0004fc <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c00036a:	00058463          	beqz	a1,1c000372 <checkTask+0x12>
1c00036e:	df9ff06f          	j	1c000166 <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c000372:	18a0006f          	j	1c0004fc <udma_event_handler_end>

1c000376 <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000376:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000378:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c00037a:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c00037e:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000380:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000382:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000384:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000386:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000388:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c00038a:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c00038c:	00964963          	blt	a2,s1,1c00039e <not_last>
  mv      x12, x9
1c000390:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c000392:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c000396:	00061463          	bnez	a2,1c00039e <not_last>
1c00039a:	1620006f          	j	1c0004fc <udma_event_handler_end>

1c00039e <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00039e:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c0003a0:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c0003a2:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c0003a4:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c0003a6:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c0003a8:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c0003aa:	1520006f          	j	1c0004fc <udma_event_handler_end>

1c0003ae <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c0003ae:	e4000497          	auipc	s1,0xe4000
1c0003b2:	f0248493          	addi	s1,s1,-254 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c0003b6:	4080                	lw	s0,0(s1)
  li      x11, 1
1c0003b8:	4585                	li	a1,1
  sll     x10, x11, x10
1c0003ba:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c0003be:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c0003c0:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c0003c2:	13a0006f          	j	1c0004fc <udma_event_handler_end>

1c0003c6 <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c0003c6:	04352463          	p.beqimm	a0,3,1c00040e <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c0003ca:	06452063          	p.beqimm	a0,4,1c00042a <i2c_step2>
#endif

  j           resume_after_special_end
1c0003ce:	bf91                	j	1c000322 <resume_after_special_end>

1c0003d0 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0003d0:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0003d2:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d4:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003d6:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d8:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003da:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c0003dc:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003de:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c0003e0:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003e2:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c0003e4:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003e6:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003e8:	1140006f          	j	1c0004fc <udma_event_handler_end>

1c0003ec <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0003ec:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003f0:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003f2:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003f4:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0003f6:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c0003f8:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c0003fc:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003fe:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000400:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c000402:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000404:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000406:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000408:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c00040a:	0f20006f          	j	1c0004fc <udma_event_handler_end>

1c00040e <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c00040e:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c000410:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000412:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000414:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000416:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000418:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00041a:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00041c:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c00041e:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000420:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c000422:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000424:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000426:	0d60006f          	j	1c0004fc <udma_event_handler_end>

1c00042a <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c00042a:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00042e:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000430:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000432:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c000434:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c000436:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c00043a:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00043c:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00043e:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c000440:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000442:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000444:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000446:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000448:	0b40006f          	j	1c0004fc <udma_event_handler_end>

1c00044c <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c00044c:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c00044e:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c000450:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c000452:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c000454:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c000456:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c000458:	00201437          	lui	s0,0x201
1c00045c:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c000460:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c000462:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c000466:	00204537          	lui	a0,0x204
1c00046a:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c00046e:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000470:	35802603          	lw	a2,856(zero) # 358 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c000474:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c000478:	00653363          	p.bneimm	a0,6,1c00047e <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c00047c:	8602                	jr	a2

1c00047e <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c00047e:	00753363          	p.bneimm	a0,7,1c000484 <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c000482:	8602                	jr	a2

1c000484 <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c000484:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c000486:	00955c63          	ble	s1,a0,1c00049e <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c00048a:	e4000417          	auipc	s0,0xe4000
1c00048e:	ba640413          	addi	s0,s0,-1114 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c000492:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c000496:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000498:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00049a:	4080                	lw	s0,0(s1)

  jr   x11
1c00049c:	8582                	jr	a1

1c00049e <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c00049e:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c0004a0:	00955b63          	ble	s1,a0,1c0004b6 <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c0004a4:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c0004a8:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c0004ac:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c0004b0:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c0004b4:	8602                	jr	a2

1c0004b6 <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c0004b6:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c0004ba:	00951463          	bne	a0,s1,1c0004c2 <__rt_soc_evt_no_udma+0xc>
1c0004be:	0ae0006f          	j	1c00056c <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c0004c2:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c0004c6:	04a48363          	beq	s1,a0,1c00050c <rtc_event_handler>

1c0004ca <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c0004ca:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c0004cc:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c0004d0:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c0004d2:	0095c663          	blt	a1,s1,1c0004de <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c0004d6:	0004c463          	bltz	s1,1c0004de <__rt_soc_evt_store>
  j pwm_event_handler
1c0004da:	06e0006f          	j	1c000548 <pwm_event_handler>

1c0004de <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c0004de:	e4000497          	auipc	s1,0xe4000
1c0004e2:	dd248493          	addi	s1,s1,-558 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c0004e6:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c0004ea:	00b54463          	blt	a0,a1,1c0004f2 <socevents_set>
  addi    x9, x9, 4
1c0004ee:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c0004f0:	1501                	addi	a0,a0,-32

1c0004f2 <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c0004f2:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c0004f4:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c0004f8:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c0004fa:	a009                	j	1c0004fc <udma_event_handler_end>

1c0004fc <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c0004fc:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c0004fe:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c000500:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c000502:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c000504:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c000506:	6109                	addi	sp,sp,128
  mret
1c000508:	30200073          	mret

1c00050c <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c00050c:	e4000597          	auipc	a1,0xe4000
1c000510:	ed45a583          	lw	a1,-300(a1) # 3e0 <__rtc_handler>
  la    x9, udma_event_handler_end
1c000514:	00000497          	auipc	s1,0x0
1c000518:	fe848493          	addi	s1,s1,-24 # 1c0004fc <udma_event_handler_end>
  j   __rt_event_enqueue
1c00051c:	c4bff06f          	j	1c000166 <__rt_event_enqueue>

1c000520 <__rt_udma_handle_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_udma_handle_copy
__rt_udma_handle_copy:

  slli   x8, x10, 2
1c000520:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c000524:	30842403          	lw	s0,776(s0)

  // First update all the queues
  lw     x12, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c000528:	4050                	lw	a2,4(s0)
  lw     x11, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c00052a:	400c                	lw	a1,0(s0)
  lw     x9, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c00052c:	4404                	lw	s1,8(s0)
  sw     x12, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c00052e:	c010                	sw	a2,0(s0)


  bnez   x9, __rt_udma_handle_pending
1c000530:	e889                	bnez	s1,1c000542 <__rt_udma_handle_pending>

  sw     x0, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c000532:	00042223          	sw	zero,4(s0)
  la     x9, udma_event_handler_end
1c000536:	00000497          	auipc	s1,0x0
1c00053a:	fc648493          	addi	s1,s1,-58 # 1c0004fc <udma_event_handler_end>
  j      __rt_event_enqueue
1c00053e:	c29ff06f          	j	1c000166 <__rt_event_enqueue>

1c000542 <__rt_udma_handle_pending>:




__rt_udma_handle_pending:
  sw     x9, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c000542:	c044                	sw	s1,4(s0)
  lw     x11, PI_TASK_T_NEXT(x9)
1c000544:	4ccc                	lw	a1,28(s1)
  sw     x11, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c000546:	c40c                	sw	a1,8(s0)

1c000548 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c000548:	e4000517          	auipc	a0,0xe4000
1c00054c:	e5c50513          	addi	a0,a0,-420 # 3a4 <pwmEventsStatus>
  addi  x11, x0, 1
1c000550:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c000554:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c000556:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c00055a:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c00055c:	002044b7          	lui	s1,0x204
1c000560:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c000564:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c000566:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c000568:	f95ff06f          	j	1c0004fc <udma_event_handler_end>

1c00056c <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c00056c:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c00056e:	00005617          	auipc	a2,0x5
1c000572:	c8e60613          	addi	a2,a2,-882 # 1c0051fc <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c000576:	00000497          	auipc	s1,0x0
1c00057a:	00c48493          	addi	s1,s1,12 # 1c000582 <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c00057e:	cdbff06f          	j	1c000258 <__rt_call_external_c_function>

1c000582 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c000582:	f7bff06f          	j	1c0004fc <udma_event_handler_end>

1c000586 <__rt_hyper_handle_copy>:
#if PULP_CHIP == CHIP_GAP8_REVC

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_hyper_handle_copy
__rt_hyper_handle_copy:
  sw  x8, -4(sp)
1c000586:	fe812e23          	sw	s0,-4(sp)
  add sp, sp, -128
1c00058a:	7119                	addi	sp,sp,-128

#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_pending_repeat
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c00058c:	36802603          	lw	a2,872(zero) # 368 <__rt_hyper_pending_repeat>
#endif
  beqz      x12, __rt_hyper_handle_copy_end
1c000590:	c229                	beqz	a2,1c0005d2 <__rt_hyper_handle_copy_end>

1c000592 <__rt_hyper_repeat_copy>:

#ifdef CONFIG_NO_FC_TINY
  la        x11, __rt_hyper_pending_base
  lw        x11, 0(x11)
#else
  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c000592:	35c02583          	lw	a1,860(zero) # 35c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x10, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x10)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000596:	36002503          	lw	a0,864(zero) # 360 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c00059a:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c00059e:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0005a0:	d088                	sw	a0,32(s1)
#ifdef CONFIG_NO_FC_TINY
  la        x10, __rt_hyper_pending_hyper_addr
  sw        x10, 0(x10)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005a2:	36a02023          	sw	a0,864(zero) # 360 <__rt_hyper_pending_hyper_addr>
  la        x10, __rt_hyper_pending_addr
  lw        x10, 0(x10)
  la        x9, __rt_hyper_pending_repeat_size
  lw        x9, 0(x9)
#else
  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005a6:	36402503          	lw	a0,868(zero) # 364 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005aa:	36c02483          	lw	s1,876(zero) # 36c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c0005ae:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c0005b0:	8c91                	sub	s1,s1,a2
  blt       x12, x9, __rt_hyper_repeat_copy_not_last
1c0005b2:	00964763          	blt	a2,s1,1c0005c0 <__rt_hyper_repeat_copy_not_last>
  mv        x12, x9
1c0005b6:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c0005b8:	36002423          	sw	zero,872(zero) # 368 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end_hyper
1c0005bc:	04060e63          	beqz	a2,1c000618 <udma_event_handler_end_hyper>

1c0005c0 <__rt_hyper_repeat_copy_not_last>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005c0:	36a02223          	sw	a0,868(zero) # 364 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005c4:	36902623          	sw	s1,876(zero) # 36c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c0005c8:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c0005ca:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c0005cc:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c0005ce:	c588                	sw	a0,8(a1)

  j         udma_event_handler_end_hyper
1c0005d0:	a0a1                	j	1c000618 <udma_event_handler_end_hyper>

1c0005d2 <__rt_hyper_handle_copy_end>:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_end_task
  lw        x11, 0(x8)
  sw        x0, 0(x8)
#else
  lw        x11, %tiny(__rt_hyper_end_task)(x0)
1c0005d2:	37002583          	lw	a1,880(zero) # 370 <__rt_hyper_end_task>
  sw        x0, %tiny(__rt_hyper_end_task)(x0)
1c0005d6:	36002823          	sw	zero,880(zero) # 370 <__rt_hyper_end_task>
#endif
  beqz      x11, __rt_hyper_handle_emu_task
1c0005da:	c589                	beqz	a1,1c0005e4 <__rt_hyper_handle_emu_task>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_current_task
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_current_task)(x0)
1c0005dc:	36002a23          	sw	zero,884(zero) # 374 <__rt_hyper_current_task>
#endif
  jal       x9, __rt_event_enqueue
1c0005e0:	b87ff4ef          	jal	s1,1c000166 <__rt_event_enqueue>

1c0005e4 <__rt_hyper_handle_emu_task>:
__rt_hyper_handle_emu_task:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_emu_task
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_emu_task)(x0)
1c0005e4:	38c02503          	lw	a0,908(zero) # 38c <__rt_hyper_pending_emu_task>
#endif
  beqz      x10, __rt_hyper_handle_pending_tasks
1c0005e8:	c919                	beqz	a0,1c0005fe <__rt_hyper_handle_pending_tasks>

  la      x12, __rt_hyper_resume_emu_task
1c0005ea:	00005617          	auipc	a2,0x5
1c0005ee:	bb660613          	addi	a2,a2,-1098 # 1c0051a0 <__rt_hyper_resume_emu_task>
  la        x9, udma_event_handler_end_hyper
1c0005f2:	00000497          	auipc	s1,0x0
1c0005f6:	02648493          	addi	s1,s1,38 # 1c000618 <udma_event_handler_end_hyper>
  j         __rt_call_external_c_function
1c0005fa:	c5fff06f          	j	1c000258 <__rt_call_external_c_function>

1c0005fe <__rt_hyper_handle_pending_tasks>:
__rt_hyper_handle_pending_tasks:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_tasks
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_tasks)(x0)
1c0005fe:	39002503          	lw	a0,912(zero) # 390 <__rt_hyper_pending_tasks>
#endif
  beqz      x10, udma_event_handler_end_hyper
1c000602:	c919                	beqz	a0,1c000618 <udma_event_handler_end_hyper>

  la      x12, __rt_hyper_resume_copy
1c000604:	00005617          	auipc	a2,0x5
1c000608:	ba460613          	addi	a2,a2,-1116 # 1c0051a8 <__rt_hyper_resume_copy>
  la        x9, udma_event_handler_end_hyper
1c00060c:	00000497          	auipc	s1,0x0
1c000610:	00c48493          	addi	s1,s1,12 # 1c000618 <udma_event_handler_end_hyper>
  j         __rt_call_external_c_function
1c000614:	c45ff06f          	j	1c000258 <__rt_call_external_c_function>

1c000618 <udma_event_handler_end_hyper>:

  .global udma_event_handler_end_hyper
udma_event_handler_end_hyper:
  add sp, sp, 128
1c000618:	6109                	addi	sp,sp,128
  lw  x8, -4(sp)
1c00061a:	ffc12403          	lw	s0,-4(sp)
  lw  x9, -8(sp)
1c00061e:	ff812483          	lw	s1,-8(sp)
  lw  x10, -12(sp)
1c000622:	ff412503          	lw	a0,-12(sp)
  lw  x11, -16(sp)
1c000626:	ff012583          	lw	a1,-16(sp)
  lw  x12, -20(sp)
1c00062a:	fec12603          	lw	a2,-20(sp)
  mret
1c00062e:	30200073          	mret

1c000632 <__rt_hyper_handler>:



  .global __rt_hyper_handler
__rt_hyper_handler:
  sw  x9, -8(sp)
1c000632:	fe912c23          	sw	s1,-8(sp)
  sw  x10, -12(sp)
1c000636:	fea12a23          	sw	a0,-12(sp)
  sw  x12, -20(sp)
1c00063a:	fec12623          	sw	a2,-20(sp)
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  lw        x12, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c00063e:	35802603          	lw	a2,856(zero) # 358 <__rt_hyper_udma_handle>
#endif
  sw  x11, -16(sp)
1c000642:	feb12823          	sw	a1,-16(sp)
  jr        x12
1c000646:	8602                	jr	a2

1c000648 <__rt_hyper_handle_burst>:
  la        x8, __rt_hyper_pending_repeat
  lw        x12, 0(x8)
  la        x8, __rt_hyper_pending_base
  lw        x11, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c000648:	36802603          	lw	a2,872(zero) # 368 <__rt_hyper_pending_repeat>

  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c00064c:	35c02583          	lw	a1,860(zero) # 35c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000650:	36002503          	lw	a0,864(zero) # 360 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c000654:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c000658:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c00065a:	d088                	sw	a0,32(s1)
  la        x8, __rt_hyper_pending_addr
  lw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  lw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c00065c:	36a02023          	sw	a0,864(zero) # 360 <__rt_hyper_pending_hyper_addr>

  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000660:	36402503          	lw	a0,868(zero) # 364 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000664:	36c02483          	lw	s1,876(zero) # 36c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c000668:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c00066a:	8c91                	sub	s1,s1,a2
  bge       x12, x9, __rt_hyper_repeat_copy_last3
1c00066c:	02965463          	ble	s1,a2,1c000694 <__rt_hyper_repeat_copy_last3>

1c000670 <__rt_hyper_repeat_copy_not_last3>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000670:	36a02223          	sw	a0,868(zero) # 364 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000674:	36902623          	sw	s1,876(zero) # 36c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c000678:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00067a:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c00067c:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c00067e:	c588                	sw	a0,8(a1)

  lw  x9, -8(sp)
1c000680:	ff812483          	lw	s1,-8(sp)
  lw  x10, -12(sp)
1c000684:	ff412503          	lw	a0,-12(sp)
  lw  x11, -16(sp)
1c000688:	ff012583          	lw	a1,-16(sp)
  lw  x12, -20(sp)
1c00068c:	fec12603          	lw	a2,-20(sp)
  mret
1c000690:	30200073          	mret

1c000694 <__rt_hyper_repeat_copy_last3>:

__rt_hyper_repeat_copy_last3:
  la        x12, __rt_hyper_handle_copy
1c000694:	00000617          	auipc	a2,0x0
1c000698:	ef260613          	addi	a2,a2,-270 # 1c000586 <__rt_hyper_handle_copy>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  sw        x12, 0(x8)
#else
  sw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c00069c:	34c02c23          	sw	a2,856(zero) # 358 <__rt_hyper_udma_handle>
#endif

  mv        x12, x9
1c0006a0:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c0006a2:	36002423          	sw	zero,872(zero) # 368 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end
1c0006a6:	00061463          	bnez	a2,1c0006ae <__rt_hyper_repeat_copy_last3+0x1a>
1c0006aa:	e53ff06f          	j	1c0004fc <udma_event_handler_end>

  j         __rt_hyper_repeat_copy_not_last3
1c0006ae:	b7c9                	j	1c000670 <__rt_hyper_repeat_copy_not_last3>

1c0006b0 <__udivdi3>:
1c0006b0:	87b2                	mv	a5,a2
1c0006b2:	8736                	mv	a4,a3
1c0006b4:	88aa                	mv	a7,a0
1c0006b6:	882e                	mv	a6,a1
1c0006b8:	1e069d63          	bnez	a3,1c0008b2 <__udivdi3+0x202>
1c0006bc:	1c007337          	lui	t1,0x1c007
1c0006c0:	c1430313          	addi	t1,t1,-1004 # 1c006c14 <__DTOR_END__>
1c0006c4:	0ac5fd63          	bleu	a2,a1,1c00077e <__udivdi3+0xce>
1c0006c8:	6741                	lui	a4,0x10
1c0006ca:	0ae67363          	bleu	a4,a2,1c000770 <__udivdi3+0xc0>
1c0006ce:	0ff00693          	li	a3,255
1c0006d2:	00c6b6b3          	sltu	a3,a3,a2
1c0006d6:	068e                	slli	a3,a3,0x3
1c0006d8:	00d65733          	srl	a4,a2,a3
1c0006dc:	933a                	add	t1,t1,a4
1c0006de:	00034703          	lbu	a4,0(t1)
1c0006e2:	02000313          	li	t1,32
1c0006e6:	96ba                	add	a3,a3,a4
1c0006e8:	40d30333          	sub	t1,t1,a3
1c0006ec:	00030c63          	beqz	t1,1c000704 <__udivdi3+0x54>
1c0006f0:	00659733          	sll	a4,a1,t1
1c0006f4:	00d556b3          	srl	a3,a0,a3
1c0006f8:	006617b3          	sll	a5,a2,t1
1c0006fc:	00e6e833          	or	a6,a3,a4
1c000700:	006518b3          	sll	a7,a0,t1
1c000704:	0107d513          	srli	a0,a5,0x10
1c000708:	02a85733          	divu	a4,a6,a0
1c00070c:	1007d5b3          	p.exthz	a1,a5
1c000710:	0108d693          	srli	a3,a7,0x10
1c000714:	02a87633          	remu	a2,a6,a0
1c000718:	02e58833          	mul	a6,a1,a4
1c00071c:	0642                	slli	a2,a2,0x10
1c00071e:	8ed1                	or	a3,a3,a2
1c000720:	863a                	mv	a2,a4
1c000722:	0106fc63          	bleu	a6,a3,1c00073a <__udivdi3+0x8a>
1c000726:	96be                	add	a3,a3,a5
1c000728:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x1f>
1c00072c:	00f6e763          	bltu	a3,a5,1c00073a <__udivdi3+0x8a>
1c000730:	0106f563          	bleu	a6,a3,1c00073a <__udivdi3+0x8a>
1c000734:	ffe70613          	addi	a2,a4,-2
1c000738:	96be                	add	a3,a3,a5
1c00073a:	410686b3          	sub	a3,a3,a6
1c00073e:	02a6f833          	remu	a6,a3,a0
1c000742:	02a6d6b3          	divu	a3,a3,a0
1c000746:	df0828b3          	p.insert	a7,a6,15,16
1c00074a:	02d58733          	mul	a4,a1,a3
1c00074e:	8536                	mv	a0,a3
1c000750:	00e8fb63          	bleu	a4,a7,1c000766 <__udivdi3+0xb6>
1c000754:	98be                	add	a7,a7,a5
1c000756:	fff68513          	addi	a0,a3,-1
1c00075a:	00f8e663          	bltu	a7,a5,1c000766 <__udivdi3+0xb6>
1c00075e:	00e8f463          	bleu	a4,a7,1c000766 <__udivdi3+0xb6>
1c000762:	ffe68513          	addi	a0,a3,-2
1c000766:	01061793          	slli	a5,a2,0x10
1c00076a:	8fc9                	or	a5,a5,a0
1c00076c:	4801                	li	a6,0
1c00076e:	a06d                	j	1c000818 <__udivdi3+0x168>
1c000770:	01000737          	lui	a4,0x1000
1c000774:	46c1                	li	a3,16
1c000776:	f6e661e3          	bltu	a2,a4,1c0006d8 <__udivdi3+0x28>
1c00077a:	46e1                	li	a3,24
1c00077c:	bfb1                	j	1c0006d8 <__udivdi3+0x28>
1c00077e:	e601                	bnez	a2,1c000786 <__udivdi3+0xd6>
1c000780:	4685                	li	a3,1
1c000782:	02c6d7b3          	divu	a5,a3,a2
1c000786:	66c1                	lui	a3,0x10
1c000788:	08d7fb63          	bleu	a3,a5,1c00081e <__udivdi3+0x16e>
1c00078c:	0ff00693          	li	a3,255
1c000790:	00f6f363          	bleu	a5,a3,1c000796 <__udivdi3+0xe6>
1c000794:	4721                	li	a4,8
1c000796:	00e7d6b3          	srl	a3,a5,a4
1c00079a:	9336                	add	t1,t1,a3
1c00079c:	00034683          	lbu	a3,0(t1)
1c0007a0:	02000613          	li	a2,32
1c0007a4:	96ba                	add	a3,a3,a4
1c0007a6:	8e15                	sub	a2,a2,a3
1c0007a8:	e251                	bnez	a2,1c00082c <__udivdi3+0x17c>
1c0007aa:	40f58733          	sub	a4,a1,a5
1c0007ae:	4805                	li	a6,1
1c0007b0:	0107d513          	srli	a0,a5,0x10
1c0007b4:	1007d5b3          	p.exthz	a1,a5
1c0007b8:	0108d693          	srli	a3,a7,0x10
1c0007bc:	02a77633          	remu	a2,a4,a0
1c0007c0:	02a75733          	divu	a4,a4,a0
1c0007c4:	0642                	slli	a2,a2,0x10
1c0007c6:	8ed1                	or	a3,a3,a2
1c0007c8:	02e58333          	mul	t1,a1,a4
1c0007cc:	863a                	mv	a2,a4
1c0007ce:	0066fc63          	bleu	t1,a3,1c0007e6 <__udivdi3+0x136>
1c0007d2:	96be                	add	a3,a3,a5
1c0007d4:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c0007d8:	00f6e763          	bltu	a3,a5,1c0007e6 <__udivdi3+0x136>
1c0007dc:	0066f563          	bleu	t1,a3,1c0007e6 <__udivdi3+0x136>
1c0007e0:	ffe70613          	addi	a2,a4,-2
1c0007e4:	96be                	add	a3,a3,a5
1c0007e6:	406686b3          	sub	a3,a3,t1
1c0007ea:	02a6f333          	remu	t1,a3,a0
1c0007ee:	02a6d6b3          	divu	a3,a3,a0
1c0007f2:	df0328b3          	p.insert	a7,t1,15,16
1c0007f6:	02d58733          	mul	a4,a1,a3
1c0007fa:	8536                	mv	a0,a3
1c0007fc:	00e8fb63          	bleu	a4,a7,1c000812 <__udivdi3+0x162>
1c000800:	98be                	add	a7,a7,a5
1c000802:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x1f>
1c000806:	00f8e663          	bltu	a7,a5,1c000812 <__udivdi3+0x162>
1c00080a:	00e8f463          	bleu	a4,a7,1c000812 <__udivdi3+0x162>
1c00080e:	ffe68513          	addi	a0,a3,-2
1c000812:	01061793          	slli	a5,a2,0x10
1c000816:	8fc9                	or	a5,a5,a0
1c000818:	853e                	mv	a0,a5
1c00081a:	85c2                	mv	a1,a6
1c00081c:	8082                	ret
1c00081e:	010006b7          	lui	a3,0x1000
1c000822:	4741                	li	a4,16
1c000824:	f6d7e9e3          	bltu	a5,a3,1c000796 <__udivdi3+0xe6>
1c000828:	4761                	li	a4,24
1c00082a:	b7b5                	j	1c000796 <__udivdi3+0xe6>
1c00082c:	00c797b3          	sll	a5,a5,a2
1c000830:	00d5d333          	srl	t1,a1,a3
1c000834:	0107de13          	srli	t3,a5,0x10
1c000838:	00c59733          	sll	a4,a1,a2
1c00083c:	00c518b3          	sll	a7,a0,a2
1c000840:	00d555b3          	srl	a1,a0,a3
1c000844:	03c35533          	divu	a0,t1,t3
1c000848:	8dd9                	or	a1,a1,a4
1c00084a:	1007d733          	p.exthz	a4,a5
1c00084e:	0105d693          	srli	a3,a1,0x10
1c000852:	03c37633          	remu	a2,t1,t3
1c000856:	882a                	mv	a6,a0
1c000858:	02a70333          	mul	t1,a4,a0
1c00085c:	0642                	slli	a2,a2,0x10
1c00085e:	8ed1                	or	a3,a3,a2
1c000860:	0066fc63          	bleu	t1,a3,1c000878 <__udivdi3+0x1c8>
1c000864:	96be                	add	a3,a3,a5
1c000866:	fff50813          	addi	a6,a0,-1
1c00086a:	00f6e763          	bltu	a3,a5,1c000878 <__udivdi3+0x1c8>
1c00086e:	0066f563          	bleu	t1,a3,1c000878 <__udivdi3+0x1c8>
1c000872:	ffe50813          	addi	a6,a0,-2
1c000876:	96be                	add	a3,a3,a5
1c000878:	406686b3          	sub	a3,a3,t1
1c00087c:	03c6f633          	remu	a2,a3,t3
1c000880:	03c6d6b3          	divu	a3,a3,t3
1c000884:	df0625b3          	p.insert	a1,a2,15,16
1c000888:	02d70733          	mul	a4,a4,a3
1c00088c:	8636                	mv	a2,a3
1c00088e:	00e5fc63          	bleu	a4,a1,1c0008a6 <__udivdi3+0x1f6>
1c000892:	95be                	add	a1,a1,a5
1c000894:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c000898:	00f5e763          	bltu	a1,a5,1c0008a6 <__udivdi3+0x1f6>
1c00089c:	00e5f563          	bleu	a4,a1,1c0008a6 <__udivdi3+0x1f6>
1c0008a0:	ffe68613          	addi	a2,a3,-2
1c0008a4:	95be                	add	a1,a1,a5
1c0008a6:	0842                	slli	a6,a6,0x10
1c0008a8:	40e58733          	sub	a4,a1,a4
1c0008ac:	00c86833          	or	a6,a6,a2
1c0008b0:	b701                	j	1c0007b0 <__udivdi3+0x100>
1c0008b2:	12d5ea63          	bltu	a1,a3,1c0009e6 <__udivdi3+0x336>
1c0008b6:	67c1                	lui	a5,0x10
1c0008b8:	02f6fd63          	bleu	a5,a3,1c0008f2 <__udivdi3+0x242>
1c0008bc:	0ff00793          	li	a5,255
1c0008c0:	00d7b8b3          	sltu	a7,a5,a3
1c0008c4:	088e                	slli	a7,a7,0x3
1c0008c6:	1c007737          	lui	a4,0x1c007
1c0008ca:	0116d7b3          	srl	a5,a3,a7
1c0008ce:	c1470713          	addi	a4,a4,-1004 # 1c006c14 <__DTOR_END__>
1c0008d2:	97ba                	add	a5,a5,a4
1c0008d4:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c0008d8:	02000813          	li	a6,32
1c0008dc:	97c6                	add	a5,a5,a7
1c0008de:	40f80833          	sub	a6,a6,a5
1c0008e2:	00081f63          	bnez	a6,1c000900 <__udivdi3+0x250>
1c0008e6:	4785                	li	a5,1
1c0008e8:	f2b6e8e3          	bltu	a3,a1,1c000818 <__udivdi3+0x168>
1c0008ec:	04a637b3          	p.sletu	a5,a2,a0
1c0008f0:	b725                	j	1c000818 <__udivdi3+0x168>
1c0008f2:	010007b7          	lui	a5,0x1000
1c0008f6:	48c1                	li	a7,16
1c0008f8:	fcf6e7e3          	bltu	a3,a5,1c0008c6 <__udivdi3+0x216>
1c0008fc:	48e1                	li	a7,24
1c0008fe:	b7e1                	j	1c0008c6 <__udivdi3+0x216>
1c000900:	00f658b3          	srl	a7,a2,a5
1c000904:	010696b3          	sll	a3,a3,a6
1c000908:	00d8e6b3          	or	a3,a7,a3
1c00090c:	00f5d333          	srl	t1,a1,a5
1c000910:	0106de13          	srli	t3,a3,0x10
1c000914:	00f55733          	srl	a4,a0,a5
1c000918:	03c377b3          	remu	a5,t1,t3
1c00091c:	1006d8b3          	p.exthz	a7,a3
1c000920:	010595b3          	sll	a1,a1,a6
1c000924:	8f4d                	or	a4,a4,a1
1c000926:	01075593          	srli	a1,a4,0x10
1c00092a:	01061633          	sll	a2,a2,a6
1c00092e:	03c35333          	divu	t1,t1,t3
1c000932:	07c2                	slli	a5,a5,0x10
1c000934:	8ddd                	or	a1,a1,a5
1c000936:	02688eb3          	mul	t4,a7,t1
1c00093a:	879a                	mv	a5,t1
1c00093c:	01d5fc63          	bleu	t4,a1,1c000954 <__udivdi3+0x2a4>
1c000940:	95b6                	add	a1,a1,a3
1c000942:	fff30793          	addi	a5,t1,-1
1c000946:	00d5e763          	bltu	a1,a3,1c000954 <__udivdi3+0x2a4>
1c00094a:	01d5f563          	bleu	t4,a1,1c000954 <__udivdi3+0x2a4>
1c00094e:	ffe30793          	addi	a5,t1,-2
1c000952:	95b6                	add	a1,a1,a3
1c000954:	41d585b3          	sub	a1,a1,t4
1c000958:	03c5f333          	remu	t1,a1,t3
1c00095c:	03c5d5b3          	divu	a1,a1,t3
1c000960:	df032733          	p.insert	a4,t1,15,16
1c000964:	02b888b3          	mul	a7,a7,a1
1c000968:	832e                	mv	t1,a1
1c00096a:	01177c63          	bleu	a7,a4,1c000982 <__udivdi3+0x2d2>
1c00096e:	9736                	add	a4,a4,a3
1c000970:	fff58313          	addi	t1,a1,-1
1c000974:	00d76763          	bltu	a4,a3,1c000982 <__udivdi3+0x2d2>
1c000978:	01177563          	bleu	a7,a4,1c000982 <__udivdi3+0x2d2>
1c00097c:	ffe58313          	addi	t1,a1,-2
1c000980:	9736                	add	a4,a4,a3
1c000982:	07c2                	slli	a5,a5,0x10
1c000984:	6e41                	lui	t3,0x10
1c000986:	0067e7b3          	or	a5,a5,t1
1c00098a:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x1f>
1c00098e:	00b7f6b3          	and	a3,a5,a1
1c000992:	41170733          	sub	a4,a4,a7
1c000996:	8df1                	and	a1,a1,a2
1c000998:	0107d893          	srli	a7,a5,0x10
1c00099c:	02b68333          	mul	t1,a3,a1
1c0009a0:	8241                	srli	a2,a2,0x10
1c0009a2:	02b885b3          	mul	a1,a7,a1
1c0009a6:	8eae                	mv	t4,a1
1c0009a8:	42c68eb3          	p.mac	t4,a3,a2
1c0009ac:	01035693          	srli	a3,t1,0x10
1c0009b0:	96f6                	add	a3,a3,t4
1c0009b2:	02c888b3          	mul	a7,a7,a2
1c0009b6:	00b6f363          	bleu	a1,a3,1c0009bc <__udivdi3+0x30c>
1c0009ba:	98f2                	add	a7,a7,t3
1c0009bc:	0106d613          	srli	a2,a3,0x10
1c0009c0:	98b2                	add	a7,a7,a2
1c0009c2:	03176063          	bltu	a4,a7,1c0009e2 <__udivdi3+0x332>
1c0009c6:	db1713e3          	bne	a4,a7,1c00076c <__udivdi3+0xbc>
1c0009ca:	6741                	lui	a4,0x10
1c0009cc:	177d                	addi	a4,a4,-1
1c0009ce:	8ef9                	and	a3,a3,a4
1c0009d0:	06c2                	slli	a3,a3,0x10
1c0009d2:	00e37333          	and	t1,t1,a4
1c0009d6:	01051533          	sll	a0,a0,a6
1c0009da:	969a                	add	a3,a3,t1
1c0009dc:	4801                	li	a6,0
1c0009de:	e2d57de3          	bleu	a3,a0,1c000818 <__udivdi3+0x168>
1c0009e2:	17fd                	addi	a5,a5,-1
1c0009e4:	b361                	j	1c00076c <__udivdi3+0xbc>
1c0009e6:	4801                	li	a6,0
1c0009e8:	4781                	li	a5,0
1c0009ea:	b53d                	j	1c000818 <__udivdi3+0x168>

1c0009ec <__umoddi3>:
1c0009ec:	88b2                	mv	a7,a2
1c0009ee:	8736                	mv	a4,a3
1c0009f0:	87aa                	mv	a5,a0
1c0009f2:	882e                	mv	a6,a1
1c0009f4:	1a069963          	bnez	a3,1c000ba6 <__umoddi3+0x1ba>
1c0009f8:	1c0076b7          	lui	a3,0x1c007
1c0009fc:	c1468693          	addi	a3,a3,-1004 # 1c006c14 <__DTOR_END__>
1c000a00:	0ac5f463          	bleu	a2,a1,1c000aa8 <__umoddi3+0xbc>
1c000a04:	6341                	lui	t1,0x10
1c000a06:	08667a63          	bleu	t1,a2,1c000a9a <__umoddi3+0xae>
1c000a0a:	0ff00313          	li	t1,255
1c000a0e:	00c37363          	bleu	a2,t1,1c000a14 <__umoddi3+0x28>
1c000a12:	4721                	li	a4,8
1c000a14:	00e65333          	srl	t1,a2,a4
1c000a18:	969a                	add	a3,a3,t1
1c000a1a:	0006c683          	lbu	a3,0(a3)
1c000a1e:	02000313          	li	t1,32
1c000a22:	9736                	add	a4,a4,a3
1c000a24:	40e30333          	sub	t1,t1,a4
1c000a28:	00030c63          	beqz	t1,1c000a40 <__umoddi3+0x54>
1c000a2c:	006595b3          	sll	a1,a1,t1
1c000a30:	00e55733          	srl	a4,a0,a4
1c000a34:	006618b3          	sll	a7,a2,t1
1c000a38:	00b76833          	or	a6,a4,a1
1c000a3c:	006517b3          	sll	a5,a0,t1
1c000a40:	0108d613          	srli	a2,a7,0x10
1c000a44:	02c87733          	remu	a4,a6,a2
1c000a48:	1008d533          	p.exthz	a0,a7
1c000a4c:	0107d693          	srli	a3,a5,0x10
1c000a50:	02c85833          	divu	a6,a6,a2
1c000a54:	0742                	slli	a4,a4,0x10
1c000a56:	8ed9                	or	a3,a3,a4
1c000a58:	03050833          	mul	a6,a0,a6
1c000a5c:	0106f863          	bleu	a6,a3,1c000a6c <__umoddi3+0x80>
1c000a60:	96c6                	add	a3,a3,a7
1c000a62:	0116e563          	bltu	a3,a7,1c000a6c <__umoddi3+0x80>
1c000a66:	0106f363          	bleu	a6,a3,1c000a6c <__umoddi3+0x80>
1c000a6a:	96c6                	add	a3,a3,a7
1c000a6c:	410686b3          	sub	a3,a3,a6
1c000a70:	02c6f733          	remu	a4,a3,a2
1c000a74:	02c6d6b3          	divu	a3,a3,a2
1c000a78:	df0727b3          	p.insert	a5,a4,15,16
1c000a7c:	02d506b3          	mul	a3,a0,a3
1c000a80:	00d7f863          	bleu	a3,a5,1c000a90 <__umoddi3+0xa4>
1c000a84:	97c6                	add	a5,a5,a7
1c000a86:	0117e563          	bltu	a5,a7,1c000a90 <__umoddi3+0xa4>
1c000a8a:	00d7f363          	bleu	a3,a5,1c000a90 <__umoddi3+0xa4>
1c000a8e:	97c6                	add	a5,a5,a7
1c000a90:	8f95                	sub	a5,a5,a3
1c000a92:	0067d533          	srl	a0,a5,t1
1c000a96:	4581                	li	a1,0
1c000a98:	8082                	ret
1c000a9a:	01000337          	lui	t1,0x1000
1c000a9e:	4741                	li	a4,16
1c000aa0:	f6666ae3          	bltu	a2,t1,1c000a14 <__umoddi3+0x28>
1c000aa4:	4761                	li	a4,24
1c000aa6:	b7bd                	j	1c000a14 <__umoddi3+0x28>
1c000aa8:	e601                	bnez	a2,1c000ab0 <__umoddi3+0xc4>
1c000aaa:	4605                	li	a2,1
1c000aac:	031658b3          	divu	a7,a2,a7
1c000ab0:	6641                	lui	a2,0x10
1c000ab2:	06c8ff63          	bleu	a2,a7,1c000b30 <__umoddi3+0x144>
1c000ab6:	0ff00613          	li	a2,255
1c000aba:	01167363          	bleu	a7,a2,1c000ac0 <__umoddi3+0xd4>
1c000abe:	4721                	li	a4,8
1c000ac0:	00e8d633          	srl	a2,a7,a4
1c000ac4:	96b2                	add	a3,a3,a2
1c000ac6:	0006c603          	lbu	a2,0(a3)
1c000aca:	02000313          	li	t1,32
1c000ace:	963a                	add	a2,a2,a4
1c000ad0:	40c30333          	sub	t1,t1,a2
1c000ad4:	06031563          	bnez	t1,1c000b3e <__umoddi3+0x152>
1c000ad8:	411585b3          	sub	a1,a1,a7
1c000adc:	0108d713          	srli	a4,a7,0x10
1c000ae0:	1008d533          	p.exthz	a0,a7
1c000ae4:	0107d613          	srli	a2,a5,0x10
1c000ae8:	02e5f6b3          	remu	a3,a1,a4
1c000aec:	02e5d5b3          	divu	a1,a1,a4
1c000af0:	06c2                	slli	a3,a3,0x10
1c000af2:	8ed1                	or	a3,a3,a2
1c000af4:	02b505b3          	mul	a1,a0,a1
1c000af8:	00b6f863          	bleu	a1,a3,1c000b08 <__umoddi3+0x11c>
1c000afc:	96c6                	add	a3,a3,a7
1c000afe:	0116e563          	bltu	a3,a7,1c000b08 <__umoddi3+0x11c>
1c000b02:	00b6f363          	bleu	a1,a3,1c000b08 <__umoddi3+0x11c>
1c000b06:	96c6                	add	a3,a3,a7
1c000b08:	40b685b3          	sub	a1,a3,a1
1c000b0c:	02e5f6b3          	remu	a3,a1,a4
1c000b10:	02e5d5b3          	divu	a1,a1,a4
1c000b14:	df06a7b3          	p.insert	a5,a3,15,16
1c000b18:	02b505b3          	mul	a1,a0,a1
1c000b1c:	00b7f863          	bleu	a1,a5,1c000b2c <__umoddi3+0x140>
1c000b20:	97c6                	add	a5,a5,a7
1c000b22:	0117e563          	bltu	a5,a7,1c000b2c <__umoddi3+0x140>
1c000b26:	00b7f363          	bleu	a1,a5,1c000b2c <__umoddi3+0x140>
1c000b2a:	97c6                	add	a5,a5,a7
1c000b2c:	8f8d                	sub	a5,a5,a1
1c000b2e:	b795                	j	1c000a92 <__umoddi3+0xa6>
1c000b30:	01000637          	lui	a2,0x1000
1c000b34:	4741                	li	a4,16
1c000b36:	f8c8e5e3          	bltu	a7,a2,1c000ac0 <__umoddi3+0xd4>
1c000b3a:	4761                	li	a4,24
1c000b3c:	b751                	j	1c000ac0 <__umoddi3+0xd4>
1c000b3e:	006898b3          	sll	a7,a7,t1
1c000b42:	00c5d733          	srl	a4,a1,a2
1c000b46:	006517b3          	sll	a5,a0,t1
1c000b4a:	00c55633          	srl	a2,a0,a2
1c000b4e:	006595b3          	sll	a1,a1,t1
1c000b52:	0108d513          	srli	a0,a7,0x10
1c000b56:	8dd1                	or	a1,a1,a2
1c000b58:	02a77633          	remu	a2,a4,a0
1c000b5c:	1008d833          	p.exthz	a6,a7
1c000b60:	0105d693          	srli	a3,a1,0x10
1c000b64:	02a75733          	divu	a4,a4,a0
1c000b68:	0642                	slli	a2,a2,0x10
1c000b6a:	8ed1                	or	a3,a3,a2
1c000b6c:	02e80733          	mul	a4,a6,a4
1c000b70:	00e6f863          	bleu	a4,a3,1c000b80 <__umoddi3+0x194>
1c000b74:	96c6                	add	a3,a3,a7
1c000b76:	0116e563          	bltu	a3,a7,1c000b80 <__umoddi3+0x194>
1c000b7a:	00e6f363          	bleu	a4,a3,1c000b80 <__umoddi3+0x194>
1c000b7e:	96c6                	add	a3,a3,a7
1c000b80:	8e99                	sub	a3,a3,a4
1c000b82:	02a6f733          	remu	a4,a3,a0
1c000b86:	02a6d6b3          	divu	a3,a3,a0
1c000b8a:	df0725b3          	p.insert	a1,a4,15,16
1c000b8e:	02d806b3          	mul	a3,a6,a3
1c000b92:	00d5f863          	bleu	a3,a1,1c000ba2 <__umoddi3+0x1b6>
1c000b96:	95c6                	add	a1,a1,a7
1c000b98:	0115e563          	bltu	a1,a7,1c000ba2 <__umoddi3+0x1b6>
1c000b9c:	00d5f363          	bleu	a3,a1,1c000ba2 <__umoddi3+0x1b6>
1c000ba0:	95c6                	add	a1,a1,a7
1c000ba2:	8d95                	sub	a1,a1,a3
1c000ba4:	bf25                	j	1c000adc <__umoddi3+0xf0>
1c000ba6:	eed5e9e3          	bltu	a1,a3,1c000a98 <__umoddi3+0xac>
1c000baa:	6741                	lui	a4,0x10
1c000bac:	04e6f563          	bleu	a4,a3,1c000bf6 <__umoddi3+0x20a>
1c000bb0:	0ff00e93          	li	t4,255
1c000bb4:	00deb733          	sltu	a4,t4,a3
1c000bb8:	070e                	slli	a4,a4,0x3
1c000bba:	1c007337          	lui	t1,0x1c007
1c000bbe:	00e6d8b3          	srl	a7,a3,a4
1c000bc2:	c1430313          	addi	t1,t1,-1004 # 1c006c14 <__DTOR_END__>
1c000bc6:	989a                	add	a7,a7,t1
1c000bc8:	0008ce83          	lbu	t4,0(a7)
1c000bcc:	02000e13          	li	t3,32
1c000bd0:	9eba                	add	t4,t4,a4
1c000bd2:	41de0e33          	sub	t3,t3,t4
1c000bd6:	020e1763          	bnez	t3,1c000c04 <__umoddi3+0x218>
1c000bda:	00b6e463          	bltu	a3,a1,1c000be2 <__umoddi3+0x1f6>
1c000bde:	00c56963          	bltu	a0,a2,1c000bf0 <__umoddi3+0x204>
1c000be2:	40c507b3          	sub	a5,a0,a2
1c000be6:	8d95                	sub	a1,a1,a3
1c000be8:	00f53533          	sltu	a0,a0,a5
1c000bec:	40a58833          	sub	a6,a1,a0
1c000bf0:	853e                	mv	a0,a5
1c000bf2:	85c2                	mv	a1,a6
1c000bf4:	b555                	j	1c000a98 <__umoddi3+0xac>
1c000bf6:	010008b7          	lui	a7,0x1000
1c000bfa:	4741                	li	a4,16
1c000bfc:	fb16efe3          	bltu	a3,a7,1c000bba <__umoddi3+0x1ce>
1c000c00:	4761                	li	a4,24
1c000c02:	bf65                	j	1c000bba <__umoddi3+0x1ce>
1c000c04:	01d65733          	srl	a4,a2,t4
1c000c08:	01c696b3          	sll	a3,a3,t3
1c000c0c:	8ed9                	or	a3,a3,a4
1c000c0e:	01d5d7b3          	srl	a5,a1,t4
1c000c12:	0106d813          	srli	a6,a3,0x10
1c000c16:	0307f333          	remu	t1,a5,a6
1c000c1a:	1006d733          	p.exthz	a4,a3
1c000c1e:	01d558b3          	srl	a7,a0,t4
1c000c22:	01c595b3          	sll	a1,a1,t3
1c000c26:	00b8e5b3          	or	a1,a7,a1
1c000c2a:	0105d893          	srli	a7,a1,0x10
1c000c2e:	01c61633          	sll	a2,a2,t3
1c000c32:	01c51533          	sll	a0,a0,t3
1c000c36:	0307d7b3          	divu	a5,a5,a6
1c000c3a:	0342                	slli	t1,t1,0x10
1c000c3c:	011368b3          	or	a7,t1,a7
1c000c40:	02f70f33          	mul	t5,a4,a5
1c000c44:	833e                	mv	t1,a5
1c000c46:	01e8fc63          	bleu	t5,a7,1c000c5e <__umoddi3+0x272>
1c000c4a:	98b6                	add	a7,a7,a3
1c000c4c:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000c50:	00d8e763          	bltu	a7,a3,1c000c5e <__umoddi3+0x272>
1c000c54:	01e8f563          	bleu	t5,a7,1c000c5e <__umoddi3+0x272>
1c000c58:	ffe78313          	addi	t1,a5,-2
1c000c5c:	98b6                	add	a7,a7,a3
1c000c5e:	41e888b3          	sub	a7,a7,t5
1c000c62:	0308f7b3          	remu	a5,a7,a6
1c000c66:	0308d8b3          	divu	a7,a7,a6
1c000c6a:	df07a5b3          	p.insert	a1,a5,15,16
1c000c6e:	03170733          	mul	a4,a4,a7
1c000c72:	87c6                	mv	a5,a7
1c000c74:	00e5fc63          	bleu	a4,a1,1c000c8c <__umoddi3+0x2a0>
1c000c78:	95b6                	add	a1,a1,a3
1c000c7a:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000c7e:	00d5e763          	bltu	a1,a3,1c000c8c <__umoddi3+0x2a0>
1c000c82:	00e5f563          	bleu	a4,a1,1c000c8c <__umoddi3+0x2a0>
1c000c86:	ffe88793          	addi	a5,a7,-2
1c000c8a:	95b6                	add	a1,a1,a3
1c000c8c:	0342                	slli	t1,t1,0x10
1c000c8e:	6f41                	lui	t5,0x10
1c000c90:	00f36333          	or	t1,t1,a5
1c000c94:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x1f>
1c000c98:	00f37833          	and	a6,t1,a5
1c000c9c:	01035313          	srli	t1,t1,0x10
1c000ca0:	8ff1                	and	a5,a5,a2
1c000ca2:	02f808b3          	mul	a7,a6,a5
1c000ca6:	8d99                	sub	a1,a1,a4
1c000ca8:	01065713          	srli	a4,a2,0x10
1c000cac:	02f307b3          	mul	a5,t1,a5
1c000cb0:	8fbe                	mv	t6,a5
1c000cb2:	42e80fb3          	p.mac	t6,a6,a4
1c000cb6:	0108d813          	srli	a6,a7,0x10
1c000cba:	987e                	add	a6,a6,t6
1c000cbc:	02e30333          	mul	t1,t1,a4
1c000cc0:	00f87363          	bleu	a5,a6,1c000cc6 <__umoddi3+0x2da>
1c000cc4:	937a                	add	t1,t1,t5
1c000cc6:	01085713          	srli	a4,a6,0x10
1c000cca:	933a                	add	t1,t1,a4
1c000ccc:	6741                	lui	a4,0x10
1c000cce:	177d                	addi	a4,a4,-1
1c000cd0:	00e87833          	and	a6,a6,a4
1c000cd4:	0842                	slli	a6,a6,0x10
1c000cd6:	00e8f733          	and	a4,a7,a4
1c000cda:	9742                	add	a4,a4,a6
1c000cdc:	0065e663          	bltu	a1,t1,1c000ce8 <__umoddi3+0x2fc>
1c000ce0:	00659d63          	bne	a1,t1,1c000cfa <__umoddi3+0x30e>
1c000ce4:	00e57b63          	bleu	a4,a0,1c000cfa <__umoddi3+0x30e>
1c000ce8:	40c70633          	sub	a2,a4,a2
1c000cec:	00c73733          	sltu	a4,a4,a2
1c000cf0:	40d30333          	sub	t1,t1,a3
1c000cf4:	40e30333          	sub	t1,t1,a4
1c000cf8:	8732                	mv	a4,a2
1c000cfa:	40e50733          	sub	a4,a0,a4
1c000cfe:	00e53533          	sltu	a0,a0,a4
1c000d02:	406585b3          	sub	a1,a1,t1
1c000d06:	8d89                	sub	a1,a1,a0
1c000d08:	01d597b3          	sll	a5,a1,t4
1c000d0c:	01c75733          	srl	a4,a4,t3
1c000d10:	00e7e533          	or	a0,a5,a4
1c000d14:	01c5d5b3          	srl	a1,a1,t3
1c000d18:	b341                	j	1c000a98 <__umoddi3+0xac>

1c000d1a <handle_transfer_end>:
    }
#endif

// Asynchronus capture – can queue buffer before starting camera
static void handle_transfer_end(void *arg){
    done = 1;
1c000d1a:	1c0077b7          	lui	a5,0x1c007
1c000d1e:	4705                	li	a4,1
1c000d20:	7ce7ae23          	sw	a4,2012(a5) # 1c0077dc <done>
}
1c000d24:	8082                	ret

1c000d26 <cluster_delegate>:
    void cluster_delegate(void *arg){
1c000d26:	1141                	addi	sp,sp,-16
1c000d28:	c422                	sw	s0,8(sp)
  IP_WRITE_PTR(base, EU_DISPATCH_FIFO_ACCESS, value);
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c000d2a:	0ff00793          	li	a5,255
1c000d2e:	00204437          	lui	s0,0x204
1c000d32:	c606                	sw	ra,12(sp)
1c000d34:	08f42223          	sw	a5,132(s0) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c000d38:	20040413          	addi	s0,s0,512
1c000d3c:	00f42023          	sw	a5,0(s0)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c000d40:	00f42623          	sw	a5,12(s0)
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c000d44:	1c0017b7          	lui	a5,0x1c001
1c000d48:	3a078793          	addi	a5,a5,928 # 1c0013a0 <cluster_inverting>
1c000d4c:	002046b7          	lui	a3,0x204
1c000d50:	08f6a023          	sw	a5,128(a3) # 204080 <__L2+0x184080>
1c000d54:	002047b7          	lui	a5,0x204
1c000d58:	08a7a023          	sw	a0,128(a5) # 204080 <__L2+0x184080>
#endif

  if (nb_cores) __rt_team_config(nb_cores);
  eu_dispatch_push((int)entry);
  eu_dispatch_push((int)arg);
  entry(arg);
1c000d5c:	2591                	jal	1c0013a0 <cluster_inverting>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c000d5e:	01c46783          	p.elw	a5,28(s0)
    }
1c000d62:	40b2                	lw	ra,12(sp)
1c000d64:	4422                	lw	s0,8(sp)
1c000d66:	0141                	addi	sp,sp,16
1c000d68:	8082                	ret

1c000d6a <test_camera>:
}
//==============open and initialize camera===============



int test_camera(){
1c000d6a:	7151                	addi	sp,sp,-240
1c000d6c:	d5a2                	sw	s0,232(sp)
    return domain == PI_FREQ_DOMAIN_FC ? RT_FREQ_DOMAIN_FC : domain == PI_FREQ_DOMAIN_CL ? RT_FREQ_DOMAIN_CL : RT_FREQ_DOMAIN_PERIPH;
}

static inline int32_t pi_freq_set(pi_freq_domain_e domain, uint32_t freq)
{
    return rt_freq_set_and_get(__pi_freq_get_domain(domain), freq, NULL);
1c000d6e:	02faf437          	lui	s0,0x2faf
1c000d72:	08040593          	addi	a1,s0,128 # 2faf080 <__L2+0x2f2f080>
1c000d76:	4601                	li	a2,0
1c000d78:	4505                	li	a0,1
1c000d7a:	d786                	sw	ra,236(sp)
1c000d7c:	cbd6                	sw	s5,212(sp)
1c000d7e:	d3a6                	sw	s1,228(sp)
1c000d80:	d1ca                	sw	s2,224(sp)
1c000d82:	cfce                	sw	s3,220(sp)
1c000d84:	cdd2                	sw	s4,216(sp)
1c000d86:	c9da                	sw	s6,208(sp)
1c000d88:	01a030ef          	jal	ra,1c003da2 <rt_freq_set_and_get>
1c000d8c:	08040593          	addi	a1,s0,128
1c000d90:	4601                	li	a2,0
1c000d92:	4501                	li	a0,0
1c000d94:	00e030ef          	jal	ra,1c003da2 <rt_freq_set_and_get>
    //Set Cluster Frequency to max
    pi_freq_set(PI_FREQ_DOMAIN_CL, 50000000);
    pi_freq_set(PI_FREQ_DOMAIN_FC, 50000000);
    printf("Entering main controller\n");
1c000d98:	1c007537          	lui	a0,0x1c007
1c000d9c:	d3450513          	addi	a0,a0,-716 # 1c006d34 <__clz_tab+0x120>
1c000da0:	39b040ef          	jal	ra,1c00593a <puts>

    #ifdef ASYNC_CAPTURE
        printf("Testing async camera capture\n");
1c000da4:	1c007537          	lui	a0,0x1c007
1c000da8:	d5050513          	addi	a0,a0,-688 # 1c006d50 <__clz_tab+0x13c>
1c000dac:	38f040ef          	jal	ra,1c00593a <puts>
    #ifdef INVERTING_KERNEL_FC
        printf("Testing inverting kernel on fabric controller\n");
    #endif

    #ifdef INVERTING_KERNEL_CLUSTER
        printf("Testing inverting kernel on cluster\n");
1c000db0:	1c007537          	lui	a0,0x1c007
1c000db4:	d7050513          	addi	a0,a0,-656 # 1c006d70 <__clz_tab+0x15c>
1c000db8:	383040ef          	jal	ra,1c00593a <puts>
    printf("Opening Himax camera\n");
1c000dbc:	1c007537          	lui	a0,0x1c007
1c000dc0:	d9450513          	addi	a0,a0,-620 # 1c006d94 <__clz_tab+0x180>
1c000dc4:	377040ef          	jal	ra,1c00593a <puts>
    pi_himax_conf_init(&cam_conf);
1c000dc8:	0888                	addi	a0,sp,80
1c000dca:	326010ef          	jal	ra,1c0020f0 <pi_himax_conf_init>
    pi_open_from_conf(device, &cam_conf);
1c000dce:	1c007437          	lui	s0,0x1c007
1c000dd2:	52840513          	addi	a0,s0,1320 # 1c007528 <_bss_start>
        cam_conf.format = PI_CAMERA_QVGA;
1c000dd6:	4a85                	li	s5,1
    pi_open_from_conf(device, &cam_conf);
1c000dd8:	088c                	addi	a1,sp,80
        cam_conf.format = PI_CAMERA_QVGA;
1c000dda:	d2d6                	sw	s5,100(sp)
    pi_open_from_conf(device, &cam_conf);
1c000ddc:	2a6020ef          	jal	ra,1c003082 <pi_open_from_conf>
    if (pi_camera_open(device))
1c000de0:	52840513          	addi	a0,s0,1320
1c000de4:	687000ef          	jal	ra,1c001c6a <pi_camera_open>
1c000de8:	22051c63          	bnez	a0,1c001020 <test_camera+0x2b6>
1c000dec:	52840493          	addi	s1,s0,1320
};

static inline int32_t pi_camera_control(struct pi_device *device, pi_camera_cmd_e cmd, void *arg)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->control(device, cmd, arg);
1c000df0:	409c                	lw	a5,0(s1)
1c000df2:	4601                	li	a2,0
1c000df4:	458d                	li	a1,3
1c000df6:	479c                	lw	a5,8(a5)
1c000df8:	52840513          	addi	a0,s0,1320
1c000dfc:	9782                	jalr	a5
}

static inline int32_t pi_camera_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->reg_set(device, addr, value);
1c000dfe:	409c                	lw	a5,0(s1)
    uint8_t set_value=3;
1c000e00:	470d                	li	a4,3
1c000e02:	00e10623          	sb	a4,12(sp)
1c000e06:	4bdc                	lw	a5,20(a5)
1c000e08:	0070                	addi	a2,sp,12
1c000e0a:	10100593          	li	a1,257
1c000e0e:	52840513          	addi	a0,s0,1320
1c000e12:	9782                	jalr	a5
    pi_time_wait_us(1000000);
1c000e14:	000f4537          	lui	a0,0xf4
1c000e18:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c000e1c:	41f020ef          	jal	ra,1c003a3a <pi_time_wait_us>
}

static inline int32_t pi_camera_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->reg_get(device, addr, value);
1c000e20:	409c                	lw	a5,0(s1)
1c000e22:	1050                	addi	a2,sp,36
1c000e24:	10100593          	li	a1,257
1c000e28:	4b9c                	lw	a5,16(a5)
1c000e2a:	52840513          	addi	a0,s0,1320
1c000e2e:	9782                	jalr	a5
    if (set_value!=reg_value){
1c000e30:	00c14703          	lbu	a4,12(sp)
1c000e34:	02414783          	lbu	a5,36(sp)
1c000e38:	1cf71e63          	bne	a4,a5,1c001014 <test_camera+0x2aa>
  return api->control(device, cmd, arg);
1c000e3c:	409c                	lw	a5,0(s1)
1c000e3e:	4601                	li	a2,0
1c000e40:	45a1                	li	a1,8
1c000e42:	479c                	lw	a5,8(a5)
1c000e44:	52840513          	addi	a0,s0,1320
  return api->reg_set(device, addr, value);
1c000e48:	690d                	lui	s2,0x3
  return api->control(device, cmd, arg);
1c000e4a:	9782                	jalr	a5
  return api->reg_set(device, addr, value);
1c000e4c:	409c                	lw	a5,0(s1)
1c000e4e:	01090593          	addi	a1,s2,16 # 3010 <__rt_stack_size+0x2810>
1c000e52:	00a10613          	addi	a2,sp,10
1c000e56:	4bdc                	lw	a5,20(a5)
    // Rotate camera orientation
    uint8_t set_value;
    uint8_t reg_value;

    #ifdef QVGA_MODE
        set_value=1;
1c000e58:	01510523          	sb	s5,10(sp)
1c000e5c:	52840513          	addi	a0,s0,1320
1c000e60:	9782                	jalr	a5
  return api->reg_get(device, addr, value);
1c000e62:	409c                	lw	a5,0(s1)
1c000e64:	00b10613          	addi	a2,sp,11
1c000e68:	01090593          	addi	a1,s2,16
1c000e6c:	4b9c                	lw	a5,16(a5)
1c000e6e:	52840513          	addi	a0,s0,1320
    //======================configure camera register========================


    //=====================allocated buffers in L2===========================
    // Reserve buffer space for image
    buff = pmsis_l2_malloc(BUFF_SIZE);
1c000e72:	69cd                	lui	s3,0x13
1c000e74:	9782                	jalr	a5
        printf("qvga window enabled %d\n",reg_value);
1c000e76:	00b14583          	lbu	a1,11(sp)
1c000e7a:	1c007537          	lui	a0,0x1c007
1c000e7e:	dcc50513          	addi	a0,a0,-564 # 1c006dcc <__clz_tab+0x1b8>
1c000e82:	46b040ef          	jal	ra,1c005aec <printf>
    buff = pmsis_l2_malloc(BUFF_SIZE);
1c000e86:	4d098513          	addi	a0,s3,1232 # 134d0 <__L1Cl+0x34d0>
1c000e8a:	1c007937          	lui	s2,0x1c007
1c000e8e:	2a1020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c000e92:	3e890913          	addi	s2,s2,1000 # 1c0073e8 <buff>
1c000e96:	00a92023          	sw	a0,0(s2)
    if (buff == NULL){ return -1;}
1c000e9a:	16050263          	beqz	a0,1c000ffe <test_camera+0x294>

        if (buff_demosaick == NULL){ return -1;}
    #endif

    #if (defined(INVERTING_KERNEL_FC) || defined(INVERTING_KERNEL_CLUSTER))
        buff_inverting = pmsis_l2_malloc(BUFF_SIZE);
1c000e9e:	4d098513          	addi	a0,s3,1232
1c000ea2:	28d020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c000ea6:	00a92223          	sw	a0,4(s2)
        if (buff_inverting == NULL){ return -1;}
1c000eaa:	14050a63          	beqz	a0,1c000ffe <test_camera+0x294>
    #endif

    printf("Initialized buffers\n");
1c000eae:	1c007537          	lui	a0,0x1c007
1c000eb2:	dfc50513          	addi	a0,a0,-516 # 1c006dfc <__clz_tab+0x1e8>
1c000eb6:	285040ef          	jal	ra,1c00593a <puts>



    #if (defined(DEMOSAICKING_KERNEL_CLUSTER) || defined(INVERTING_KERNEL_CLUSTER))
        /* Init cluster configuration structure. */
        pi_cluster_conf_init(&cl_conf);
1c000eba:	1c007a37          	lui	s4,0x1c007
1c000ebe:	534a0513          	addi	a0,s4,1332 # 1c007534 <cl_conf>
1c000ec2:	590030ef          	jal	ra,1c004452 <pi_cluster_conf_init>
        cl_conf.id = 0;                /* Set cluster ID. */
        /* Configure & open cluster. */
        pi_open_from_conf(&cluster_dev, &cl_conf);
1c000ec6:	1c007b37          	lui	s6,0x1c007
1c000eca:	554b0513          	addi	a0,s6,1364 # 1c007554 <cluster_dev>
        pi_cluster_conf_init(&cl_conf);
1c000ece:	534a0793          	addi	a5,s4,1332
        pi_open_from_conf(&cluster_dev, &cl_conf);
1c000ed2:	534a0593          	addi	a1,s4,1332
        cl_conf.id = 0;                /* Set cluster ID. */
1c000ed6:	0007a223          	sw	zero,4(a5)
        pi_open_from_conf(&cluster_dev, &cl_conf);
1c000eda:	1a8020ef          	jal	ra,1c003082 <pi_open_from_conf>
        if (pi_cluster_open(&cluster_dev)){
1c000ede:	554b0513          	addi	a0,s6,1364
1c000ee2:	576030ef          	jal	ra,1c004458 <pi_cluster_open>
1c000ee6:	14051663          	bnez	a0,1c001032 <test_camera+0x2c8>
  api->capture_async(device, buffer, bufferlen, task);
1c000eea:	409c                	lw	a5,0(s1)

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c000eec:	06010223          	sb	zero,100(sp)
        struct pi_cluster_task cl_task = {0};
        cl_task.entry = cluster_delegate;


        #ifdef INVERTING_KERNEL_CLUSTER
            plp_example_kernel_instance_i32 args = {
1c000ef0:	00092703          	lw	a4,0(s2)
1c000ef4:	00c7a803          	lw	a6,12(a5)
        cl_task.entry = cluster_delegate;
1c000ef8:	1c0017b7          	lui	a5,0x1c001
1c000efc:	d2678793          	addi	a5,a5,-730 # 1c000d26 <cluster_delegate>
1c000f00:	d23e                	sw	a5,36(sp)
            plp_example_kernel_instance_i32 args = {
1c000f02:	14400793          	li	a5,324
1c000f06:	ca3e                	sw	a5,20(sp)
1c000f08:	0f400793          	li	a5,244
1c000f0c:	cc3e                	sw	a5,24(sp)
1c000f0e:	47a1                	li	a5,8
1c000f10:	00492883          	lw	a7,4(s2)
1c000f14:	ce3e                	sw	a5,28(sp)
        
        // 结构体实例 args 在被设置好后，其地址通过如下代码传递给集群任务
        // cl_task.arg 是一个 void* 指针，用于传递任意类型的数据。
        // 在这个例子中，它指向 args 结构体的地址，
        // 以便在集群中的 cluster_delegate 函数调用时，能够访问这些参数
        cl_task.arg = (void*)&args; 
1c000f16:	007c                	addi	a5,sp,12
1c000f18:	d43e                	sw	a5,40(sp)


struct pi_task *pi_task_callback(struct pi_task *task, void (*callback)(void*), void *arg)
{
  task->id = PI_TASK_CALLBACK_ID;
  task->arg[0] = (uint32_t)callback;
1c000f1a:	1c0017b7          	lui	a5,0x1c001
1c000f1e:	d1a78793          	addi	a5,a5,-742 # 1c000d1a <handle_transfer_end>
    #endif

    #ifdef ASYNC_CAPTURE
        // Start up async capture task
        done = 0;
1c000f22:	1c007a37          	lui	s4,0x1c007
1c000f26:	85ba                	mv	a1,a4
1c000f28:	7dca0a13          	addi	s4,s4,2012 # 1c0077dc <done>
1c000f2c:	0894                	addi	a3,sp,80
1c000f2e:	4d098613          	addi	a2,s3,1232
1c000f32:	52840513          	addi	a0,s0,1320
            plp_example_kernel_instance_i32 args = {
1c000f36:	c63a                	sw	a4,12(sp)
1c000f38:	c846                	sw	a7,16(sp)
1c000f3a:	cabe                	sw	a5,84(sp)
        struct pi_cluster_task cl_task = {0};
1c000f3c:	d602                	sw	zero,44(sp)
1c000f3e:	d802                	sw	zero,48(sp)
1c000f40:	da02                	sw	zero,52(sp)
1c000f42:	dc02                	sw	zero,56(sp)
1c000f44:	de02                	sw	zero,60(sp)
1c000f46:	c082                	sw	zero,64(sp)
1c000f48:	c282                	sw	zero,68(sp)
1c000f4a:	c482                	sw	zero,72(sp)
1c000f4c:	c682                	sw	zero,76(sp)
            plp_example_kernel_instance_i32 args = {
1c000f4e:	d056                	sw	s5,32(sp)
  task->id = PI_TASK_CALLBACK_ID;
1c000f50:	d482                	sw	zero,104(sp)
  task->arg[1] = (uint32_t)arg;
1c000f52:	cc82                	sw	zero,88(sp)
  task->implem.keep = 1;
1c000f54:	dcd6                	sw	s5,120(sp)
        done = 0;
1c000f56:	000a2023          	sw	zero,0(s4)
1c000f5a:	9802                	jalr	a6
  return api->control(device, cmd, arg);
1c000f5c:	409c                	lw	a5,0(s1)
1c000f5e:	4601                	li	a2,0
1c000f60:	458d                	li	a1,3
1c000f62:	479c                	lw	a5,8(a5)
1c000f64:	52840513          	addi	a0,s0,1320
1c000f68:	9782                	jalr	a5

    // Start the camera
    pi_camera_control(&camera, PI_CAMERA_CMD_START, 0);
    #ifdef ASYNC_CAPTURE
        // Wait for capture to end (pi_yield() blocks until an event happens)
        while(!done){
1c000f6a:	000a2783          	lw	a5,0(s4)
1c000f6e:	ef89                	bnez	a5,1c000f88 <test_camera+0x21e>

#if defined(__OPTIMIZE__) && defined(CORE_PULP_BUILTINS) && !defined(__LLVM__)

static inline unsigned int hal_spr_read_then_clr(unsigned int reg, unsigned int val)
{
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c000f70:	300479f3          	csrrci	s3,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c000f74:	4585                	li	a1,1
1c000f76:	01c00513          	li	a0,28
1c000f7a:	766020ef          	jal	ra,1c0036e0 <__rt_event_execute>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
}

static inline void hal_spr_write(unsigned int reg, unsigned int val)
{
  __builtin_pulp_spr_write(reg, val);
1c000f7e:	30099073          	csrw	mstatus,s3
1c000f82:	000a2783          	lw	a5,0(s4)
1c000f86:	d7ed                	beqz	a5,1c000f70 <test_camera+0x206>
1c000f88:	409c                	lw	a5,0(s1)
1c000f8a:	4601                	li	a2,0
1c000f8c:	4591                	li	a1,4
1c000f8e:	479c                	lw	a5,8(a5)
1c000f90:	52840513          	addi	a0,s0,1320
1c000f94:	9782                	jalr	a5
  api->close(device);
1c000f96:	409c                	lw	a5,0(s1)
1c000f98:	52840513          	addi	a0,s0,1320
1c000f9c:	43dc                	lw	a5,4(a5)
1c000f9e:	9782                	jalr	a5

    // Stop the camera and immediately close it
    pi_camera_control(&camera, PI_CAMERA_CMD_STOP, 0);
    pi_camera_close(&camera);

    uint32_t time_before = pi_time_get_us();
1c000fa0:	1ff020ef          	jal	ra,1c00399e <pi_time_get_us>
        #endif
        //====================apply a kernel======================
    #endif

    #if (defined(DEMOSAICKING_KERNEL_CLUSTER) || defined(INVERTING_KERNEL_CLUSTER))
        pi_cluster_send_task_to_cl(&cluster_dev, &cl_task);
1c000fa4:	104c                	addi	a1,sp,36
    uint32_t time_before = pi_time_get_us();
1c000fa6:	842a                	mv	s0,a0
        pi_cluster_send_task_to_cl(&cluster_dev, &cl_task);
1c000fa8:	554b0513          	addi	a0,s6,1364
1c000fac:	083030ef          	jal	ra,1c00482e <pi_cluster_send_task_to_cl>
    #endif

    #ifdef INVERTING_KERNEL_FC
        inverting(buff, buff_inverting, WIDTH, HEIGHT);
    #endif
    uint32_t time_after = pi_time_get_us();
1c000fb0:	1ef020ef          	jal	ra,1c00399e <pi_time_get_us>
    printf("Computation time for kernel: %dus \n", time_after - time_before);
1c000fb4:	408505b3          	sub	a1,a0,s0
1c000fb8:	1c007537          	lui	a0,0x1c007
1c000fbc:	e2850513          	addi	a0,a0,-472 # 1c006e28 <__clz_tab+0x214>
1c000fc0:	32d040ef          	jal	ra,1c005aec <printf>
            WriteImageToFile("../../../img_gray.ppm", WIDTH, HEIGHT, sizeof(uint8_t), buff_demosaick, GRAY_SCALE_IO);
        #endif
    #endif

    #if (defined(INVERTING_KERNEL_FC) || defined(INVERTING_KERNEL_CLUSTER))
        WriteImageToFile("../../../img_inverted.ppm", WIDTH, HEIGHT, sizeof(uint8_t), buff_inverting, GRAY_SCALE_IO);
1c000fc4:	00492703          	lw	a4,4(s2)
1c000fc8:	1c007537          	lui	a0,0x1c007
1c000fcc:	4785                	li	a5,1
1c000fce:	4685                	li	a3,1
1c000fd0:	0f400613          	li	a2,244
1c000fd4:	14400593          	li	a1,324
1c000fd8:	e4c50513          	addi	a0,a0,-436 # 1c006e4c <__clz_tab+0x238>
1c000fdc:	2251                	jal	1c001160 <WriteImageToFile>
    #endif

    WriteImageToFile("../../../img_raw.ppm", WIDTH, HEIGHT, sizeof(uint8_t), buff, GRAY_SCALE_IO );
1c000fde:	00092703          	lw	a4,0(s2)
1c000fe2:	1c007537          	lui	a0,0x1c007
1c000fe6:	4785                	li	a5,1
1c000fe8:	4685                	li	a3,1
1c000fea:	0f400613          	li	a2,244
1c000fee:	14400593          	li	a1,324
1c000ff2:	e6850513          	addi	a0,a0,-408 # 1c006e68 <__clz_tab+0x254>
1c000ff6:	22ad                	jal	1c001160 <WriteImageToFile>
  return -1;
}

static inline void pmsis_exit(int err)
{
  exit(err);
1c000ff8:	4501                	li	a0,0
1c000ffa:	1e5040ef          	jal	ra,1c0059de <exit>
    //===========================================================WHILE(1) CASE===================================================================
    //===========================================================================================================================================


    pmsis_exit(0);
}
1c000ffe:	50be                	lw	ra,236(sp)
1c001000:	542e                	lw	s0,232(sp)
1c001002:	549e                	lw	s1,228(sp)
1c001004:	590e                	lw	s2,224(sp)
1c001006:	49fe                	lw	s3,220(sp)
1c001008:	4a6e                	lw	s4,216(sp)
1c00100a:	4ade                	lw	s5,212(sp)
1c00100c:	4b4e                	lw	s6,208(sp)
1c00100e:	557d                	li	a0,-1
1c001010:	616d                	addi	sp,sp,240
1c001012:	8082                	ret
        printf("Failed to rotate camera image\n");
1c001014:	1c007537          	lui	a0,0x1c007
1c001018:	dac50513          	addi	a0,a0,-596 # 1c006dac <__clz_tab+0x198>
1c00101c:	11f040ef          	jal	ra,1c00593a <puts>
        printf("Failed to open camera\n");
1c001020:	1c007537          	lui	a0,0x1c007
1c001024:	de450513          	addi	a0,a0,-540 # 1c006de4 <__clz_tab+0x1d0>
1c001028:	113040ef          	jal	ra,1c00593a <puts>
1c00102c:	557d                	li	a0,-1
1c00102e:	1b1040ef          	jal	ra,1c0059de <exit>
            printf("Cluster open failed !\n");
1c001032:	1c007537          	lui	a0,0x1c007
1c001036:	e1050513          	addi	a0,a0,-496 # 1c006e10 <__clz_tab+0x1fc>
1c00103a:	101040ef          	jal	ra,1c00593a <puts>
1c00103e:	557d                	li	a0,-1
1c001040:	19f040ef          	jal	ra,1c0059de <exit>

1c001044 <main>:

int main(void){
    printf("\n\t*** PMSIS Camera Example ***\n\n");
1c001044:	1c007537          	lui	a0,0x1c007
int main(void){
1c001048:	1141                	addi	sp,sp,-16
    printf("\n\t*** PMSIS Camera Example ***\n\n");
1c00104a:	d1450513          	addi	a0,a0,-748 # 1c006d14 <__clz_tab+0x100>
int main(void){
1c00104e:	c606                	sw	ra,12(sp)
    printf("\n\t*** PMSIS Camera Example ***\n\n");
1c001050:	0eb040ef          	jal	ra,1c00593a <puts>
  ((void (*)())arg)();
1c001054:	3b19                	jal	1c000d6a <test_camera>
    return pmsis_kickoff((void *) test_camera);
1c001056:	40b2                	lw	ra,12(sp)
1c001058:	557d                	li	a0,-1
1c00105a:	0141                	addi	sp,sp,16
1c00105c:	8082                	ret

1c00105e <WritePPMHeader.part.1>:
	unsigned int RowSize = W*BytesPerPixel, ChannelSize = W * H;
	short int * pInBuffer = InBuffer;
    unsigned char *InputBuf = (unsigned char *) __ALLOC_L2(RowSize * sizeof(unsigned char));
    if(InputBuf == NULL)
    {
        printf("Malloc failed when loading image\n");
1c00105e:	1101                	addi	sp,sp,-32
1c001060:	c84a                	sw	s2,16(sp)
1c001062:	892a                	mv	s2,a0
1c001064:	02800513          	li	a0,40
1c001068:	cc22                	sw	s0,24(sp)
1c00106a:	ca26                	sw	s1,20(sp)
1c00106c:	c64e                	sw	s3,12(sp)
1c00106e:	c452                	sw	s4,8(sp)
1c001070:	ce06                	sw	ra,28(sp)
1c001072:	84ae                	mv	s1,a1
1c001074:	8432                	mv	s0,a2
1c001076:	8a36                	mv	s4,a3
1c001078:	0b7020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c00107c:	05000793          	li	a5,80
1c001080:	00f50023          	sb	a5,0(a0)
1c001084:	89aa                	mv	s3,a0
1c001086:	0c1a2263          	p.beqimm	s4,1,1c00114a <WritePPMHeader.part.1+0xec>
1c00108a:	03600793          	li	a5,54
1c00108e:	00f500a3          	sb	a5,1(a0)
1c001092:	47a9                	li	a5,10
1c001094:	00f98123          	sb	a5,2(s3)
1c001098:	c0e9                	beqz	s1,1c00115a <WritePPMHeader.part.1+0xfc>
1c00109a:	87a6                	mv	a5,s1
1c00109c:	4701                	li	a4,0
1c00109e:	4629                	li	a2,10
1c0010a0:	a011                	j	1c0010a4 <WritePPMHeader.part.1+0x46>
1c0010a2:	8736                	mv	a4,a3
1c0010a4:	02c7d7b3          	divu	a5,a5,a2
1c0010a8:	00170693          	addi	a3,a4,1 # 10001 <__L1Cl+0x1>
1c0010ac:	fbfd                	bnez	a5,1c0010a2 <WritePPMHeader.part.1+0x44>
1c0010ae:	00370693          	addi	a3,a4,3
1c0010b2:	96ce                	add	a3,a3,s3
1c0010b4:	4629                	li	a2,10
1c0010b6:	02c4f7b3          	remu	a5,s1,a2
1c0010ba:	02c4d4b3          	divu	s1,s1,a2
1c0010be:	03078793          	addi	a5,a5,48
1c0010c2:	fef68fab          	p.sb	a5,-1(a3!)
1c0010c6:	f8e5                	bnez	s1,1c0010b6 <WritePPMHeader.part.1+0x58>
1c0010c8:	00470793          	addi	a5,a4,4
1c0010cc:	0715                	addi	a4,a4,5
1c0010ce:	02000693          	li	a3,32
1c0010d2:	00d9c7a3          	p.sb	a3,a5(s3)
1c0010d6:	c415                	beqz	s0,1c001102 <WritePPMHeader.part.1+0xa4>
1c0010d8:	87a2                	mv	a5,s0
1c0010da:	4681                	li	a3,0
1c0010dc:	4629                	li	a2,10
1c0010de:	02c7d7b3          	divu	a5,a5,a2
1c0010e2:	0685                	addi	a3,a3,1
1c0010e4:	ffed                	bnez	a5,1c0010de <WritePPMHeader.part.1+0x80>
1c0010e6:	9736                	add	a4,a4,a3
1c0010e8:	fff70693          	addi	a3,a4,-1
1c0010ec:	96ce                	add	a3,a3,s3
1c0010ee:	4629                	li	a2,10
1c0010f0:	02c477b3          	remu	a5,s0,a2
1c0010f4:	02c45433          	divu	s0,s0,a2
1c0010f8:	03078793          	addi	a5,a5,48
1c0010fc:	fef68fab          	p.sb	a5,-1(a3!)
1c001100:	f865                	bnez	s0,1c0010f0 <WritePPMHeader.part.1+0x92>
1c001102:	1c0076b7          	lui	a3,0x1c007
1c001106:	e986a683          	lw	a3,-360(a3) # 1c006e98 <__clz_tab+0x284>
1c00110a:	00e987b3          	add	a5,s3,a4
1c00110e:	00d9e723          	p.sw	a3,a4(s3)
1c001112:	46a9                	li	a3,10
1c001114:	00d78223          	sb	a3,4(a5)
1c001118:	01b72d63          	p.beqimm	a4,-5,1c001132 <WritePPMHeader.part.1+0xd4>
1c00111c:	00598493          	addi	s1,s3,5
1c001120:	844e                	mv	s0,s3
1c001122:	94ba                	add	s1,s1,a4
1c001124:	85a2                	mv	a1,s0
1c001126:	4605                	li	a2,1
1c001128:	0405                	addi	s0,s0,1
1c00112a:	854a                	mv	a0,s2
1c00112c:	215d                	jal	1c0015d2 <pi_fs_write>
1c00112e:	fe941be3          	bne	s0,s1,1c001124 <WritePPMHeader.part.1+0xc6>
1c001132:	4462                	lw	s0,24(sp)
1c001134:	40f2                	lw	ra,28(sp)
1c001136:	44d2                	lw	s1,20(sp)
1c001138:	4942                	lw	s2,16(sp)
1c00113a:	4a22                	lw	s4,8(sp)
1c00113c:	854e                	mv	a0,s3
1c00113e:	49b2                	lw	s3,12(sp)
1c001140:	02800593          	li	a1,40
1c001144:	6105                	addi	sp,sp,32
1c001146:	7f40206f          	j	1c00393a <pi_l2_free>
1c00114a:	03500793          	li	a5,53
1c00114e:	00f500a3          	sb	a5,1(a0)
1c001152:	47a9                	li	a5,10
1c001154:	00f98123          	sb	a5,2(s3)
1c001158:	f0a9                	bnez	s1,1c00109a <WritePPMHeader.part.1+0x3c>
1c00115a:	4711                	li	a4,4
1c00115c:	478d                	li	a5,3
1c00115e:	bf85                	j	1c0010ce <WritePPMHeader.part.1+0x70>

1c001160 <WriteImageToFile>:
    }
}


int WriteImageToFile(char *ImageName, unsigned int W, unsigned int H, unsigned char PixelSize, unsigned char *OutBuffer, unsigned char imgFormat)
{
1c001160:	7159                	addi	sp,sp,-112
1c001162:	d4a2                	sw	s0,104(sp)
1c001164:	cece                	sw	s3,92(sp)
1c001166:	8436                	mv	s0,a3
1c001168:	89b2                	mv	s3,a2
1c00116a:	03340433          	mul	s0,s0,s3
1c00116e:	d0ca                	sw	s2,96(sp)
1c001170:	892e                	mv	s2,a1
1c001172:	ccd2                	sw	s4,88(sp)
1c001174:	8a2a                	mv	s4,a0

	switch_fs_t fs;
	__FS_INIT(fs);
1c001176:	0808                	addi	a0,sp,16
{
1c001178:	d686                	sw	ra,108(sp)
1c00117a:	c43a                	sw	a4,8(sp)
1c00117c:	d2a6                	sw	s1,100(sp)
1c00117e:	c8da                	sw	s6,80(sp)
1c001180:	03240433          	mul	s0,s0,s2
1c001184:	84be                	mv	s1,a5
1c001186:	cad6                	sw	s5,84(sp)
1c001188:	c6de                	sw	s7,76(sp)
1c00118a:	c4e2                	sw	s8,72(sp)
1c00118c:	c2e6                	sw	s9,68(sp)
1c00118e:	c0ea                	sw	s10,64(sp)
1c001190:	de6e                	sw	s11,60(sp)
	__FS_INIT(fs);
1c001192:	2e55                	jal	1c001546 <pi_fs_conf_init>
1c001194:	4785                	li	a5,1
1c001196:	080c                	addi	a1,sp,16
1c001198:	1048                	addi	a0,sp,36
1c00119a:	c83e                	sw	a5,16(sp)
1c00119c:	6e7010ef          	jal	ra,1c003082 <pi_open_from_conf>
1c0011a0:	1048                	addi	a0,sp,36
1c0011a2:	2e5d                	jal	1c001558 <pi_fs_mount>

    void *File = __OPEN_WRITE(fs, ImageName);
1c0011a4:	85d2                	mv	a1,s4
1c0011a6:	4605                	li	a2,1
1c0011a8:	1048                	addi	a0,sp,36
1c0011aa:	26cd                	jal	1c00158c <pi_fs_open>
1c0011ac:	c222                	sw	s0,4(sp)
1c0011ae:	8b2a                	mv	s6,a0
1c0011b0:	00d45a13          	srli	s4,s0,0xd
    if (imgFormat == BYPASS_IO)
1c0011b4:	e8c5                	bnez	s1,1c001264 <WriteImageToFile+0x104>
    }
    else
    {
        int steps = (W*H*PixelSize) / CHUNK_SIZE;

        for(int i=0;i<steps;i++){
1c0011b6:	180a0263          	beqz	s4,1c00133a <WriteImageToFile+0x1da>
1c0011ba:	4df9                	li	s11,30
1c0011bc:	03ba0db3          	mul	s11,s4,s11
1c0011c0:	4d22                	lw	s10,8(sp)
1c0011c2:	4901                	li	s2,0
    int ret = 0;
1c0011c4:	4981                	li	s3,0
1c0011c6:	1c007cb7          	lui	s9,0x1c007
1c0011ca:	1c007c37          	lui	s8,0x1c007
1c0011ce:	1c007bb7          	lui	s7,0x1c007
	for(int i=0;i<tot_chars;i++){
1c0011d2:	44f9                	li	s1,30
	printf("%s",OutString);
1c0011d4:	e80c8593          	addi	a1,s9,-384 # 1c006e80 <__clz_tab+0x26c>
1c0011d8:	e90c0513          	addi	a0,s8,-368 # 1c006e90 <__clz_tab+0x27c>
1c0011dc:	111040ef          	jal	ra,1c005aec <printf>
	printf(" [");
1c0011e0:	e94b8513          	addi	a0,s7,-364 # 1c006e94 <__clz_tab+0x280>
1c0011e4:	109040ef          	jal	ra,1c005aec <printf>
	int chars = (n*tot_chars)/tot;
1c0011e8:	03494433          	div	s0,s2,s4
	for(int i=0;i<tot_chars;i++){
1c0011ec:	4a81                	li	s5,0
			printf("#");
1c0011ee:	02300513          	li	a0,35
		if(i<=chars)
1c0011f2:	01545463          	ble	s5,s0,1c0011fa <WriteImageToFile+0x9a>
		else printf(" ");
1c0011f6:	02000513          	li	a0,32
	for(int i=0;i<tot_chars;i++){
1c0011fa:	0a85                	addi	s5,s5,1
		else printf(" ");
1c0011fc:	7b4040ef          	jal	ra,1c0059b0 <putchar>
	for(int i=0;i<tot_chars;i++){
1c001200:	fe9a97e3          	bne	s5,s1,1c0011ee <WriteImageToFile+0x8e>
	printf("]");
1c001204:	05d00513          	li	a0,93
1c001208:	7a8040ef          	jal	ra,1c0059b0 <putchar>
	printf("\n");
1c00120c:	4529                	li	a0,10
1c00120e:	7a2040ef          	jal	ra,1c0059b0 <putchar>
            #ifndef SILENT
	            progress_bar("Writing image ",i,steps);
	        #endif
            ret+=__WRITE(File,OutBuffer +(CHUNK_SIZE*i), CHUNK_SIZE);
1c001212:	85ea                	mv	a1,s10
1c001214:	6609                	lui	a2,0x2
1c001216:	855a                	mv	a0,s6
1c001218:	2e6d                	jal	1c0015d2 <pi_fs_write>
1c00121a:	6789                	lui	a5,0x2
1c00121c:	0979                	addi	s2,s2,30
1c00121e:	99aa                	add	s3,s3,a0
1c001220:	9d3e                	add	s10,s10,a5
        for(int i=0;i<steps;i++){
1c001222:	fb2d99e3          	bne	s11,s2,1c0011d4 <WriteImageToFile+0x74>
        }
        if(((W*H*PixelSize) % CHUNK_SIZE) != 0)
1c001226:	4792                	lw	a5,4(sp)
1c001228:	e4d7b633          	p.bclr	a2,a5,18,13
1c00122c:	ca01                	beqz	a2,1c00123c <WriteImageToFile+0xdc>
            ret+=__WRITE(File,OutBuffer+(CHUNK_SIZE*steps) , ((W*H*PixelSize) % CHUNK_SIZE)*sizeof(unsigned char));
1c00122e:	4722                	lw	a4,8(sp)
1c001230:	00da1593          	slli	a1,s4,0xd
1c001234:	855a                	mv	a0,s6
1c001236:	95ba                	add	a1,a1,a4
1c001238:	2e69                	jal	1c0015d2 <pi_fs_write>
1c00123a:	99aa                	add	s3,s3,a0
    }

    __CLOSE(File);
1c00123c:	855a                	mv	a0,s6
1c00123e:	2e99                	jal	1c001594 <pi_fs_close>
    __FS_DEINIT(fs);
1c001240:	1048                	addi	a0,sp,36
1c001242:	2689                	jal	1c001584 <pi_fs_unmount>

    return ret;
}
1c001244:	50b6                	lw	ra,108(sp)
1c001246:	5426                	lw	s0,104(sp)
1c001248:	854e                	mv	a0,s3
1c00124a:	5496                	lw	s1,100(sp)
1c00124c:	5906                	lw	s2,96(sp)
1c00124e:	49f6                	lw	s3,92(sp)
1c001250:	4a66                	lw	s4,88(sp)
1c001252:	4ad6                	lw	s5,84(sp)
1c001254:	4b46                	lw	s6,80(sp)
1c001256:	4bb6                	lw	s7,76(sp)
1c001258:	4c26                	lw	s8,72(sp)
1c00125a:	4c96                	lw	s9,68(sp)
1c00125c:	4d06                	lw	s10,64(sp)
1c00125e:	5df2                	lw	s11,60(sp)
1c001260:	6165                	addi	sp,sp,112
1c001262:	8082                	ret
1c001264:	86a6                	mv	a3,s1
1c001266:	864e                	mv	a2,s3
1c001268:	85ca                	mv	a1,s2
1c00126a:	3bd5                	jal	1c00105e <WritePPMHeader.part.1>
    if(imgFormat == RGB565_IO)
1c00126c:	f424b5e3          	p.bneimm	s1,2,1c0011b6 <WriteImageToFile+0x56>
        img_rgb888 = (unsigned char *) __ALLOC_L2(rgb888_size);
1c001270:	650d                	lui	a0,0x3
1c001272:	6bc020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c001276:	1c008db7          	lui	s11,0x1c008
1c00127a:	80adaa23          	sw	a0,-2028(s11) # 1c007814 <img_rgb888>
1c00127e:	87aa                	mv	a5,a0
        for(int i=0;i<steps;i++){
1c001280:	100a0c63          	beqz	s4,1c001398 <WriteImageToFile+0x238>
1c001284:	4922                	lw	s2,8(sp)
1c001286:	00da1793          	slli	a5,s4,0xd
1c00128a:	4d01                	li	s10,0
1c00128c:	97ca                	add	a5,a5,s2
1c00128e:	c63e                	sw	a5,12(sp)
    int ret = 0;
1c001290:	4981                	li	s3,0
1c001292:	1c007cb7          	lui	s9,0x1c007
1c001296:	1c007c37          	lui	s8,0x1c007
1c00129a:	1c007bb7          	lui	s7,0x1c007
	for(int i=0;i<tot_chars;i++){
1c00129e:	44f9                	li	s1,30
	printf("%s",OutString);
1c0012a0:	e80c8593          	addi	a1,s9,-384 # 1c006e80 <__clz_tab+0x26c>
1c0012a4:	e90c0513          	addi	a0,s8,-368 # 1c006e90 <__clz_tab+0x27c>
1c0012a8:	045040ef          	jal	ra,1c005aec <printf>
	printf(" [");
1c0012ac:	e94b8513          	addi	a0,s7,-364 # 1c006e94 <__clz_tab+0x280>
1c0012b0:	03d040ef          	jal	ra,1c005aec <printf>
	int chars = (n*tot_chars)/tot;
1c0012b4:	034d4433          	div	s0,s10,s4
	for(int i=0;i<tot_chars;i++){
1c0012b8:	4a81                	li	s5,0
			printf("#");
1c0012ba:	02300513          	li	a0,35
		if(i<=chars)
1c0012be:	01545463          	ble	s5,s0,1c0012c6 <WriteImageToFile+0x166>
		else printf(" ");
1c0012c2:	02000513          	li	a0,32
	for(int i=0;i<tot_chars;i++){
1c0012c6:	0a85                	addi	s5,s5,1
		else printf(" ");
1c0012c8:	6e8040ef          	jal	ra,1c0059b0 <putchar>
	for(int i=0;i<tot_chars;i++){
1c0012cc:	fe9a97e3          	bne	s5,s1,1c0012ba <WriteImageToFile+0x15a>
	printf("]");
1c0012d0:	05d00513          	li	a0,93
1c0012d4:	6dc040ef          	jal	ra,1c0059b0 <putchar>
	printf("\n");
1c0012d8:	4529                	li	a0,10
1c0012da:	6d6040ef          	jal	ra,1c0059b0 <putchar>
1c0012de:	814da703          	lw	a4,-2028(s11)
1c0012e2:	6789                	lui	a5,0x2
1c0012e4:	00f90433          	add	s0,s2,a5
1c0012e8:	6585                	lui	a1,0x1
1c0012ea:	0105c0fb          	lp.setup	x1,a1,1c00130a <WriteImageToFile+0x1aa>
        pixel = *(unsigned short *) (input + i);
1c0012ee:	0029578b          	p.lhu	a5,2(s2!)
1c0012f2:	070d                	addi	a4,a4,3
        red = (unsigned short)((pixel & 0xF800) >> 11);  // 5
1c0012f4:	00b7d613          	srli	a2,a5,0xb
        green = (unsigned short)((pixel & 0x07E0) >> 5); // 6
1c0012f8:	4057d693          	srai	a3,a5,0x5
        output[ind] = red << 3;  /* red */
1c0012fc:	060e                	slli	a2,a2,0x3
        output[ind+1] = green << 2;  /* green */
1c0012fe:	068a                	slli	a3,a3,0x2
        output[ind+2] = blue << 3;  /* blue */
1c001300:	078e                	slli	a5,a5,0x3
        output[ind] = red << 3;  /* red */
1c001302:	fec70ea3          	sb	a2,-3(a4)
        output[ind+1] = green << 2;  /* green */
1c001306:	fed70f23          	sb	a3,-2(a4)
        output[ind+2] = blue << 3;  /* blue */
1c00130a:	fef70fa3          	sb	a5,-1(a4)
            ret+=__WRITE(File, img_rgb888, rgb888_size);
1c00130e:	814da583          	lw	a1,-2028(s11)
1c001312:	660d                	lui	a2,0x3
1c001314:	855a                	mv	a0,s6
1c001316:	2c75                	jal	1c0015d2 <pi_fs_write>
        for(int i=0;i<steps;i++){
1c001318:	4732                	lw	a4,12(sp)
            ret+=__WRITE(File, img_rgb888, rgb888_size);
1c00131a:	99aa                	add	s3,s3,a0
1c00131c:	0d79                	addi	s10,s10,30
        for(int i=0;i<steps;i++){
1c00131e:	f88711e3          	bne	a4,s0,1c0012a0 <WriteImageToFile+0x140>
1c001322:	814da783          	lw	a5,-2028(s11)
        if(((W*H*PixelSize) % CHUNK_SIZE) != 0)
1c001326:	4712                	lw	a4,4(sp)
1c001328:	e4d73ab3          	p.bclr	s5,a4,18,13
1c00132c:	000a9963          	bnez	s5,1c00133e <WriteImageToFile+0x1de>
        __FREE_L2(img_rgb888, (CHUNK_SIZE/2)*3);
1c001330:	658d                	lui	a1,0x3
1c001332:	853e                	mv	a0,a5
1c001334:	606020ef          	jal	ra,1c00393a <pi_l2_free>
1c001338:	b711                	j	1c00123c <WriteImageToFile+0xdc>
    int ret = 0;
1c00133a:	4981                	li	s3,0
1c00133c:	b5ed                	j	1c001226 <WriteImageToFile+0xc6>
1c00133e:	4722                	lw	a4,8(sp)
            rgb565_to_rgb888((OutBuffer+(CHUNK_SIZE*steps)),((W*H*PixelSize) % CHUNK_SIZE) ,img_rgb888);
1c001340:	00da1813          	slli	a6,s4,0xd
            rgb888_size = ((W*H*PixelSize) % CHUNK_SIZE)/2*3;
1c001344:	001ad613          	srli	a2,s5,0x1
1c001348:	983a                	add	a6,a6,a4
1c00134a:	fff84693          	not	a3,a6
1c00134e:	96d6                	add	a3,a3,s5
1c001350:	8306a6db          	p.addun	a3,a3,a6,1
1c001354:	458d                	li	a1,3
1c001356:	0a85                	addi	s5,s5,1
1c001358:	4709                	li	a4,2
1c00135a:	02b60633          	mul	a2,a2,a1
1c00135e:	0685                	addi	a3,a3,1
1c001360:	02eaee63          	bltu	s5,a4,1c00139c <WriteImageToFile+0x23c>
1c001364:	0106c0fb          	lp.setup	x1,a3,1c001384 <WriteImageToFile+0x224>
        pixel = *(unsigned short *) (input + i);
1c001368:	0028570b          	p.lhu	a4,2(a6!)
1c00136c:	078d                	addi	a5,a5,3
        red = (unsigned short)((pixel & 0xF800) >> 11);  // 5
1c00136e:	00b75513          	srli	a0,a4,0xb
        green = (unsigned short)((pixel & 0x07E0) >> 5); // 6
1c001372:	40575593          	srai	a1,a4,0x5
        output[ind] = red << 3;  /* red */
1c001376:	050e                	slli	a0,a0,0x3
        output[ind+1] = green << 2;  /* green */
1c001378:	058a                	slli	a1,a1,0x2
        output[ind+2] = blue << 3;  /* blue */
1c00137a:	070e                	slli	a4,a4,0x3
        output[ind] = red << 3;  /* red */
1c00137c:	fea78ea3          	sb	a0,-3(a5) # 1ffd <__rt_stack_size+0x17fd>
        output[ind+1] = green << 2;  /* green */
1c001380:	feb78f23          	sb	a1,-2(a5)
        output[ind+2] = blue << 3;  /* blue */
1c001384:	fee78fa3          	sb	a4,-1(a5)
            ret+=__WRITE(File, img_rgb888, rgb888_size);
1c001388:	814da583          	lw	a1,-2028(s11)
1c00138c:	855a                	mv	a0,s6
1c00138e:	2491                	jal	1c0015d2 <pi_fs_write>
1c001390:	814da783          	lw	a5,-2028(s11)
1c001394:	99aa                	add	s3,s3,a0
1c001396:	bf69                	j	1c001330 <WriteImageToFile+0x1d0>
    int ret = 0;
1c001398:	4981                	li	s3,0
1c00139a:	b771                	j	1c001326 <WriteImageToFile+0x1c6>
1c00139c:	4685                	li	a3,1
1c00139e:	b7d9                	j	1c001364 <WriteImageToFile+0x204>

1c0013a0 <cluster_inverting>:
    uint32_t width = a->width;
    uint32_t height = a->height;
    uint32_t nPE = a->nPE;

    // 图像的总像素数
    uint32_t total = width*height;
1c0013a0:	4558                	lw	a4,12(a0)
1c0013a2:	4510                	lw	a2,8(a0)
    uint32_t nPE = a->nPE;
1c0013a4:	4914                	lw	a3,16(a0)

static inline unsigned int core_id() {
  int hart_id;
#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
#if PULP_CHIP_FAMILY == CHIP_GAP
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0013a6:	014027f3          	csrr	a5,uhartid
    uint32_t total = width*height;
1c0013aa:	02e60633          	mul	a2,a2,a4

    // amount of elements per core, rounded up
    // 计算每个内核需要处理的像素数量
    uint32_t per_core = (total+nPE-1)/nPE;
1c0013ae:	fff68713          	addi	a4,a3,-1
#endif
#else
  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
#endif
  // in PULP the hart id is {22'b0, cluster_id, core_id}
  return hart_id & 0x01f;
1c0013b2:	f457b7b3          	p.bclr	a5,a5,26,5

    // compute the last element of the area each core has to process
    // 计算当前内核将处理的最后一个像素索引
    uint32_t upper_bound = (core_id+1)*per_core;
1c0013b6:	0785                	addi	a5,a5,1
    char *srcBuffer = a->srcBuffer;
1c0013b8:	410c                	lw	a1,0(a0)
    char *resBuffer = a->resBuffer;
1c0013ba:	00452803          	lw	a6,4(a0) # 3004 <__rt_stack_size+0x2804>
    uint32_t per_core = (total+nPE-1)/nPE;
1c0013be:	9732                	add	a4,a4,a2
1c0013c0:	02d75733          	divu	a4,a4,a3
    uint32_t upper_bound = (core_id+1)*per_core;
1c0013c4:	02e787b3          	mul	a5,a5,a4
1c0013c8:	04f65633          	p.minu	a2,a2,a5
    // 确保没有内核会尝试处理图像范围之外的像素
    if(upper_bound > total ) upper_bound = total; 
    // loop over the area assigned to the core

    // 每个内核处理指定范围内的像素。循环遍历分配给该内核的像素索引，通过从 255 中减去像素值来反转每个像素。结果存储在 resBuffer 中
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0013cc:	8f99                	sub	a5,a5,a4
1c0013ce:	14c7f063          	bleu	a2,a5,1c00150e <cluster_inverting+0x16e>
1c0013d2:	00478713          	addi	a4,a5,4
1c0013d6:	00e586b3          	add	a3,a1,a4
1c0013da:	00f808b3          	add	a7,a6,a5
1c0013de:	00f58533          	add	a0,a1,a5
1c0013e2:	9742                	add	a4,a4,a6
1c0013e4:	0516b6b3          	p.sletu	a3,a3,a7
1c0013e8:	04a73733          	p.sletu	a4,a4,a0
1c0013ec:	8f55                	or	a4,a4,a3
1c0013ee:	0ff77713          	andi	a4,a4,255
1c0013f2:	40f606b3          	sub	a3,a2,a5
1c0013f6:	10070163          	beqz	a4,1c0014f8 <cluster_inverting+0x158>
1c0013fa:	0076b713          	sltiu	a4,a3,7
1c0013fe:	00174713          	xori	a4,a4,1
1c001402:	0ff77713          	andi	a4,a4,255
1c001406:	cb6d                	beqz	a4,1c0014f8 <cluster_inverting+0x158>
1c001408:	40a00733          	neg	a4,a0
1c00140c:	fa273733          	p.bclr	a4,a4,29,2
1c001410:	fff7c313          	not	t1,a5
1c001414:	9332                	add	t1,t1,a2
1c001416:	00370e13          	addi	t3,a4,3
1c00141a:	07c36763          	bltu	t1,t3,1c001488 <cluster_inverting+0xe8>
1c00141e:	833e                	mv	t1,a5
1c001420:	cf0d                	beqz	a4,1c00145a <cluster_inverting+0xba>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c001422:	00054503          	lbu	a0,0(a0)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c001426:	00178313          	addi	t1,a5,1
        resBuffer[idx] = 255 - srcBuffer[idx];
1c00142a:	fff54513          	not	a0,a0
1c00142e:	00a88023          	sb	a0,0(a7)
1c001432:	02172463          	p.beqimm	a4,1,1c00145a <cluster_inverting+0xba>
1c001436:	4065f503          	p.lbu	a0,t1(a1)
1c00143a:	fff54513          	not	a0,a0
1c00143e:	00a84323          	p.sb	a0,t1(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c001442:	00278313          	addi	t1,a5,2
1c001446:	00373a63          	p.bneimm	a4,3,1c00145a <cluster_inverting+0xba>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c00144a:	4065f503          	p.lbu	a0,t1(a1)
1c00144e:	fff54513          	not	a0,a0
1c001452:	00a84323          	p.sb	a0,t1(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c001456:	00378313          	addi	t1,a5,3
1c00145a:	40e688b3          	sub	a7,a3,a4
1c00145e:	97ba                	add	a5,a5,a4
1c001460:	0028d693          	srli	a3,a7,0x2
1c001464:	00f80533          	add	a0,a6,a5
1c001468:	97ae                	add	a5,a5,a1
1c00146a:	c2dd                	beqz	a3,1c001510 <cluster_inverting+0x170>
1c00146c:	0066c0fb          	lp.setup	x1,a3,1c001478 <cluster_inverting+0xd8>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c001470:	0047a70b          	p.lw	a4,4(a5!)
1c001474:	fff74713          	not	a4,a4
1c001478:	00e5222b          	p.sw	a4,4(a0!)
1c00147c:	c208b733          	p.bclr	a4,a7,1,0
1c001480:	00e307b3          	add	a5,t1,a4
1c001484:	08e88563          	beq	a7,a4,1c00150e <cluster_inverting+0x16e>
1c001488:	40f5f703          	p.lbu	a4,a5(a1)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c00148c:	00178693          	addi	a3,a5,1
        resBuffer[idx] = 255 - srcBuffer[idx];
1c001490:	fff74713          	not	a4,a4
1c001494:	00e847a3          	p.sb	a4,a5(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c001498:	06c6fb63          	bleu	a2,a3,1c00150e <cluster_inverting+0x16e>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c00149c:	40d5f703          	p.lbu	a4,a3(a1)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014a0:	00278513          	addi	a0,a5,2
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014a4:	fff74713          	not	a4,a4
1c0014a8:	00e846a3          	p.sb	a4,a3(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014ac:	06c57163          	bleu	a2,a0,1c00150e <cluster_inverting+0x16e>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014b0:	40a5f703          	p.lbu	a4,a0(a1)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014b4:	00378693          	addi	a3,a5,3
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014b8:	fff74713          	not	a4,a4
1c0014bc:	00e84523          	p.sb	a4,a0(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014c0:	04c6f763          	bleu	a2,a3,1c00150e <cluster_inverting+0x16e>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014c4:	40d5f703          	p.lbu	a4,a3(a1)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014c8:	00478513          	addi	a0,a5,4
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014cc:	fff74713          	not	a4,a4
1c0014d0:	00e846a3          	p.sb	a4,a3(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014d4:	02c57d63          	bleu	a2,a0,1c00150e <cluster_inverting+0x16e>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014d8:	40a5f703          	p.lbu	a4,a0(a1)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014dc:	0795                	addi	a5,a5,5
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014de:	fff74713          	not	a4,a4
1c0014e2:	00e84523          	p.sb	a4,a0(a6)
    for (idx = core_id*per_core; idx < upper_bound; idx++) {
1c0014e6:	02c7f463          	bleu	a2,a5,1c00150e <cluster_inverting+0x16e>
        resBuffer[idx] = 255 - srcBuffer[idx];
1c0014ea:	40f5f703          	p.lbu	a4,a5(a1)
1c0014ee:	fff74713          	not	a4,a4
1c0014f2:	00e847a3          	p.sb	a4,a5(a6)
1c0014f6:	8082                	ret
1c0014f8:	962e                	add	a2,a2,a1
1c0014fa:	87c6                	mv	a5,a7
1c0014fc:	8e09                	sub	a2,a2,a0
1c0014fe:	006640fb          	lp.setup	x1,a2,1c00150a <cluster_inverting+0x16a>
1c001502:	0015470b          	p.lbu	a4,1(a0!)
1c001506:	fff74713          	not	a4,a4
1c00150a:	00e780ab          	p.sb	a4,1(a5!)
    }
1c00150e:	8082                	ret
1c001510:	4685                	li	a3,1
1c001512:	bfa9                	j	1c00146c <cluster_inverting+0xcc>

1c001514 <pi_task_wait_on.isra.3>:
}


#endif

static inline void pi_task_wait_on(struct pi_task *task)
1c001514:	1141                	addi	sp,sp,-16
1c001516:	c422                	sw	s0,8(sp)
1c001518:	c226                	sw	s1,4(sp)
1c00151a:	c606                	sw	ra,12(sp)
1c00151c:	c04a                	sw	s2,0(sp)
1c00151e:	842a                	mv	s0,a0
{
  while(!task->done)
1c001520:	00040783          	lb	a5,0(s0)
1c001524:	c799                	beqz	a5,1c001532 <pi_task_wait_on.isra.3+0x1e>
    rt_event_yield(NULL);
}
1c001526:	40b2                	lw	ra,12(sp)
1c001528:	4422                	lw	s0,8(sp)
1c00152a:	4492                	lw	s1,4(sp)
1c00152c:	4902                	lw	s2,0(sp)
1c00152e:	0141                	addi	sp,sp,16
1c001530:	8082                	ret

#if defined(__OPTIMIZE__) && defined(CORE_PULP_BUILTINS) && !defined(__LLVM__)

static inline unsigned int hal_spr_read_then_clr(unsigned int reg, unsigned int val)
{
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001532:	30047973          	csrrci	s2,mstatus,8
void __rt_event_yield(rt_event_sched_t *sched);

static inline void rt_event_execute(rt_event_sched_t *sched, int wait)
{
  int irq = rt_irq_disable();
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c001536:	4585                	li	a1,1
1c001538:	01c00513          	li	a0,28
1c00153c:	1a4020ef          	jal	ra,1c0036e0 <__rt_event_execute>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
}

static inline void hal_spr_write(unsigned int reg, unsigned int val)
{
  __builtin_pulp_spr_write(reg, val);
1c001540:	30091073          	csrw	mstatus,s2
1c001544:	bff1                	j	1c001520 <pi_task_wait_on.isra.3+0xc>

1c001546 <pi_fs_conf_init>:

// Default FS config init
//
void pi_fs_conf_init(struct pi_fs_conf *conf)
{
  conf->type = PI_FS_READ_ONLY;
1c001546:	00052023          	sw	zero,0(a0)

  // By default, mount operation uses the first partition compatible with the FS.
  conf->partition_name = NULL;
1c00154a:	00052423          	sw	zero,8(a0)

  // By default, an error is returned to the user if the file system is not found in the partition.
  conf->auto_format = false;
1c00154e:	00050623          	sb	zero,12(a0)

  conf->api = NULL;
1c001552:	00052823          	sw	zero,16(a0)
}
1c001556:	8082                	ret

1c001558 <pi_fs_mount>:


int32_t pi_fs_mount(struct pi_device *device)
{
  struct pi_fs_conf *conf = (struct pi_fs_conf *)device->config;
1c001558:	4158                	lw	a4,4(a0)
  pi_fs_api_t *api = conf->api;
1c00155a:	4b1c                	lw	a5,16(a4)

  if (api == NULL)
1c00155c:	eb89                	bnez	a5,1c00156e <pi_fs_mount+0x16>
  {
    switch (conf->type)
1c00155e:	431c                	lw	a5,0(a4)
1c001560:	cb99                	beqz	a5,1c001576 <pi_fs_mount+0x1e>
1c001562:	0017bf63          	p.bneimm	a5,1,1c001580 <pi_fs_mount+0x28>
      case PI_FS_READ_ONLY:
        api = &__pi_read_fs_api;
        break;

      case PI_FS_HOST:
        api = &__pi_host_fs_api;
1c001566:	1c0077b7          	lui	a5,0x1c007
1c00156a:	28c78793          	addi	a5,a5,652 # 1c00728c <__pi_host_fs_api>
    }
  }

  device->api = (struct pi_device_api *)api;

  return api->mount(device);
1c00156e:	0007a303          	lw	t1,0(a5)
  device->api = (struct pi_device_api *)api;
1c001572:	c11c                	sw	a5,0(a0)
  return api->mount(device);
1c001574:	8302                	jr	t1
        api = &__pi_read_fs_api;
1c001576:	1c0077b7          	lui	a5,0x1c007
1c00157a:	26478793          	addi	a5,a5,612 # 1c007264 <__pi_read_fs_api>
1c00157e:	bfc5                	j	1c00156e <pi_fs_mount+0x16>
}
1c001580:	557d                	li	a0,-1
1c001582:	8082                	ret

1c001584 <pi_fs_unmount>:


void pi_fs_unmount(struct pi_device *device)
{
  pi_fs_api_t *api = (pi_fs_api_t *)(device->api);
  api->unmount(device);
1c001584:	411c                	lw	a5,0(a0)
1c001586:	0047a303          	lw	t1,4(a5)
1c00158a:	8302                	jr	t1

1c00158c <pi_fs_open>:
}

pi_fs_file_t *pi_fs_open(struct pi_device *device, const char *file_name, int flags)
{
  pi_fs_api_t *api = (pi_fs_api_t *)(device->api);
  return api->open(device, file_name, flags);
1c00158c:	411c                	lw	a5,0(a0)
1c00158e:	0087a303          	lw	t1,8(a5)
1c001592:	8302                	jr	t1

1c001594 <pi_fs_close>:
}

void pi_fs_close(pi_fs_file_t *file)
{
  return file->api->close(file);
1c001594:	415c                	lw	a5,4(a0)
1c001596:	00c7a303          	lw	t1,12(a5)
1c00159a:	8302                	jr	t1

1c00159c <pi_fs_read_async>:
}

int32_t pi_fs_read_async(pi_fs_file_t *file, void *buffer, uint32_t size, pi_task_t *task)
{
  return file->api->read(file, buffer, size, task);
1c00159c:	415c                	lw	a5,4(a0)
1c00159e:	0107a303          	lw	t1,16(a5)
1c0015a2:	8302                	jr	t1

1c0015a4 <pi_fs_read>:
}

int32_t pi_fs_read(pi_fs_file_t *file, void *buffer, uint32_t size)
{
1c0015a4:	7175                	addi	sp,sp,-144
  return 0;
}

static inline struct pi_task *pi_task_block(struct pi_task *task)
{
  task->id = PI_TASK_NONE_ID;
1c0015a6:	4785                	li	a5,1
  pi_task_t task;
  int result = pi_fs_read_async(file, buffer, size, pi_task_block(&task));
1c0015a8:	868a                	mv	a3,sp
{
1c0015aa:	c706                	sw	ra,140(sp)
1c0015ac:	c522                	sw	s0,136(sp)
1c0015ae:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
  task->implem.keep = 1;
1c0015b0:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c0015b2:	c202                	sw	zero,4(sp)

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c0015b4:	00010a23          	sb	zero,20(sp)
  int result = pi_fs_read_async(file, buffer, size, pi_task_block(&task));
1c0015b8:	37d5                	jal	1c00159c <pi_fs_read_async>
1c0015ba:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c0015bc:	0848                	addi	a0,sp,20
1c0015be:	3f99                	jal	1c001514 <pi_task_wait_on.isra.3>
  return result;
}
1c0015c0:	8522                	mv	a0,s0
1c0015c2:	40ba                	lw	ra,140(sp)
1c0015c4:	442a                	lw	s0,136(sp)
1c0015c6:	6149                	addi	sp,sp,144
1c0015c8:	8082                	ret

1c0015ca <pi_fs_write_async>:

int32_t pi_fs_write_async(pi_fs_file_t *file, void *buffer, uint32_t size, pi_task_t *task)
{
  return file->api->write(file, buffer, size, task);
1c0015ca:	415c                	lw	a5,4(a0)
1c0015cc:	0187a303          	lw	t1,24(a5)
1c0015d0:	8302                	jr	t1

1c0015d2 <pi_fs_write>:
}

int32_t pi_fs_write(pi_fs_file_t *file, void *buffer, uint32_t size)
{
1c0015d2:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c0015d4:	4785                	li	a5,1
  pi_task_t task;
  int result = pi_fs_write_async(file, buffer, size, pi_task_block(&task));
1c0015d6:	868a                	mv	a3,sp
{
1c0015d8:	c706                	sw	ra,140(sp)
1c0015da:	c522                	sw	s0,136(sp)
1c0015dc:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c0015de:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c0015e0:	c202                	sw	zero,4(sp)
1c0015e2:	00010a23          	sb	zero,20(sp)
  int result = pi_fs_write_async(file, buffer, size, pi_task_block(&task));
1c0015e6:	37d5                	jal	1c0015ca <pi_fs_write_async>
1c0015e8:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c0015ea:	0848                	addi	a0,sp,20
1c0015ec:	3725                	jal	1c001514 <pi_task_wait_on.isra.3>
  return result;
}
1c0015ee:	8522                	mv	a0,s0
1c0015f0:	40ba                	lw	ra,140(sp)
1c0015f2:	442a                	lw	s0,136(sp)
1c0015f4:	6149                	addi	sp,sp,144
1c0015f6:	8082                	ret

1c0015f8 <__pi_read_fs_write>:
}
#endif

static int32_t __pi_read_fs_write(pi_fs_file_t *_file, void *buffer, uint32_t size, pi_task_t *task)
{
    pi_read_fs_t *fs = (pi_read_fs_t *) _file->fs->data;
1c0015f8:	411c                	lw	a5,0(a0)
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    
    int real_size = size;
    unsigned int addr = file->addr + file->offset;
1c0015fa:	01852803          	lw	a6,24(a0)
{
1c0015fe:	8736                	mv	a4,a3
    pi_read_fs_t *fs = (pi_read_fs_t *) _file->fs->data;
1c001600:	4794                	lw	a3,8(a5)
    unsigned int addr = file->addr + file->offset;
1c001602:	495c                	lw	a5,20(a0)
{
1c001604:	88ae                	mv	a7,a1
1c001606:	1141                	addi	sp,sp,-16
    unsigned int addr = file->addr + file->offset;
1c001608:	010785b3          	add	a1,a5,a6
    if(file->offset + size > file->fs_file.size)
1c00160c:	00c52803          	lw	a6,12(a0)
{
1c001610:	c606                	sw	ra,12(sp)
    if(file->offset + size > file->fs_file.size)
1c001612:	00c78333          	add	t1,a5,a2
1c001616:	00687463          	bleu	t1,a6,1c00161e <__pi_read_fs_write+0x26>
    {
        real_size = file->fs_file.size - file->offset;
1c00161a:	40f80633          	sub	a2,a6,a5
    }
    file->offset += real_size;
1c00161e:	97b2                	add	a5,a5,a2
1c001620:	c95c                	sw	a5,20(a0)
    
    pi_flash_program_async(fs->flash, addr, (void *) buffer, real_size, task);
1c001622:	4288                	lw	a0,0(a3)
}

static inline void pi_flash_program_async(struct pi_device *device, uint32_t pi_flash_addr, const void *data, uint32_t size, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  api->program_async(device, pi_flash_addr, data, size, task);
1c001624:	86b2                	mv	a3,a2
1c001626:	8646                	mv	a2,a7
1c001628:	411c                	lw	a5,0(a0)
1c00162a:	4b9c                	lw	a5,16(a5)
1c00162c:	9782                	jalr	a5
    
    return 0;
}
1c00162e:	40b2                	lw	ra,12(sp)
1c001630:	4501                	li	a0,0
1c001632:	0141                	addi	sp,sp,16
1c001634:	8082                	ret

1c001636 <__pi_read_fs_seek>:
static int32_t __pi_read_fs_seek(pi_fs_file_t *_file, unsigned int offset)
{
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    //printf("[FS] File seek (file: %p, offset: 0x%x)\n", file, offset);
    
    if(offset < file->fs_file.size)
1c001636:	455c                	lw	a5,12(a0)
1c001638:	00f5f563          	bleu	a5,a1,1c001642 <__pi_read_fs_seek+0xc>
    {
        file->offset = offset;
1c00163c:	c94c                	sw	a1,20(a0)
        return 0;
1c00163e:	4501                	li	a0,0
1c001640:	8082                	ret
    }
    return -1;
1c001642:	557d                	li	a0,-1
}
1c001644:	8082                	ret

1c001646 <__pi_read_fs_copy_async>:


static int32_t
__pi_read_fs_copy_async(pi_fs_file_t *_file, uint32_t index, void *buffer, uint32_t size, int32_t ext2loc,
                        pi_task_t *task)
{
1c001646:	882a                	mv	a6,a0
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c001648:	4108                	lw	a0,0(a0)
    return pi_flash_copy_async(fs->flash, file->addr + index, buffer, size, ext2loc, task);
1c00164a:	01882803          	lw	a6,24(a6)
1c00164e:	4508                	lw	a0,8(a0)
}

static inline int pi_flash_copy_async(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, int ext2loc, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  return api->copy_async(device, pi_flash_addr, buffer, size, ext2loc, task);
1c001650:	95c2                	add	a1,a1,a6
1c001652:	4108                	lw	a0,0(a0)
1c001654:	00052883          	lw	a7,0(a0)
1c001658:	0288a303          	lw	t1,40(a7)
1c00165c:	8302                	jr	t1

1c00165e <__pi_read_fs_copy_2d_async>:
}

static int32_t
__pi_read_fs_copy_2d_async(pi_fs_file_t *_file, uint32_t index, void *buffer, uint32_t size, uint32_t stride,
                           uint32_t length, int32_t ext2loc, pi_task_t *task)
{
1c00165e:	832a                	mv	t1,a0
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c001660:	4108                	lw	a0,0(a0)
    return pi_flash_copy_2d_async(fs->flash, file->addr + index, buffer, size, stride, length, ext2loc, task);
1c001662:	01832e03          	lw	t3,24(t1)
1c001666:	4508                	lw	a0,8(a0)
}

static inline int pi_flash_copy_2d_async(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int ext2loc, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  return api->copy_2d_async(device, pi_flash_addr, buffer, size, stride, length, ext2loc, task);
1c001668:	95f2                	add	a1,a1,t3
1c00166a:	4108                	lw	a0,0(a0)
1c00166c:	00052303          	lw	t1,0(a0)
1c001670:	02c32303          	lw	t1,44(t1)
1c001674:	8302                	jr	t1

1c001676 <rt_event_enqueue>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001676:	300476f3          	csrrci	a3,mstatus,8
  if (sched->first) {
1c00167a:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c00167e:	00052023          	sw	zero,0(a0)
1c001682:	01c00713          	li	a4,28
  if (sched->first) {
1c001686:	c619                	beqz	a2,1c001694 <rt_event_enqueue+0x1e>
    sched->last->next = event;
1c001688:	435c                	lw	a5,4(a4)
1c00168a:	c388                	sw	a0,0(a5)
  sched->last = event;
1c00168c:	c348                	sw	a0,4(a4)
  __builtin_pulp_spr_write(reg, val);
1c00168e:	30069073          	csrw	mstatus,a3
}
1c001692:	8082                	ret
    sched->first = event;
1c001694:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c001698:	bfd5                	j	1c00168c <rt_event_enqueue+0x16>

1c00169a <__pi_fs_free>:
    if(fs != NULL)
1c00169a:	c91d                	beqz	a0,1c0016d0 <__pi_fs_free+0x36>
{
1c00169c:	1141                	addi	sp,sp,-16
1c00169e:	c422                	sw	s0,8(sp)
1c0016a0:	842a                	mv	s0,a0
        if(fs->pi_fs_info) pmsis_l2_malloc_free(fs->pi_fs_info, fs->pi_fs_l2->pi_fs_size);
1c0016a2:	09c52503          	lw	a0,156(a0)
{
1c0016a6:	c606                	sw	ra,12(sp)
        if(fs->pi_fs_info) pmsis_l2_malloc_free(fs->pi_fs_info, fs->pi_fs_l2->pi_fs_size);
1c0016a8:	c511                	beqz	a0,1c0016b4 <__pi_fs_free+0x1a>
1c0016aa:	09842783          	lw	a5,152(s0)
1c0016ae:	438c                	lw	a1,0(a5)
1c0016b0:	28a020ef          	jal	ra,1c00393a <pi_l2_free>
        if(fs->pi_fs_l2) pmsis_l2_malloc_free(fs->pi_fs_l2, sizeof(pi_fs_l2_t));
1c0016b4:	09842503          	lw	a0,152(s0)
1c0016b8:	c501                	beqz	a0,1c0016c0 <__pi_fs_free+0x26>
1c0016ba:	45a1                	li	a1,8
1c0016bc:	27e020ef          	jal	ra,1c00393a <pi_l2_free>
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c0016c0:	8522                	mv	a0,s0
}
1c0016c2:	4422                	lw	s0,8(sp)
1c0016c4:	40b2                	lw	ra,12(sp)
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c0016c6:	1b800593          	li	a1,440
}
1c0016ca:	0141                	addi	sp,sp,16
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c0016cc:	26e0206f          	j	1c00393a <pi_l2_free>
1c0016d0:	8082                	ret

1c0016d2 <__pi_read_fs_unmount>:
    __pi_fs_free(fs);
1c0016d2:	4508                	lw	a0,8(a0)
1c0016d4:	b7d9                	j	1c00169a <__pi_fs_free>

1c0016d6 <__pi_read_fs_open>:
{
1c0016d6:	1101                	addi	sp,sp,-32
1c0016d8:	ca26                	sw	s1,20(sp)
1c0016da:	c452                	sw	s4,8(sp)
1c0016dc:	c256                	sw	s5,4(sp)
1c0016de:	ce06                	sw	ra,28(sp)
1c0016e0:	cc22                	sw	s0,24(sp)
1c0016e2:	c84a                	sw	s2,16(sp)
1c0016e4:	c64e                	sw	s3,12(sp)
1c0016e6:	c05a                	sw	s6,0(sp)
1c0016e8:	8a2a                	mv	s4,a0
1c0016ea:	8aae                	mv	s5,a1
    pi_read_fs_t *fs = (pi_read_fs_t *) device->data;
1c0016ec:	4504                	lw	s1,8(a0)
    if(flags == PI_FS_FLAGS_WRITE)
1c0016ee:	08163f63          	p.bneimm	a2,1,1c00178c <__pi_read_fs_open+0xb6>
        if(fs->last_created_file)
1c0016f2:	12c4a783          	lw	a5,300(s1)
1c0016f6:	c399                	beqz	a5,1c0016fc <__pi_read_fs_open+0x26>
    return NULL;
1c0016f8:	4501                	li	a0,0
1c0016fa:	a8bd                	j	1c001778 <__pi_read_fs_open+0xa2>
        file = pmsis_l2_malloc(sizeof(pi_read_fs_file_t));
1c0016fc:	0c000513          	li	a0,192
1c001700:	22e020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c001704:	842a                	mv	s0,a0
        if(file == NULL) return NULL;
1c001706:	d96d                	beqz	a0,1c0016f8 <__pi_read_fs_open+0x22>
        int str_len = strlen(file_name);
1c001708:	8556                	mv	a0,s5
1c00170a:	074040ef          	jal	ra,1c00577e <strlen>
        int header_size = ((str_len + 7) & ~0x7) + 12;
1c00170e:	00750913          	addi	s2,a0,7
1c001712:	c4093933          	p.bclr	s2,s2,2,0
1c001716:	0931                	addi	s2,s2,12
        int str_len = strlen(file_name);
1c001718:	89aa                	mv	s3,a0
        uint8_t *header = pmsis_l2_malloc(header_size);
1c00171a:	854a                	mv	a0,s2
1c00171c:	212020ef          	jal	ra,1c00392e <pi_l2_malloc>
        if(header == NULL)
1c001720:	e519                	bnez	a0,1c00172e <__pi_read_fs_open+0x58>
    pmsis_l2_malloc_free(file, sizeof(pi_read_fs_file_t));
1c001722:	0c000593          	li	a1,192
1c001726:	8522                	mv	a0,s0
1c001728:	212020ef          	jal	ra,1c00393a <pi_l2_free>
1c00172c:	b7f1                	j	1c0016f8 <__pi_read_fs_open+0x22>
        file->header = header;
1c00172e:	0aa42a23          	sw	a0,180(s0)
        file->header_size = header_size;
1c001732:	0b242c23          	sw	s2,184(s0)
        memcpy(&file->header[12], file_name, str_len);
1c001736:	864e                	mv	a2,s3
1c001738:	85d6                	mv	a1,s5
1c00173a:	0531                	addi	a0,a0,12
1c00173c:	068040ef          	jal	ra,1c0057a4 <memcpy>
        *(uint32_t *) &file->header[8] = str_len;
1c001740:	0b442783          	lw	a5,180(s0)
1c001744:	0137a423          	sw	s3,8(a5)
        file->addr = fs->free_flash_area + header_size;
1c001748:	1284a783          	lw	a5,296(s1)
        file->fs_file.size = 0;
1c00174c:	00042623          	sw	zero,12(s0)
        file->offset = 0;
1c001750:	00042a23          	sw	zero,20(s0)
        file->addr = fs->free_flash_area + header_size;
1c001754:	993e                	add	s2,s2,a5
        file->cache_addr = -1;
1c001756:	57fd                	li	a5,-1
        file->addr = fs->free_flash_area + header_size;
1c001758:	01242c23          	sw	s2,24(s0)
        file->cache_addr = -1;
1c00175c:	0af42823          	sw	a5,176(s0)
        fs->last_created_file = file;
1c001760:	1284a623          	sw	s0,300(s1)
    file->fs_file.api = (pi_fs_api_t *) device->api;
1c001764:	000a2783          	lw	a5,0(s4)
    file->fs_file.fs_data = &fs->fs_data;
1c001768:	13048493          	addi	s1,s1,304
    file->fs_file.data = file;
1c00176c:	c400                	sw	s0,8(s0)
    file->fs_file.api = (pi_fs_api_t *) device->api;
1c00176e:	c05c                	sw	a5,4(s0)
    file->fs_file.fs = device;
1c001770:	01442023          	sw	s4,0(s0)
    file->fs_file.fs_data = &fs->fs_data;
1c001774:	c804                	sw	s1,16(s0)
    return &file->fs_file;
1c001776:	8522                	mv	a0,s0
}
1c001778:	40f2                	lw	ra,28(sp)
1c00177a:	4462                	lw	s0,24(sp)
1c00177c:	44d2                	lw	s1,20(sp)
1c00177e:	4942                	lw	s2,16(sp)
1c001780:	49b2                	lw	s3,12(sp)
1c001782:	4a22                	lw	s4,8(sp)
1c001784:	4a92                	lw	s5,4(sp)
1c001786:	4b02                	lw	s6,0(sp)
1c001788:	6105                	addi	sp,sp,32
1c00178a:	8082                	ret
        unsigned int *pi_fs_info = fs->pi_fs_info;
1c00178c:	09c4a783          	lw	a5,156(s1)
        for (i = 0; i < nb_comps; i++)
1c001790:	4981                	li	s3,0
        pi_fs_desc_t *desc = NULL;
1c001792:	4901                	li	s2,0
        int nb_comps = *pi_fs_info++;
1c001794:	0007ab03          	lw	s6,0(a5)
1c001798:	00478413          	addi	s0,a5,4
        for (i = 0; i < nb_comps; i++)
1c00179c:	0569c163          	blt	s3,s6,1c0017de <__pi_read_fs_open+0x108>
        if(i == nb_comps) goto error;
1c0017a0:	f5698ce3          	beq	s3,s6,1c0016f8 <__pi_read_fs_open+0x22>
        file = pmsis_l2_malloc(sizeof(pi_read_fs_file_t));
1c0017a4:	0c000513          	li	a0,192
1c0017a8:	186020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c0017ac:	842a                	mv	s0,a0
        if(file == NULL) goto error;
1c0017ae:	d529                	beqz	a0,1c0016f8 <__pi_read_fs_open+0x22>
        file->cache = pmsis_l2_malloc(READ_FS_THRESHOLD_BLOCK_FULL);
1c0017b0:	08800513          	li	a0,136
1c0017b4:	17a020ef          	jal	ra,1c00392e <pi_l2_malloc>
1c0017b8:	0aa42623          	sw	a0,172(s0)
        if(file->cache == NULL) goto error1;
1c0017bc:	d13d                	beqz	a0,1c001722 <__pi_read_fs_open+0x4c>
        file->fs_file.size = desc->size;
1c0017be:	00492783          	lw	a5,4(s2)
        file->addr = desc->addr + fs->partition_offset;
1c0017c2:	4498                	lw	a4,8(s1)
        file->header = NULL;
1c0017c4:	0a042a23          	sw	zero,180(s0)
        file->fs_file.size = desc->size;
1c0017c8:	c45c                	sw	a5,12(s0)
        file->addr = desc->addr + fs->partition_offset;
1c0017ca:	00092783          	lw	a5,0(s2)
        file->offset = 0;
1c0017ce:	00042a23          	sw	zero,20(s0)
        file->addr = desc->addr + fs->partition_offset;
1c0017d2:	97ba                	add	a5,a5,a4
1c0017d4:	cc1c                	sw	a5,24(s0)
        file->cache_addr = -1;
1c0017d6:	57fd                	li	a5,-1
1c0017d8:	0af42823          	sw	a5,176(s0)
1c0017dc:	b761                	j	1c001764 <__pi_read_fs_open+0x8e>
            if(strcmp(desc->name, file_name) == 0) break;
1c0017de:	85d6                	mv	a1,s5
1c0017e0:	00c40513          	addi	a0,s0,12
1c0017e4:	767030ef          	jal	ra,1c00574a <strcmp>
1c0017e8:	c901                	beqz	a0,1c0017f8 <__pi_read_fs_open+0x122>
            pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c0017ea:	441c                	lw	a5,8(s0)
        for (i = 0; i < nb_comps; i++)
1c0017ec:	8922                	mv	s2,s0
1c0017ee:	0985                	addi	s3,s3,1
            pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c0017f0:	97a2                	add	a5,a5,s0
1c0017f2:	00c78413          	addi	s0,a5,12
1c0017f6:	b75d                	j	1c00179c <__pi_read_fs_open+0xc6>
1c0017f8:	8922                	mv	s2,s0
1c0017fa:	b76d                	j	1c0017a4 <__pi_read_fs_open+0xce>

1c0017fc <__pi_read_fs_close>:
    if(file->header == NULL)
1c0017fc:	0b452603          	lw	a2,180(a0)
{
1c001800:	1141                	addi	sp,sp,-16
1c001802:	c422                	sw	s0,8(sp)
1c001804:	c606                	sw	ra,12(sp)
1c001806:	842a                	mv	s0,a0
    if(file->header == NULL)
1c001808:	ee19                	bnez	a2,1c001826 <__pi_read_fs_close+0x2a>
        pmsis_l2_malloc_free(file->cache, READ_FS_THRESHOLD_BLOCK_FULL);
1c00180a:	0ac52503          	lw	a0,172(a0)
1c00180e:	08800593          	li	a1,136
        pi_l2_free((void *) file->header, file->header_size);
1c001812:	128020ef          	jal	ra,1c00393a <pi_l2_free>
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c001816:	8522                	mv	a0,s0
}
1c001818:	4422                	lw	s0,8(sp)
1c00181a:	40b2                	lw	ra,12(sp)
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c00181c:	0c000593          	li	a1,192
}
1c001820:	0141                	addi	sp,sp,16
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c001822:	1180206f          	j	1c00393a <pi_l2_free>
        pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c001826:	411c                	lw	a5,0(a0)
        *(uint32_t *) &file->header[0] = file->addr;
1c001828:	4d0c                	lw	a1,24(a0)
        *(uint32_t *) &file->header[4] = file->fs_file.size;
1c00182a:	4558                	lw	a4,12(a0)
        pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c00182c:	479c                	lw	a5,8(a5)
  api->program(device, pi_flash_addr, data, size);
1c00182e:	0b842683          	lw	a3,184(s0)
        *(uint32_t *) &file->header[0] = file->addr;
1c001832:	c20c                	sw	a1,0(a2)
        pi_flash_program(fs->flash, file->addr - file->header_size, (void *) file->header, file->header_size);
1c001834:	4388                	lw	a0,0(a5)
1c001836:	8d95                	sub	a1,a1,a3
        *(uint32_t *) &file->header[4] = file->fs_file.size;
1c001838:	c258                	sw	a4,4(a2)
1c00183a:	411c                	lw	a5,0(a0)
1c00183c:	5bdc                	lw	a5,52(a5)
1c00183e:	9782                	jalr	a5
        pi_l2_free((void *) file->header, file->header_size);
1c001840:	0b842583          	lw	a1,184(s0)
1c001844:	0b442503          	lw	a0,180(s0)
1c001848:	b7e9                	j	1c001812 <__pi_read_fs_close+0x16>

1c00184a <__pi_read_fs_direct_read_async>:
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c00184a:	411c                	lw	a5,0(a0)
{
1c00184c:	8736                	mv	a4,a3
1c00184e:	1141                	addi	sp,sp,-16
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c001850:	4794                	lw	a3,8(a5)
{
1c001852:	c422                	sw	s0,8(sp)
1c001854:	882e                	mv	a6,a1
1c001856:	8432                	mv	s0,a2
1c001858:	c606                	sw	ra,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00185a:	300478f3          	csrrci	a7,mstatus,8
    unsigned int addr = file->addr + file->offset;
1c00185e:	495c                	lw	a5,20(a0)
1c001860:	4d10                	lw	a2,24(a0)
    if(file->offset + size > file->fs_file.size)
1c001862:	00878333          	add	t1,a5,s0
    unsigned int addr = file->addr + file->offset;
1c001866:	00c785b3          	add	a1,a5,a2
    if(file->offset + size > file->fs_file.size)
1c00186a:	4550                	lw	a2,12(a0)
1c00186c:	00667463          	bleu	t1,a2,1c001874 <__pi_read_fs_direct_read_async+0x2a>
        real_size = file->fs_file.size - file->offset;
1c001870:	40f60433          	sub	s0,a2,a5
    file->offset += real_size;
1c001874:	97a2                	add	a5,a5,s0
1c001876:	c95c                	sw	a5,20(a0)
  __builtin_pulp_spr_write(reg, val);
1c001878:	30089073          	csrw	mstatus,a7
    pi_flash_read_async(fs->flash, addr, (void *) buffer, real_size, event);
1c00187c:	4288                	lw	a0,0(a3)
  api->read_async(device, pi_flash_addr, data, size, task);
1c00187e:	8642                	mv	a2,a6
1c001880:	86a2                	mv	a3,s0
1c001882:	411c                	lw	a5,0(a0)
1c001884:	47dc                	lw	a5,12(a5)
1c001886:	9782                	jalr	a5
}
1c001888:	8522                	mv	a0,s0
1c00188a:	40b2                	lw	ra,12(sp)
1c00188c:	4422                	lw	s0,8(sp)
1c00188e:	0141                	addi	sp,sp,16
1c001890:	8082                	ret

1c001892 <__pi_fs_mount_step>:
{
1c001892:	7179                	addi	sp,sp,-48
1c001894:	d226                	sw	s1,36(sp)
    switch (fs->mount_step)
1c001896:	09052483          	lw	s1,144(a0)
{
1c00189a:	d422                	sw	s0,40(sp)
1c00189c:	d606                	sw	ra,44(sp)
1c00189e:	d04a                	sw	s2,32(sp)
    const pi_partition_table_t partition_table = NULL;
1c0018a0:	ce02                	sw	zero,28(sp)
{
1c0018a2:	842a                	mv	s0,a0
    switch (fs->mount_step)
1c0018a4:	0834a663          	p.beqimm	s1,3,1c001930 <__pi_fs_mount_step+0x9e>
1c0018a8:	0c44ad63          	p.beqimm	s1,4,1c001982 <__pi_fs_mount_step+0xf0>
1c0018ac:	0614bc63          	p.bneimm	s1,1,1c001924 <__pi_fs_mount_step+0x92>
            rc = pi_partition_table_load(fs->flash, &partition_table);
1c0018b0:	4108                	lw	a0,0(a0)
1c0018b2:	086c                	addi	a1,sp,28
1c0018b4:	075000ef          	jal	ra,1c002128 <pi_partition_table_load>
            if(rc != PI_OK) goto error;
1c0018b8:	ed09                	bnez	a0,1c0018d2 <__pi_fs_mount_step+0x40>
            readfs_partition = pi_partition_find_first(partition_table, PI_PARTITION_TYPE_DATA,
1c0018ba:	4054                	lw	a3,4(s0)
1c0018bc:	4572                	lw	a0,28(sp)
1c0018be:	08100613          	li	a2,129
1c0018c2:	4585                	li	a1,1
1c0018c4:	069000ef          	jal	ra,1c00212c <pi_partition_find_first>
1c0018c8:	892a                	mv	s2,a0
            if(readfs_partition == NULL)
1c0018ca:	e901                	bnez	a0,1c0018da <__pi_fs_mount_step+0x48>
                pi_partition_table_free(partition_table);
1c0018cc:	4572                	lw	a0,28(sp)
1c0018ce:	059000ef          	jal	ra,1c002126 <pi_partition_table_free>
    fs->error = -1;
1c0018d2:	57fd                	li	a5,-1
1c0018d4:	12f42223          	sw	a5,292(s0)
1c0018d8:	a0e9                	j	1c0019a2 <__pi_fs_mount_step+0x110>
            fs->partition_offset = pi_partition_get_flash_offset(readfs_partition);
1c0018da:	043000ef          	jal	ra,1c00211c <pi_partition_get_flash_offset>

/// @cond IMPLEM

static inline pi_err_t pi_partition_close(const pi_partition_t *partition)
{
    pi_l2_free((pi_partition_t *) partition, sizeof(pi_partition_t));
1c0018de:	02800593          	li	a1,40
1c0018e2:	c408                	sw	a0,8(s0)
1c0018e4:	854a                	mv	a0,s2
1c0018e6:	054020ef          	jal	ra,1c00393a <pi_l2_free>
            pi_partition_table_free(partition_table);
1c0018ea:	4572                	lw	a0,28(sp)
1c0018ec:	03b000ef          	jal	ra,1c002126 <pi_partition_table_free>
            fs->mount_step++;
1c0018f0:	09042783          	lw	a5,144(s0)
            pi_flash_read_async(fs->flash, fs->partition_offset, &fs->pi_fs_l2->pi_fs_size, 8,
1c0018f4:	4008                	lw	a0,0(s0)
  task->done = 0;
1c0018f6:	02040023          	sb	zero,32(s0)
            fs->mount_step++;
1c0018fa:	0789                	addi	a5,a5,2
1c0018fc:	08f42823          	sw	a5,144(s0)


struct pi_task *pi_task_callback(struct pi_task *task, void (*callback)(void*), void *arg)
{
  task->id = PI_TASK_CALLBACK_ID;
  task->arg[0] = (uint32_t)callback;
1c001900:	1c0027b7          	lui	a5,0x1c002
1c001904:	89278793          	addi	a5,a5,-1902 # 1c001892 <__pi_fs_mount_step>
1c001908:	c81c                	sw	a5,16(s0)
1c00190a:	411c                	lw	a5,0(a0)
            pi_flash_read_async(fs->flash, fs->partition_offset, &fs->pi_fs_l2->pi_fs_size, 8,
1c00190c:	440c                	lw	a1,8(s0)
1c00190e:	09842603          	lw	a2,152(s0)
1c001912:	47dc                	lw	a5,12(a5)
  task->id = PI_TASK_CALLBACK_ID;
1c001914:	02042223          	sw	zero,36(s0)
  task->arg[1] = (uint32_t)arg;
1c001918:	c840                	sw	s0,20(s0)
  task->implem.keep = 1;
1c00191a:	d844                	sw	s1,52(s0)
1c00191c:	00c40713          	addi	a4,s0,12
1c001920:	46a1                	li	a3,8
1c001922:	9782                	jalr	a5
}
1c001924:	50b2                	lw	ra,44(sp)
1c001926:	5422                	lw	s0,40(sp)
1c001928:	5492                	lw	s1,36(sp)
1c00192a:	5902                	lw	s2,32(sp)
1c00192c:	6145                	addi	sp,sp,48
1c00192e:	8082                	ret
            int pi_fs_size = ((fs->pi_fs_l2->pi_fs_size + 7) & ~7);
1c001930:	09852783          	lw	a5,152(a0)
            int pi_fs_offset = fs->partition_offset;
1c001934:	4504                	lw	s1,8(a0)
            int pi_fs_size = ((fs->pi_fs_l2->pi_fs_size + 7) & ~7);
1c001936:	4394                	lw	a3,0(a5)
1c001938:	069d                	addi	a3,a3,7
1c00193a:	c406b6b3          	p.bclr	a3,a3,2,0
            fs->pi_fs_info = pmsis_l2_malloc(pi_fs_size);
1c00193e:	8536                	mv	a0,a3
1c001940:	c636                	sw	a3,12(sp)
1c001942:	7ed010ef          	jal	ra,1c00392e <pi_l2_malloc>
1c001946:	08a42e23          	sw	a0,156(s0)
1c00194a:	862a                	mv	a2,a0
            if(fs->pi_fs_info == NULL)
1c00194c:	46b2                	lw	a3,12(sp)
1c00194e:	d151                	beqz	a0,1c0018d2 <__pi_fs_mount_step+0x40>
            fs->mount_step++;
1c001950:	09042783          	lw	a5,144(s0)
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c001954:	4008                	lw	a0,0(s0)
1c001956:	02040023          	sb	zero,32(s0)
            fs->mount_step++;
1c00195a:	0785                	addi	a5,a5,1
1c00195c:	08f42823          	sw	a5,144(s0)
  task->arg[0] = (uint32_t)callback;
1c001960:	1c0027b7          	lui	a5,0x1c002
1c001964:	89278793          	addi	a5,a5,-1902 # 1c001892 <__pi_fs_mount_step>
1c001968:	c81c                	sw	a5,16(s0)
  task->implem.keep = 1;
1c00196a:	4785                	li	a5,1
1c00196c:	d85c                	sw	a5,52(s0)
1c00196e:	411c                	lw	a5,0(a0)
  task->id = PI_TASK_CALLBACK_ID;
1c001970:	02042223          	sw	zero,36(s0)
  task->arg[1] = (uint32_t)arg;
1c001974:	c840                	sw	s0,20(s0)
1c001976:	47dc                	lw	a5,12(a5)
1c001978:	00c40713          	addi	a4,s0,12
1c00197c:	00848593          	addi	a1,s1,8
1c001980:	b74d                	j	1c001922 <__pi_fs_mount_step+0x90>
            unsigned int *pi_fs_info = fs->pi_fs_info;
1c001982:	09c52703          	lw	a4,156(a0)
            for (i = 0; i < nb_comps; i++)
1c001986:	4681                	li	a3,0
            int nb_comps = *pi_fs_info++;
1c001988:	00470793          	addi	a5,a4,4
1c00198c:	430c                	lw	a1,0(a4)
            pi_fs_desc_t *desc = NULL;
1c00198e:	4701                	li	a4,0
            for (i = 0; i < nb_comps; i++)
1c001990:	00b6cd63          	blt	a3,a1,1c0019aa <__pi_fs_mount_step+0x118>
            if(desc == NULL)
1c001994:	e315                	bnez	a4,1c0019b8 <__pi_fs_mount_step+0x126>
                fs->free_flash_area = desc->addr + desc->size;
1c001996:	12f42423          	sw	a5,296(s0)
            fs->last_created_file = NULL;
1c00199a:	12042623          	sw	zero,300(s0)
            fs->error = 0;
1c00199e:	12042223          	sw	zero,292(s0)
  rt_event_enqueue(task);
1c0019a2:	08c42503          	lw	a0,140(s0)
1c0019a6:	39c1                	jal	1c001676 <rt_event_enqueue>
1c0019a8:	bfb5                	j	1c001924 <__pi_fs_mount_step+0x92>
                pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c0019aa:	4790                	lw	a2,8(a5)
            for (i = 0; i < nb_comps; i++)
1c0019ac:	873e                	mv	a4,a5
1c0019ae:	0685                	addi	a3,a3,1
                pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c0019b0:	963e                	add	a2,a2,a5
1c0019b2:	00c60793          	addi	a5,a2,12 # 300c <__rt_stack_size+0x280c>
1c0019b6:	bfe9                	j	1c001990 <__pi_fs_mount_step+0xfe>
                fs->free_flash_area = desc->addr + desc->size;
1c0019b8:	431c                	lw	a5,0(a4)
1c0019ba:	4358                	lw	a4,4(a4)
1c0019bc:	97ba                	add	a5,a5,a4
1c0019be:	bfe1                	j	1c001996 <__pi_fs_mount_step+0x104>

1c0019c0 <__pi_read_fs_mount>:
{
1c0019c0:	7175                	addi	sp,sp,-144
1c0019c2:	c326                	sw	s1,132(sp)
1c0019c4:	c14a                	sw	s2,128(sp)
1c0019c6:	84aa                	mv	s1,a0
    struct pi_fs_conf *conf = (struct pi_fs_conf *) device->config;
1c0019c8:	00452903          	lw	s2,4(a0)
    pi_read_fs_t *fs = pmsis_l2_malloc(sizeof(pi_read_fs_t));
1c0019cc:	1b800513          	li	a0,440
{
1c0019d0:	c522                	sw	s0,136(sp)
1c0019d2:	c706                	sw	ra,140(sp)
    pi_read_fs_t *fs = pmsis_l2_malloc(sizeof(pi_read_fs_t));
1c0019d4:	75b010ef          	jal	ra,1c00392e <pi_l2_malloc>
1c0019d8:	842a                	mv	s0,a0
    if(fs == NULL) goto error;
1c0019da:	e911                	bnez	a0,1c0019ee <__pi_read_fs_mount+0x2e>
    __pi_fs_free(fs);
1c0019dc:	8522                	mv	a0,s0
1c0019de:	3975                	jal	1c00169a <__pi_fs_free>
    return -1;
1c0019e0:	557d                	li	a0,-1
}
1c0019e2:	40ba                	lw	ra,140(sp)
1c0019e4:	442a                	lw	s0,136(sp)
1c0019e6:	449a                	lw	s1,132(sp)
1c0019e8:	490a                	lw	s2,128(sp)
1c0019ea:	6149                	addi	sp,sp,144
1c0019ec:	8082                	ret
    fs->flash = conf->flash;
1c0019ee:	00492783          	lw	a5,4(s2)
    fs->pi_fs_l2 = NULL;
1c0019f2:	08052c23          	sw	zero,152(a0)
    fs->pi_fs_info = NULL;
1c0019f6:	08052e23          	sw	zero,156(a0)
    fs->flash = conf->flash;
1c0019fa:	c11c                	sw	a5,0(a0)
    fs->fs_data.cluster_reqs_first = NULL;
1c0019fc:	12052823          	sw	zero,304(a0)
    fs->pi_fs_l2 = pmsis_l2_malloc(sizeof(pi_fs_l2_t));
1c001a00:	4521                	li	a0,8
1c001a02:	72d010ef          	jal	ra,1c00392e <pi_l2_malloc>
1c001a06:	08a42c23          	sw	a0,152(s0)
    if(fs->pi_fs_l2 == NULL) goto error;
1c001a0a:	d969                	beqz	a0,1c0019dc <__pi_read_fs_mount+0x1c>
    fs->mount_step = 1;
1c001a0c:	4785                	li	a5,1
1c001a0e:	08f42823          	sw	a5,144(s0)
  task->id = PI_TASK_NONE_ID;
1c001a12:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c001a14:	d43e                	sw	a5,40(sp)
1c001a16:	00010a23          	sb	zero,20(sp)
    fs->pending_event = pi_task_block(&task);
1c001a1a:	00010793          	mv	a5,sp
1c001a1e:	08f42623          	sw	a5,140(s0)
    fs->partition_name = conf->partition_name;
1c001a22:	00892783          	lw	a5,8(s2)
  task->arg[0] = (uint32_t)0;
1c001a26:	c202                	sw	zero,4(sp)
    fs->pi_fs_info = NULL;
1c001a28:	08042e23          	sw	zero,156(s0)
    fs->partition_name = conf->partition_name;
1c001a2c:	c05c                	sw	a5,4(s0)
    device->data = (void *) fs;
1c001a2e:	c480                	sw	s0,8(s1)
    __pi_fs_mount_step((void *) fs);
1c001a30:	8522                	mv	a0,s0
1c001a32:	3585                	jal	1c001892 <__pi_fs_mount_step>
  while(!task->done)
1c001a34:	01410783          	lb	a5,20(sp)
1c001a38:	c791                	beqz	a5,1c001a44 <__pi_read_fs_mount+0x84>
    if(fs->error)
1c001a3a:	12442783          	lw	a5,292(s0)
1c001a3e:	ffd9                	bnez	a5,1c0019dc <__pi_read_fs_mount+0x1c>
    return 0;
1c001a40:	4501                	li	a0,0
1c001a42:	b745                	j	1c0019e2 <__pi_read_fs_mount+0x22>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001a44:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c001a48:	4585                	li	a1,1
1c001a4a:	01c00513          	li	a0,28
1c001a4e:	493010ef          	jal	ra,1c0036e0 <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c001a52:	30091073          	csrw	mstatus,s2
1c001a56:	bff9                	j	1c001a34 <__pi_read_fs_mount+0x74>

1c001a58 <__internal_semihost>:
{
  register long a0 __asm("a0") = n;
  register long a1 __asm("a1") = _a1;

  // riscv magic values for semihosting
  __asm volatile (
1c001a58:	01f01013          	slli	zero,zero,0x1f
1c001a5c:	00100073          	ebreak
1c001a60:	40705013          	srai	zero,zero,0x7
  else
    return a0;
#else
  return a0;
#endif
}
1c001a64:	8082                	ret

1c001a66 <__pi_host_fs_mount>:
  int fd;
} pi_host_fs_file_t;

static int32_t __pi_host_fs_mount(struct pi_device *device)
{
  bsp_fs_data.cluster_reqs_first = NULL;
1c001a66:	1c0077b7          	lui	a5,0x1c007
1c001a6a:	5607a023          	sw	zero,1376(a5) # 1c007560 <bsp_fs_data>
  return 0;
}
1c001a6e:	4501                	li	a0,0
1c001a70:	8082                	ret

1c001a72 <__pi_host_fs_unmount>:

static void __pi_host_fs_unmount(struct pi_device *device)
{
}
1c001a72:	8082                	ret

1c001a74 <__pi_host_fs_seek>:
    return __internal_semihost(SEMIHOSTING_SYS_WRITE, (long) args);
}

static inline int semihost_seek(int fd, uint32_t pos)
{
    volatile uint32_t args[2] = {(uint32_t)fd,pos};
1c001a74:	4958                	lw	a4,20(a0)
  pi_task_push(task);
  return result;
}

static int32_t __pi_host_fs_seek(pi_fs_file_t *arg, unsigned int offset)
{
1c001a76:	1101                	addi	sp,sp,-32
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
1c001a78:	4529                	li	a0,10
    volatile uint32_t args[2] = {(uint32_t)fd,pos};
1c001a7a:	c43a                	sw	a4,8(sp)
1c001a7c:	c62e                	sw	a1,12(sp)
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
1c001a7e:	002c                	addi	a1,sp,8
1c001a80:	ce06                	sw	ra,28(sp)
1c001a82:	3fd9                	jal	1c001a58 <__internal_semihost>
  pi_host_fs_file_t *file = (pi_host_fs_file_t *)arg;
  return semihost_seek(file->fd, offset);
}
1c001a84:	40f2                	lw	ra,28(sp)
1c001a86:	6105                	addi	sp,sp,32
1c001a88:	8082                	ret

1c001a8a <rt_event_enqueue>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c001a8a:	300476f3          	csrrci	a3,mstatus,8
  if (sched->first) {
1c001a8e:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c001a92:	00052023          	sw	zero,0(a0)
1c001a96:	01c00713          	li	a4,28
  if (sched->first) {
1c001a9a:	c619                	beqz	a2,1c001aa8 <rt_event_enqueue+0x1e>
    sched->last->next = event;
1c001a9c:	435c                	lw	a5,4(a4)
1c001a9e:	c388                	sw	a0,0(a5)
  sched->last = event;
1c001aa0:	c348                	sw	a0,4(a4)
  __builtin_pulp_spr_write(reg, val);
1c001aa2:	30069073          	csrw	mstatus,a3
}
1c001aa6:	8082                	ret
    sched->first = event;
1c001aa8:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c001aac:	bfd5                	j	1c001aa0 <rt_event_enqueue+0x16>

1c001aae <__pi_host_fs_copy_2d_async>:
  else
    return __pi_host_fs_write_async(arg, buffer, size, task);
}

static int32_t __pi_host_fs_copy_2d_async(pi_fs_file_t *file, uint32_t index, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int32_t ext2loc, pi_task_t *task)
{
1c001aae:	7179                	addi	sp,sp,-48
1c001ab0:	d422                	sw	s0,40(sp)
1c001ab2:	d226                	sw	s1,36(sp)
1c001ab4:	d04a                	sw	s2,32(sp)
1c001ab6:	ce4e                	sw	s3,28(sp)
1c001ab8:	cc52                	sw	s4,24(sp)
1c001aba:	ca56                	sw	s5,20(sp)
1c001abc:	c85a                	sw	s6,16(sp)
1c001abe:	c65e                	sw	s7,12(sp)
1c001ac0:	c462                	sw	s8,8(sp)
1c001ac2:	d606                	sw	ra,44(sp)
1c001ac4:	89aa                	mv	s3,a0
1c001ac6:	8a2e                	mv	s4,a1
1c001ac8:	84b2                	mv	s1,a2
1c001aca:	8b36                	mv	s6,a3
1c001acc:	8bba                	mv	s7,a4
1c001ace:	843e                	mv	s0,a5
1c001ad0:	8c42                	mv	s8,a6
1c001ad2:	8ac6                	mv	s5,a7
  unsigned int chunk;
  for (chunk=0; chunk<size; chunk+=length)
1c001ad4:	4901                	li	s2,0
1c001ad6:	03696163          	bltu	s2,s6,1c001af8 <__pi_host_fs_copy_2d_async+0x4a>
  rt_event_enqueue(task);
1c001ada:	8556                	mv	a0,s5
1c001adc:	377d                	jal	1c001a8a <rt_event_enqueue>

    buffer = ((char *)buffer) + length;
    index += stride;
  }
  pi_task_push(task);
  return 0;
1c001ade:	4501                	li	a0,0

error:
  pi_task_push(task);
  return -1;
}
1c001ae0:	50b2                	lw	ra,44(sp)
1c001ae2:	5422                	lw	s0,40(sp)
1c001ae4:	5492                	lw	s1,36(sp)
1c001ae6:	5902                	lw	s2,32(sp)
1c001ae8:	49f2                	lw	s3,28(sp)
1c001aea:	4a62                	lw	s4,24(sp)
1c001aec:	4ad2                	lw	s5,20(sp)
1c001aee:	4b42                	lw	s6,16(sp)
1c001af0:	4bb2                	lw	s7,12(sp)
1c001af2:	4c22                	lw	s8,8(sp)
1c001af4:	6145                	addi	sp,sp,48
1c001af6:	8082                	ret
    if (__pi_host_fs_seek(file, index))
1c001af8:	85d2                	mv	a1,s4
1c001afa:	854e                	mv	a0,s3
1c001afc:	05645433          	p.minu	s0,s0,s6
1c001b00:	3f95                	jal	1c001a74 <__pi_host_fs_seek>
1c001b02:	ed19                	bnez	a0,1c001b20 <__pi_host_fs_copy_2d_async+0x72>
      if (pi_fs_read(file, buffer, length) != (int)length)
1c001b04:	8622                	mv	a2,s0
1c001b06:	85a6                	mv	a1,s1
1c001b08:	854e                	mv	a0,s3
    if (ext2loc)
1c001b0a:	000c0963          	beqz	s8,1c001b1c <__pi_host_fs_copy_2d_async+0x6e>
      if (pi_fs_read(file, buffer, length) != (int)length)
1c001b0e:	3c59                	jal	1c0015a4 <pi_fs_read>
1c001b10:	00851863          	bne	a0,s0,1c001b20 <__pi_host_fs_copy_2d_async+0x72>
    buffer = ((char *)buffer) + length;
1c001b14:	94a2                	add	s1,s1,s0
    index += stride;
1c001b16:	9a5e                	add	s4,s4,s7
  for (chunk=0; chunk<size; chunk+=length)
1c001b18:	9922                	add	s2,s2,s0
1c001b1a:	bf75                	j	1c001ad6 <__pi_host_fs_copy_2d_async+0x28>
      if (pi_fs_write(file, buffer, length) != (int)length)
1c001b1c:	3c5d                	jal	1c0015d2 <pi_fs_write>
1c001b1e:	bfcd                	j	1c001b10 <__pi_host_fs_copy_2d_async+0x62>
1c001b20:	8556                	mv	a0,s5
1c001b22:	37a5                	jal	1c001a8a <rt_event_enqueue>
  return -1;
1c001b24:	557d                	li	a0,-1
1c001b26:	bf6d                	j	1c001ae0 <__pi_host_fs_copy_2d_async+0x32>

1c001b28 <__pi_host_fs_write_async>:
    volatile uint32_t args[3] = {(uint32_t)fd,(uint32_t)buffer,(uint32_t)len};
1c001b28:	4958                	lw	a4,20(a0)
{
1c001b2a:	7139                	addi	sp,sp,-64
1c001b2c:	de06                	sw	ra,60(sp)
1c001b2e:	dc22                	sw	s0,56(sp)
1c001b30:	da26                	sw	s1,52(sp)
1c001b32:	083c                	addi	a5,sp,24
1c001b34:	c398                	sw	a4,0(a5)
1c001b36:	087c                	addi	a5,sp,28
1c001b38:	c38c                	sw	a1,0(a5)
1c001b3a:	101c                	addi	a5,sp,32
1c001b3c:	c390                	sw	a2,0(a5)
    return __internal_semihost(SEMIHOSTING_SYS_WRITE, (long) args);
1c001b3e:	082c                	addi	a1,sp,24
1c001b40:	4515                	li	a0,5
    volatile uint32_t args[3] = {(uint32_t)fd,(uint32_t)buffer,(uint32_t)len};
1c001b42:	8432                	mv	s0,a2
    return __internal_semihost(SEMIHOSTING_SYS_WRITE, (long) args);
1c001b44:	c636                	sw	a3,12(sp)
1c001b46:	3f09                	jal	1c001a58 <__internal_semihost>
1c001b48:	46b2                	lw	a3,12(sp)
1c001b4a:	84aa                	mv	s1,a0
1c001b4c:	8536                	mv	a0,a3
1c001b4e:	3f35                	jal	1c001a8a <rt_event_enqueue>
}
1c001b50:	40940533          	sub	a0,s0,s1
1c001b54:	50f2                	lw	ra,60(sp)
1c001b56:	5462                	lw	s0,56(sp)
1c001b58:	54d2                	lw	s1,52(sp)
1c001b5a:	6121                	addi	sp,sp,64
1c001b5c:	8082                	ret

1c001b5e <__pi_host_fs_read_async>:
    volatile uint32_t args[3] = {(uint32_t)fd,(uint32_t)buffer,(uint32_t)len};
1c001b5e:	4958                	lw	a4,20(a0)
{
1c001b60:	7139                	addi	sp,sp,-64
1c001b62:	de06                	sw	ra,60(sp)
1c001b64:	dc22                	sw	s0,56(sp)
1c001b66:	083c                	addi	a5,sp,24
1c001b68:	c398                	sw	a4,0(a5)
1c001b6a:	087c                	addi	a5,sp,28
1c001b6c:	c38c                	sw	a1,0(a5)
1c001b6e:	101c                	addi	a5,sp,32
1c001b70:	c390                	sw	a2,0(a5)
    return __internal_semihost(SEMIHOSTING_SYS_READ, (long) args);
1c001b72:	082c                	addi	a1,sp,24
1c001b74:	4519                	li	a0,6
    volatile uint32_t args[3] = {(uint32_t)fd,(uint32_t)buffer,(uint32_t)len};
1c001b76:	8432                	mv	s0,a2
    return __internal_semihost(SEMIHOSTING_SYS_READ, (long) args);
1c001b78:	c636                	sw	a3,12(sp)
1c001b7a:	3df9                	jal	1c001a58 <__internal_semihost>
  task->implem.data[0] = result;
1c001b7c:	46b2                	lw	a3,12(sp)
  int result = size - semihost_read(file->fd, buffer, size);
1c001b7e:	8c09                	sub	s0,s0,a0
  task->implem.data[0] = result;
1c001b80:	de80                	sw	s0,56(a3)
1c001b82:	8536                	mv	a0,a3
1c001b84:	3719                	jal	1c001a8a <rt_event_enqueue>
}
1c001b86:	8522                	mv	a0,s0
1c001b88:	50f2                	lw	ra,60(sp)
1c001b8a:	5462                	lw	s0,56(sp)
1c001b8c:	6121                	addi	sp,sp,64
1c001b8e:	8082                	ret

1c001b90 <__pi_host_fs_copy_async>:
{
1c001b90:	1101                	addi	sp,sp,-32
1c001b92:	cc22                	sw	s0,24(sp)
1c001b94:	ca26                	sw	s1,20(sp)
  if (__pi_host_fs_seek(arg, index))
1c001b96:	c636                	sw	a3,12(sp)
{
1c001b98:	84b2                	mv	s1,a2
  if (__pi_host_fs_seek(arg, index))
1c001b9a:	c43a                	sw	a4,8(sp)
{
1c001b9c:	ce06                	sw	ra,28(sp)
1c001b9e:	842a                	mv	s0,a0
  if (__pi_host_fs_seek(arg, index))
1c001ba0:	c23e                	sw	a5,4(sp)
1c001ba2:	3dc9                	jal	1c001a74 <__pi_host_fs_seek>
1c001ba4:	4632                	lw	a2,12(sp)
1c001ba6:	4692                	lw	a3,4(sp)
1c001ba8:	4722                	lw	a4,8(sp)
1c001baa:	ed11                	bnez	a0,1c001bc6 <__pi_host_fs_copy_async+0x36>
    return __pi_host_fs_read_async(arg, buffer, size, task);
1c001bac:	85a6                	mv	a1,s1
1c001bae:	8522                	mv	a0,s0
  if (ext2loc)
1c001bb0:	c711                	beqz	a4,1c001bbc <__pi_host_fs_copy_async+0x2c>
}
1c001bb2:	4462                	lw	s0,24(sp)
1c001bb4:	40f2                	lw	ra,28(sp)
1c001bb6:	44d2                	lw	s1,20(sp)
1c001bb8:	6105                	addi	sp,sp,32
    return __pi_host_fs_read_async(arg, buffer, size, task);
1c001bba:	b755                	j	1c001b5e <__pi_host_fs_read_async>
}
1c001bbc:	4462                	lw	s0,24(sp)
1c001bbe:	40f2                	lw	ra,28(sp)
1c001bc0:	44d2                	lw	s1,20(sp)
1c001bc2:	6105                	addi	sp,sp,32
    return __pi_host_fs_write_async(arg, buffer, size, task);
1c001bc4:	b795                	j	1c001b28 <__pi_host_fs_write_async>
}
1c001bc6:	40f2                	lw	ra,28(sp)
1c001bc8:	4462                	lw	s0,24(sp)
1c001bca:	44d2                	lw	s1,20(sp)
1c001bcc:	557d                	li	a0,-1
1c001bce:	6105                	addi	sp,sp,32
1c001bd0:	8082                	ret

1c001bd2 <__pi_host_fs_direct_read_async>:
1c001bd2:	b771                	j	1c001b5e <__pi_host_fs_read_async>

1c001bd4 <__pi_host_fs_close>:
    return __internal_semihost(SEMIHOSTING_SYS_CLOSE, (long) fd);
1c001bd4:	494c                	lw	a1,20(a0)
{
1c001bd6:	1141                	addi	sp,sp,-16
1c001bd8:	c422                	sw	s0,8(sp)
1c001bda:	842a                	mv	s0,a0
1c001bdc:	4509                	li	a0,2
1c001bde:	c606                	sw	ra,12(sp)
1c001be0:	3da5                	jal	1c001a58 <__internal_semihost>
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c001be2:	8522                	mv	a0,s0
}
1c001be4:	4422                	lw	s0,8(sp)
1c001be6:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c001be8:	45e1                	li	a1,24
}
1c001bea:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c001bec:	54f0106f          	j	1c00393a <pi_l2_free>

1c001bf0 <__pi_host_fs_open>:
{
1c001bf0:	715d                	addi	sp,sp,-80
1c001bf2:	de4e                	sw	s3,60(sp)
1c001bf4:	89aa                	mv	s3,a0
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c001bf6:	4561                	li	a0,24
{
1c001bf8:	c0ca                	sw	s2,64(sp)
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c001bfa:	c632                	sw	a2,12(sp)
{
1c001bfc:	c686                	sw	ra,76(sp)
1c001bfe:	c4a2                	sw	s0,72(sp)
1c001c00:	c2a6                	sw	s1,68(sp)
1c001c02:	892e                	mv	s2,a1
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c001c04:	52b010ef          	jal	ra,1c00392e <pi_l2_malloc>
  if (file == NULL) goto error;
1c001c08:	4632                	lw	a2,12(sp)
1c001c0a:	e911                	bnez	a0,1c001c1e <__pi_host_fs_open+0x2e>
  return NULL;
1c001c0c:	4401                	li	s0,0
}
1c001c0e:	8522                	mv	a0,s0
1c001c10:	40b6                	lw	ra,76(sp)
1c001c12:	4426                	lw	s0,72(sp)
1c001c14:	4496                	lw	s1,68(sp)
1c001c16:	4906                	lw	s2,64(sp)
1c001c18:	59f2                	lw	s3,60(sp)
1c001c1a:	6161                	addi	sp,sp,80
1c001c1c:	8082                	ret
  file->header.fs = device;
1c001c1e:	01352023          	sw	s3,0(a0)
1c001c22:	842a                	mv	s0,a0
  file->fd = semihost_open(file_name, flags == PI_FS_FLAGS_WRITE ? 6 : flags == PI_FS_FLAGS_APPEND ? 8 : 0);
1c001c24:	4499                	li	s1,6
1c001c26:	00162663          	p.beqimm	a2,1,1c001c32 <__pi_host_fs_open+0x42>
1c001c2a:	44a1                	li	s1,8
1c001c2c:	00262363          	p.beqimm	a2,2,1c001c32 <__pi_host_fs_open+0x42>
1c001c30:	4481                	li	s1,0
    uint32_t len = strlen(name);
1c001c32:	854a                	mv	a0,s2
1c001c34:	34b030ef          	jal	ra,1c00577e <strlen>
    volatile uint32_t args[3] = {(uint32_t)name,mode,len};
1c001c38:	083c                	addi	a5,sp,24
1c001c3a:	0127a023          	sw	s2,0(a5)
1c001c3e:	087c                	addi	a5,sp,28
1c001c40:	c384                	sw	s1,0(a5)
1c001c42:	101c                	addi	a5,sp,32
1c001c44:	c388                	sw	a0,0(a5)
    return __internal_semihost(SEMIHOSTING_SYS_OPEN, (long) args);
1c001c46:	082c                	addi	a1,sp,24
1c001c48:	4505                	li	a0,1
1c001c4a:	3539                	jal	1c001a58 <__internal_semihost>
1c001c4c:	c848                	sw	a0,20(s0)
  if (file->fd == -1)
1c001c4e:	fbf52fe3          	p.beqimm	a0,-1,1c001c0c <__pi_host_fs_open+0x1c>
  file->header.api = (pi_fs_api_t *)device->api;
1c001c52:	0009a783          	lw	a5,0(s3)
  file->header.data = file;
1c001c56:	c400                	sw	s0,8(s0)
  file->header.fs = device;
1c001c58:	01342023          	sw	s3,0(s0)
  file->header.api = (pi_fs_api_t *)device->api;
1c001c5c:	c05c                	sw	a5,4(s0)
  file->header.fs_data = &bsp_fs_data;
1c001c5e:	1c0077b7          	lui	a5,0x1c007
1c001c62:	56078793          	addi	a5,a5,1376 # 1c007560 <bsp_fs_data>
1c001c66:	c81c                	sw	a5,16(s0)
  return (pi_fs_file_t *)file;
1c001c68:	b75d                	j	1c001c0e <__pi_host_fs_open+0x1e>

1c001c6a <pi_camera_open>:
1c001c6a:	415c                	lw	a5,4(a0)
1c001c6c:	43dc                	lw	a5,4(a5)
1c001c6e:	0007a303          	lw	t1,0(a5)
1c001c72:	c11c                	sw	a5,0(a0)
1c001c74:	8302                	jr	t1

1c001c76 <__camera_conf_init>:



void __camera_conf_init(struct pi_camera_conf *conf)
{
}
1c001c76:	8082                	ret

1c001c78 <__himax_reg_write>:
static void __himax_reg_write(himax_t *himax, uint16_t addr, uint8_t value)
{
  if (is_i2c_active())
  {
    himax->i2c_req.value = value;
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c001c78:	00859793          	slli	a5,a1,0x8
1c001c7c:	81a1                	srli	a1,a1,0x8
1c001c7e:	8ddd                	or	a1,a1,a5
    himax->i2c_req.value = value;
1c001c80:	02c50f23          	sb	a2,62(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c001c84:	02b51e23          	sh	a1,60(a0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 3, PI_I2C_XFER_STOP);
1c001c88:	4681                	li	a3,0
1c001c8a:	03c50593          	addi	a1,a0,60
1c001c8e:	460d                	li	a2,3
1c001c90:	03050513          	addi	a0,a0,48
1c001c94:	62f0206f          	j	1c004ac2 <pi_i2c_write>

1c001c98 <__himax_init_regs>:
}



static void __himax_init_regs(himax_t *himax)
{
1c001c98:	1101                	addi	sp,sp,-32
1c001c9a:	cc22                	sw	s0,24(sp)
1c001c9c:	1c007437          	lui	s0,0x1c007
1c001ca0:	ca26                	sw	s1,20(sp)
1c001ca2:	c84a                	sw	s2,16(sp)
1c001ca4:	c64e                	sw	s3,12(sp)
1c001ca6:	ce06                	sw	ra,28(sp)
1c001ca8:	89aa                	mv	s3,a0
1c001caa:	ef040413          	addi	s0,s0,-272 # 1c006ef0 <__himax_reg_init>
  int32_t i;
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c001cae:	4481                	li	s1,0
1c001cb0:	04700913          	li	s2,71
  {
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c001cb4:	00244603          	lbu	a2,2(s0)
1c001cb8:	0044558b          	p.lhu	a1,4(s0!)
1c001cbc:	854e                	mv	a0,s3
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c001cbe:	0485                	addi	s1,s1,1
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c001cc0:	3f65                	jal	1c001c78 <__himax_reg_write>
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c001cc2:	ff2499e3          	bne	s1,s2,1c001cb4 <__himax_init_regs+0x1c>
  }
}
1c001cc6:	40f2                	lw	ra,28(sp)
1c001cc8:	4462                	lw	s0,24(sp)
1c001cca:	44d2                	lw	s1,20(sp)
1c001ccc:	4942                	lw	s2,16(sp)
1c001cce:	49b2                	lw	s3,12(sp)
1c001cd0:	6105                	addi	sp,sp,32
1c001cd2:	8082                	ret

1c001cd4 <__himax_set_qqvga>:
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
    pi_time_wait_us(50);
  }
}

static void __himax_set_qqvga(himax_t *himax){
1c001cd4:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c001cd6:	460d                	li	a2,3
1c001cd8:	39000593          	li	a1,912
static void __himax_set_qqvga(himax_t *himax){
1c001cdc:	c606                	sw	ra,12(sp)
1c001cde:	c422                	sw	s0,8(sp)
1c001ce0:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c001ce2:	3f59                	jal	1c001c78 <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_X, 0x03);
1c001ce4:	8522                	mv	a0,s0
1c001ce6:	460d                	li	a2,3
1c001ce8:	38300593          	li	a1,899
1c001cec:	3771                	jal	1c001c78 <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c001cee:	8522                	mv	a0,s0
}
1c001cf0:	4422                	lw	s0,8(sp)
1c001cf2:	40b2                	lw	ra,12(sp)
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c001cf4:	460d                	li	a2,3
1c001cf6:	38700593          	li	a1,903
}
1c001cfa:	0141                	addi	sp,sp,16
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c001cfc:	bfb5                	j	1c001c78 <__himax_reg_write>

1c001cfe <__himax_reg_set>:
}



int32_t __himax_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c001cfe:	1141                	addi	sp,sp,-16
1c001d00:	c606                	sw	ra,12(sp)
  himax_t *himax = (himax_t *)device->data;
  __himax_reg_write(himax, addr, *value);
1c001d02:	4508                	lw	a0,8(a0)
1c001d04:	00064603          	lbu	a2,0(a2)
1c001d08:	1005d5b3          	p.exthz	a1,a1
1c001d0c:	37b5                	jal	1c001c78 <__himax_reg_write>
  return 0;
}
1c001d0e:	40b2                	lw	ra,12(sp)
1c001d10:	4501                	li	a0,0
1c001d12:	0141                	addi	sp,sp,16
1c001d14:	8082                	ret

1c001d16 <__himax_reg_read>:
{
1c001d16:	1141                	addi	sp,sp,-16
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c001d18:	00859793          	slli	a5,a1,0x8
1c001d1c:	81a1                	srli	a1,a1,0x8
{
1c001d1e:	c606                	sw	ra,12(sp)
1c001d20:	c422                	sw	s0,8(sp)
1c001d22:	c226                	sw	s1,4(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c001d24:	8ddd                	or	a1,a1,a5
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c001d26:	03050493          	addi	s1,a0,48
{
1c001d2a:	842a                	mv	s0,a0
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c001d2c:	02b51e23          	sh	a1,60(a0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c001d30:	4685                	li	a3,1
1c001d32:	03c50593          	addi	a1,a0,60
1c001d36:	4609                	li	a2,2
1c001d38:	8526                	mv	a0,s1
1c001d3a:	589020ef          	jal	ra,1c004ac2 <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c001d3e:	04040593          	addi	a1,s0,64
1c001d42:	8526                	mv	a0,s1
1c001d44:	4681                	li	a3,0
1c001d46:	4605                	li	a2,1
1c001d48:	657020ef          	jal	ra,1c004b9e <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c001d4c:	04044503          	lbu	a0,64(s0)
}
1c001d50:	40b2                	lw	ra,12(sp)
1c001d52:	4422                	lw	s0,8(sp)
1c001d54:	4492                	lw	s1,4(sp)
1c001d56:	0141                	addi	sp,sp,16
1c001d58:	8082                	ret

1c001d5a <__himax_reset>:
{
1c001d5a:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c001d5c:	4605                	li	a2,1
1c001d5e:	10300593          	li	a1,259
{
1c001d62:	c422                	sw	s0,8(sp)
1c001d64:	c606                	sw	ra,12(sp)
1c001d66:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c001d68:	3f01                	jal	1c001c78 <__himax_reg_write>
  while (__himax_reg_read(himax, HIMAX_MODE_SELECT) != HIMAX_STANDBY)
1c001d6a:	10000593          	li	a1,256
1c001d6e:	8522                	mv	a0,s0
1c001d70:	375d                	jal	1c001d16 <__himax_reg_read>
1c001d72:	e509                	bnez	a0,1c001d7c <__himax_reset+0x22>
}
1c001d74:	40b2                	lw	ra,12(sp)
1c001d76:	4422                	lw	s0,8(sp)
1c001d78:	0141                	addi	sp,sp,16
1c001d7a:	8082                	ret
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c001d7c:	8522                	mv	a0,s0
1c001d7e:	4605                	li	a2,1
1c001d80:	10300593          	li	a1,259
1c001d84:	3dd5                	jal	1c001c78 <__himax_reg_write>
    pi_time_wait_us(50);
1c001d86:	03200513          	li	a0,50
1c001d8a:	4b1010ef          	jal	ra,1c003a3a <pi_time_wait_us>
1c001d8e:	bff1                	j	1c001d6a <__himax_reset+0x10>

1c001d90 <__himax_reg_get>:


int32_t __himax_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  himax_t *himax = (himax_t *)device->data;
  *value = __himax_reg_read(himax, addr);
1c001d90:	4508                	lw	a0,8(a0)
{
1c001d92:	1101                	addi	sp,sp,-32
  *value = __himax_reg_read(himax, addr);
1c001d94:	1005d5b3          	p.exthz	a1,a1
{
1c001d98:	ce06                	sw	ra,28(sp)
  *value = __himax_reg_read(himax, addr);
1c001d9a:	c632                	sw	a2,12(sp)
1c001d9c:	3fad                	jal	1c001d16 <__himax_reg_read>
1c001d9e:	4632                	lw	a2,12(sp)
1c001da0:	00a60023          	sb	a0,0(a2)
  return 0;
}
1c001da4:	40f2                	lw	ra,28(sp)
1c001da6:	4501                	li	a0,0
1c001da8:	6105                	addi	sp,sp,32
1c001daa:	8082                	ret

1c001dac <__himax_capture_async>:
  pi_cpi_capture_async(&himax->cpi_device, buffer, bufferlen, task);
1c001dac:	4508                	lw	a0,8(a0)
1c001dae:	02450513          	addi	a0,a0,36
1c001db2:	39f0206f          	j	1c004950 <pi_cpi_capture_async>

1c001db6 <__himax_open>:
{
1c001db6:	7179                	addi	sp,sp,-48
1c001db8:	d226                	sw	s1,36(sp)
1c001dba:	d04a                	sw	s2,32(sp)
1c001dbc:	84aa                	mv	s1,a0
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c001dbe:	00452903          	lw	s2,4(a0)
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c001dc2:	04800513          	li	a0,72
{
1c001dc6:	d606                	sw	ra,44(sp)
1c001dc8:	d422                	sw	s0,40(sp)
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c001dca:	365010ef          	jal	ra,1c00392e <pi_l2_malloc>
  if (himax == NULL) return -1;
1c001dce:	16050363          	beqz	a0,1c001f34 <__himax_open+0x17e>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c001dd2:	02400613          	li	a2,36
1c001dd6:	85ca                	mv	a1,s2
1c001dd8:	842a                	mv	s0,a0
1c001dda:	1cb030ef          	jal	ra,1c0057a4 <memcpy>
  if (bsp_himax_open(conf))
1c001dde:	854a                	mv	a0,s2
  device->data = (void *)himax;
1c001de0:	c480                	sw	s0,8(s1)
  if (bsp_himax_open(conf))
1c001de2:	0de010ef          	jal	ra,1c002ec0 <bsp_himax_open>
1c001de6:	14051263          	bnez	a0,1c001f2a <__himax_open+0x174>
  pi_cpi_conf_init(&cpi_conf);
1c001dea:	0048                	addi	a0,sp,4
1c001dec:	2a9020ef          	jal	ra,1c004894 <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c001df0:	00892783          	lw	a5,8(s2)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c001df4:	02440493          	addi	s1,s0,36
1c001df8:	8526                	mv	a0,s1
1c001dfa:	004c                	addi	a1,sp,4
  cpi_conf.itf = conf->cpi_itf;
1c001dfc:	00f10423          	sb	a5,8(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c001e00:	282010ef          	jal	ra,1c003082 <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c001e04:	8526                	mv	a0,s1
1c001e06:	299020ef          	jal	ra,1c00489e <pi_cpi_open>
1c001e0a:	12051063          	bnez	a0,1c001f2a <__himax_open+0x174>
  pi_i2c_conf_init(&i2c_conf);
1c001e0e:	0068                	addi	a0,sp,12
1c001e10:	6c9020ef          	jal	ra,1c004cd8 <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c001e14:	04800793          	li	a5,72
1c001e18:	00f11923          	sh	a5,18(sp)
  i2c_conf.itf = conf->i2c_itf;
1c001e1c:	00c92783          	lw	a5,12(s2)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c001e20:	03040913          	addi	s2,s0,48
1c001e24:	854a                	mv	a0,s2
1c001e26:	006c                	addi	a1,sp,12
  i2c_conf.itf = conf->i2c_itf;
1c001e28:	00f10823          	sb	a5,16(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c001e2c:	256010ef          	jal	ra,1c003082 <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c001e30:	854a                	mv	a0,s2
1c001e32:	58f020ef          	jal	ra,1c004bc0 <pi_i2c_open>
1c001e36:	0e051763          	bnez	a0,1c001f24 <__himax_open+0x16e>
1c001e3a:	5450                	lw	a2,44(s0)
static inline void udma_cpi_cam_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_CFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET); }
static inline void udma_cpi_cam_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c001e3c:	4618                	lw	a4,8(a2)
}

static inline void pi_cpi_set_format(struct pi_device *device, pi_cpi_format_e format)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c001e3e:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c001e42:	4695                	li	a3,5
1c001e44:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c001e48:	02f72023          	sw	a5,32(a4)
  if(himax->conf.format>PI_CAMERA_QQVGA){
1c001e4c:	4858                	lw	a4,20(s0)
1c001e4e:	4789                	li	a5,2
1c001e50:	0ae7fc63          	bleu	a4,a5,1c001f08 <__himax_open+0x152>
      rowlen = himax->conf.format;
1c001e54:	100757b3          	p.exthz	a5,a4

static inline void pi_cpi_set_rowlen(struct pi_device *device, uint16_t rowlen)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  /* the rowlen should be the weidth of each frame devided by the channel size in byte */
  udma_cpi_cam_cfg_size_set(cpi->base, UDMA_CPI_CAM_CFG_SIZE_ROWLEN(
1c001e58:	01c64703          	lbu	a4,28(a2)
1c001e5c:	4614                	lw	a3,8(a2)
1c001e5e:	e311                	bnez	a4,1c001e62 <__himax_open+0xac>
1c001e60:	4705                	li	a4,1
1c001e62:	02e7c7b3          	div	a5,a5,a4
1c001e66:	17fd                	addi	a5,a5,-1
1c001e68:	07c2                	slli	a5,a5,0x10

static inline uint32_t udma_cpi_cam_cfg_ur_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_UR_OFFSET); }
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET); }
static inline void udma_cpi_cam_cfg_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET, value); }
1c001e6a:	02f6a623          	sw	a5,44(a3)
  if (himax->conf.roi.slice_en != 0)
1c001e6e:	02044783          	lbu	a5,32(s0)
1c001e72:	cfa9                	beqz	a5,1c001ecc <__himax_open+0x116>
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c001e74:	01845703          	lhu	a4,24(s0)
            himax->conf.roi.y,
1c001e78:	01a45803          	lhu	a6,26(s0)
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c001e7c:	01c45683          	lhu	a3,28(s0)
            himax->conf.roi.h);
1c001e80:	01e45783          	lhu	a5,30(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c001e84:	4608                	lw	a0,8(a2)

static inline void pi_cpi_set_slice(struct pi_device *device, uint32_t x, uint32_t y, uint32_t w, uint32_t h)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;

  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c001e86:	02052883          	lw	a7,32(a0)
  reg.frameslice_en = w != 0;
1c001e8a:	00d035b3          	snez	a1,a3
1c001e8e:	c075a8b3          	p.insert	a7,a1,0,7
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c001e92:	03152023          	sw	a7,32(a0)
  udma_cpi_cam_cfg_glob_set(cpi->base, reg.raw);

  if (w)
1c001e96:	ca9d                	beqz	a3,1c001ecc <__himax_open+0x116>
  {
    udma_cpi_cam_cfg_ll_set(cpi->base,
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX(x/(cpi->datasize ? cpi->datasize : 1)) |
1c001e98:	01c64603          	lbu	a2,28(a2)
1c001e9c:	85b2                	mv	a1,a2
1c001e9e:	e211                	bnez	a2,1c001ea2 <__himax_open+0xec>
1c001ea0:	4605                	li	a2,1
1c001ea2:	02c75633          	divu	a2,a4,a2
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY(y)
1c001ea6:	01081893          	slli	a7,a6,0x10
    udma_cpi_cam_cfg_ll_set(cpi->base,
1c001eaa:	01166633          	or	a2,a2,a7
static inline void udma_cpi_cam_cfg_ll_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_LL_OFFSET, value); }
1c001eae:	02c52223          	sw	a2,36(a0)
    );

    udma_cpi_cam_cfg_ur_set(cpi->base,
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c001eb2:	96ba                	add	a3,a3,a4
1c001eb4:	872e                	mv	a4,a1
1c001eb6:	e191                	bnez	a1,1c001eba <__himax_open+0x104>
1c001eb8:	4705                	li	a4,1
1c001eba:	02e6d733          	divu	a4,a3,a4
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY(y + h - 1)
1c001ebe:	97c2                	add	a5,a5,a6
1c001ec0:	17fd                	addi	a5,a5,-1
1c001ec2:	07c2                	slli	a5,a5,0x10
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c001ec4:	177d                	addi	a4,a4,-1
    udma_cpi_cam_cfg_ur_set(cpi->base,
1c001ec6:	8fd9                	or	a5,a5,a4
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }
1c001ec8:	02f52423          	sw	a5,40(a0)
  __himax_reset(himax);
1c001ecc:	8522                	mv	a0,s0
  himax->is_awake = 0;
1c001ece:	04042223          	sw	zero,68(s0)
  __himax_reset(himax);
1c001ed2:	3561                	jal	1c001d5a <__himax_reset>
  id_h = __himax_reg_read(himax, HIMAX_MODEL_ID_H);
1c001ed4:	4581                	li	a1,0
1c001ed6:	8522                	mv	a0,s0
1c001ed8:	3d3d                	jal	1c001d16 <__himax_reg_read>
1c001eda:	892a                	mv	s2,a0
  id_l = __himax_reg_read(himax, HIMAX_MODEL_ID_L);
1c001edc:	4585                	li	a1,1
1c001ede:	8522                	mv	a0,s0
1c001ee0:	3d1d                	jal	1c001d16 <__himax_reg_read>
1c001ee2:	862a                	mv	a2,a0
  if (id_h != 0x01 || id_l != 0xB0)
1c001ee4:	02193963          	p.bneimm	s2,1,1c001f16 <__himax_open+0x160>
1c001ee8:	0b000793          	li	a5,176
1c001eec:	02f51563          	bne	a0,a5,1c001f16 <__himax_open+0x160>
  __himax_init_regs(himax);
1c001ef0:	8522                	mv	a0,s0
1c001ef2:	335d                	jal	1c001c98 <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c001ef4:	485c                	lw	a5,20(s0)
1c001ef6:	0427a163          	p.beqimm	a5,2,1c001f38 <__himax_open+0x182>
  return 0;
1c001efa:	4501                	li	a0,0
}
1c001efc:	50b2                	lw	ra,44(sp)
1c001efe:	5422                	lw	s0,40(sp)
1c001f00:	5492                	lw	s1,36(sp)
1c001f02:	5902                	lw	s2,32(sp)
1c001f04:	6145                	addi	sp,sp,48
1c001f06:	8082                	ret
      rowlen = 160+2;
1c001f08:	0a200793          	li	a5,162
  }else if(himax->conf.format==PI_CAMERA_QQVGA){
1c001f0c:	f42726e3          	p.beqimm	a4,2,1c001e58 <__himax_open+0xa2>
      rowlen = 320+4;
1c001f10:	14400793          	li	a5,324
1c001f14:	b791                	j	1c001e58 <__himax_open+0xa2>
    printf("Himax id read error, should be 01b0, but get %x%x", id_h, id_l);
1c001f16:	1c007537          	lui	a0,0x1c007
1c001f1a:	85ca                	mv	a1,s2
1c001f1c:	ebc50513          	addi	a0,a0,-324 # 1c006ebc <__clz_tab+0x2a8>
1c001f20:	3cd030ef          	jal	ra,1c005aec <printf>
  pi_cpi_close(&himax->cpi_device);
1c001f24:	8526                	mv	a0,s1
1c001f26:	1e3020ef          	jal	ra,1c004908 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c001f2a:	04800593          	li	a1,72
1c001f2e:	8522                	mv	a0,s0
1c001f30:	20b010ef          	jal	ra,1c00393a <pi_l2_free>
  if (himax == NULL) return -1;
1c001f34:	557d                	li	a0,-1
1c001f36:	b7d9                	j	1c001efc <__himax_open+0x146>
    __himax_set_qqvga(himax);
1c001f38:	8522                	mv	a0,s0
1c001f3a:	3b69                	jal	1c001cd4 <__himax_set_qqvga>
1c001f3c:	bf7d                	j	1c001efa <__himax_open+0x144>

1c001f3e <__himax_standby>:
  if (himax->is_awake)
1c001f3e:	4178                	lw	a4,68(a0)
1c001f40:	cf19                	beqz	a4,1c001f5e <__himax_standby+0x20>
{
1c001f42:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c001f44:	4601                	li	a2,0
1c001f46:	10000593          	li	a1,256
{
1c001f4a:	c422                	sw	s0,8(sp)
1c001f4c:	c606                	sw	ra,12(sp)
1c001f4e:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c001f50:	3325                	jal	1c001c78 <__himax_reg_write>
}
1c001f52:	40b2                	lw	ra,12(sp)
    himax->is_awake = 0;
1c001f54:	04042223          	sw	zero,68(s0)
}
1c001f58:	4422                	lw	s0,8(sp)
1c001f5a:	0141                	addi	sp,sp,16
1c001f5c:	8082                	ret
1c001f5e:	8082                	ret

1c001f60 <__himax_close>:
{
1c001f60:	1141                	addi	sp,sp,-16
1c001f62:	c422                	sw	s0,8(sp)
  himax_t *himax = (himax_t *)device->data;
1c001f64:	4500                	lw	s0,8(a0)
{
1c001f66:	c606                	sw	ra,12(sp)
  __himax_standby(himax);
1c001f68:	8522                	mv	a0,s0
1c001f6a:	3fd1                	jal	1c001f3e <__himax_standby>
  pi_cpi_close(&himax->cpi_device);
1c001f6c:	02440513          	addi	a0,s0,36
1c001f70:	199020ef          	jal	ra,1c004908 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c001f74:	8522                	mv	a0,s0
}
1c001f76:	4422                	lw	s0,8(sp)
1c001f78:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c001f7a:	04800593          	li	a1,72
}
1c001f7e:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c001f80:	1bb0106f          	j	1c00393a <pi_l2_free>

1c001f84 <__himax_reopen>:
{
1c001f84:	7139                	addi	sp,sp,-64
1c001f86:	da26                	sw	s1,52(sp)
1c001f88:	d84a                	sw	s2,48(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c001f8a:	4144                	lw	s1,4(a0)
{
1c001f8c:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c001f8e:	04800513          	li	a0,72
{
1c001f92:	d64e                	sw	s3,44(sp)
1c001f94:	de06                	sw	ra,60(sp)
1c001f96:	dc22                	sw	s0,56(sp)
1c001f98:	89ae                	mv	s3,a1
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c001f9a:	195010ef          	jal	ra,1c00392e <pi_l2_malloc>
  if (himax == NULL) return -1;
1c001f9e:	c945                	beqz	a0,1c00204e <__himax_reopen+0xca>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c001fa0:	02400613          	li	a2,36
1c001fa4:	85a6                	mv	a1,s1
1c001fa6:	842a                	mv	s0,a0
1c001fa8:	7fc030ef          	jal	ra,1c0057a4 <memcpy>
  if (bsp_himax_open(conf))
1c001fac:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c001fae:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c001fb2:	70f000ef          	jal	ra,1c002ec0 <bsp_himax_open>
1c001fb6:	e559                	bnez	a0,1c002044 <__himax_reopen+0xc0>
  pi_cpi_conf_init(&cpi_conf);
1c001fb8:	0048                	addi	a0,sp,4
1c001fba:	0db020ef          	jal	ra,1c004894 <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c001fbe:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c001fc0:	02440913          	addi	s2,s0,36
1c001fc4:	854a                	mv	a0,s2
1c001fc6:	004c                	addi	a1,sp,4
  cpi_conf.itf = conf->cpi_itf;
1c001fc8:	00f10423          	sb	a5,8(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c001fcc:	0b6010ef          	jal	ra,1c003082 <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c001fd0:	854a                	mv	a0,s2
1c001fd2:	0cd020ef          	jal	ra,1c00489e <pi_cpi_open>
1c001fd6:	e53d                	bnez	a0,1c002044 <__himax_reopen+0xc0>
  pi_i2c_conf_init(&i2c_conf);
1c001fd8:	0068                	addi	a0,sp,12
1c001fda:	4ff020ef          	jal	ra,1c004cd8 <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c001fde:	04800793          	li	a5,72
1c001fe2:	00f11923          	sh	a5,18(sp)
  i2c_conf.itf = conf->i2c_itf;
1c001fe6:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c001fe8:	03040493          	addi	s1,s0,48
1c001fec:	8526                	mv	a0,s1
1c001fee:	006c                	addi	a1,sp,12
  i2c_conf.itf = conf->i2c_itf;
1c001ff0:	00f10823          	sb	a5,16(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c001ff4:	08e010ef          	jal	ra,1c003082 <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c001ff8:	8526                	mv	a0,s1
1c001ffa:	3c7020ef          	jal	ra,1c004bc0 <pi_i2c_open>
1c001ffe:	e121                	bnez	a0,1c00203e <__himax_reopen+0xba>
1c002000:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c002002:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c002004:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c002008:	4695                	li	a3,5
1c00200a:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c00200e:	02f72023          	sw	a5,32(a4)
  himax->is_awake = 0;
1c002012:	04042223          	sw	zero,68(s0)
  if(opts != PI_CAMERA_OPT_NO_REG_INIT){
1c002016:	0019a663          	p.beqimm	s3,1,1c002022 <__himax_reopen+0x9e>
    __himax_reset(himax);
1c00201a:	8522                	mv	a0,s0
1c00201c:	3b3d                	jal	1c001d5a <__himax_reset>
    __himax_init_regs(himax);
1c00201e:	8522                	mv	a0,s0
1c002020:	39a5                	jal	1c001c98 <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c002022:	485c                	lw	a5,20(s0)
  return 0;
1c002024:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c002026:	0027b463          	p.bneimm	a5,2,1c00202e <__himax_reopen+0xaa>
    __himax_set_qqvga(himax);
1c00202a:	8522                	mv	a0,s0
1c00202c:	3165                	jal	1c001cd4 <__himax_set_qqvga>
}
1c00202e:	50f2                	lw	ra,60(sp)
1c002030:	5462                	lw	s0,56(sp)
1c002032:	8526                	mv	a0,s1
1c002034:	5942                	lw	s2,48(sp)
1c002036:	54d2                	lw	s1,52(sp)
1c002038:	59b2                	lw	s3,44(sp)
1c00203a:	6121                	addi	sp,sp,64
1c00203c:	8082                	ret
  pi_cpi_close(&himax->cpi_device);
1c00203e:	854a                	mv	a0,s2
1c002040:	0c9020ef          	jal	ra,1c004908 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c002044:	04800593          	li	a1,72
1c002048:	8522                	mv	a0,s0
1c00204a:	0f1010ef          	jal	ra,1c00393a <pi_l2_free>
  if (himax == NULL) return -1;
1c00204e:	54fd                	li	s1,-1
1c002050:	bff9                	j	1c00202e <__himax_reopen+0xaa>

1c002052 <__himax_control>:
{
1c002052:	1141                	addi	sp,sp,-16
1c002054:	c606                	sw	ra,12(sp)
1c002056:	c422                	sw	s0,8(sp)
1c002058:	c226                	sw	s1,4(sp)
1c00205a:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00205c:	300474f3          	csrrci	s1,mstatus,8
  switch (cmd)
1c002060:	471d                	li	a4,7
1c002062:	fff58793          	addi	a5,a1,-1 # 2fff <__rt_stack_size+0x27ff>
  himax_t *himax = (himax_t *)device->data;
1c002066:	4500                	lw	s0,8(a0)
  switch (cmd)
1c002068:	00f76c63          	bltu	a4,a5,1c002080 <__himax_control+0x2e>
1c00206c:	1c007737          	lui	a4,0x1c007
1c002070:	078a                	slli	a5,a5,0x2
1c002072:	e9c70713          	addi	a4,a4,-356 # 1c006e9c <__clz_tab+0x288>
1c002076:	20f77783          	p.lw	a5,a5(a4)
1c00207a:	85b2                	mv	a1,a2
1c00207c:	8782                	jr	a5
      __himax_reopen(device, open_opt);
1c00207e:	3719                	jal	1c001f84 <__himax_reopen>
  __builtin_pulp_spr_write(reg, val);
1c002080:	30049073          	csrw	mstatus,s1
}
1c002084:	40b2                	lw	ra,12(sp)
1c002086:	4422                	lw	s0,8(sp)
1c002088:	4492                	lw	s1,4(sp)
1c00208a:	4902                	lw	s2,0(sp)
1c00208c:	4501                	li	a0,0
1c00208e:	0141                	addi	sp,sp,16
1c002090:	8082                	ret
1c002092:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c002094:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c002096:	02072783          	lw	a5,32(a4)
  reg.en = 1;
1c00209a:	4905                	li	s2,1
1c00209c:	c1f927b3          	p.insert	a5,s2,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c0020a0:	02f72023          	sw	a5,32(a4)
  if (!himax->is_awake)
1c0020a4:	407c                	lw	a5,68(s0)
1c0020a6:	ffe9                	bnez	a5,1c002080 <__himax_control+0x2e>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c0020a8:	4605                	li	a2,1
1c0020aa:	10000593          	li	a1,256
1c0020ae:	8522                	mv	a0,s0
1c0020b0:	36e1                	jal	1c001c78 <__himax_reg_write>
    himax->is_awake = 1;
1c0020b2:	05242223          	sw	s2,68(s0)
1c0020b6:	b7e9                	j	1c002080 <__himax_control+0x2e>
      __himax_standby(himax);
1c0020b8:	8522                	mv	a0,s0
1c0020ba:	3551                	jal	1c001f3e <__himax_standby>
1c0020bc:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c0020be:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c0020c0:	02072783          	lw	a5,32(a4)
  reg.en = 0;
1c0020c4:	c1f027b3          	p.insert	a5,zero,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c0020c8:	02f72023          	sw	a5,32(a4)
1c0020cc:	bf55                	j	1c002080 <__himax_control+0x2e>
  if (!himax->is_awake)
1c0020ce:	407c                	lw	a5,68(s0)
1c0020d0:	eb81                	bnez	a5,1c0020e0 <__himax_control+0x8e>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c0020d2:	4605                	li	a2,1
1c0020d4:	10000593          	li	a1,256
1c0020d8:	8522                	mv	a0,s0
1c0020da:	3e79                	jal	1c001c78 <__himax_reg_write>
    himax->is_awake = 1;
1c0020dc:	4785                	li	a5,1
1c0020de:	c07c                	sw	a5,68(s0)
    pi_time_wait_us(100000);
1c0020e0:	6561                	lui	a0,0x18
1c0020e2:	6a050513          	addi	a0,a0,1696 # 186a0 <__L1Cl+0x86a0>
1c0020e6:	155010ef          	jal	ra,1c003a3a <pi_time_wait_us>
    __himax_standby(himax);
1c0020ea:	8522                	mv	a0,s0
1c0020ec:	3d89                	jal	1c001f3e <__himax_standby>
1c0020ee:	bf49                	j	1c002080 <__himax_control+0x2e>

1c0020f0 <pi_himax_conf_init>:
  .reg_set        = &__himax_reg_set,
  .reg_get        = &__himax_reg_get
};

void pi_himax_conf_init(struct pi_himax_conf *conf)
{
1c0020f0:	1141                	addi	sp,sp,-16
  conf->camera.api = &himax_api;
1c0020f2:	1c0077b7          	lui	a5,0x1c007
{
1c0020f6:	c422                	sw	s0,8(sp)
1c0020f8:	c606                	sw	ra,12(sp)
  conf->camera.api = &himax_api;
1c0020fa:	2b478793          	addi	a5,a5,692 # 1c0072b4 <himax_api>
1c0020fe:	c15c                	sw	a5,4(a0)
  conf->skip_pads_config = 0;
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c002100:	4785                	li	a5,1
  conf->skip_pads_config = 0;
1c002102:	00050823          	sb	zero,16(a0)
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c002106:	c95c                	sw	a5,20(a0)
  conf->roi.slice_en = 0; //Disable the ROI by default.
1c002108:	02050023          	sb	zero,32(a0)
{
1c00210c:	842a                	mv	s0,a0
  bsp_himax_conf_init(conf);
1c00210e:	59b000ef          	jal	ra,1c002ea8 <bsp_himax_conf_init>
  __camera_conf_init(&conf->camera);
1c002112:	8522                	mv	a0,s0
}
1c002114:	4422                	lw	s0,8(sp)
1c002116:	40b2                	lw	ra,12(sp)
1c002118:	0141                	addi	sp,sp,16
  __camera_conf_init(&conf->camera);
1c00211a:	beb1                	j	1c001c76 <__camera_conf_init>

1c00211c <pi_partition_get_flash_offset>:
        return 0;
}

uint32_t pi_partition_get_flash_offset(const pi_partition_t *partition)
{
    if(partition)
1c00211c:	c119                	beqz	a0,1c002122 <pi_partition_get_flash_offset+0x6>
        return partition->offset;
1c00211e:	4548                	lw	a0,12(a0)
1c002120:	8082                	ret
    else
        return UINT32_MAX;
1c002122:	557d                	li	a0,-1
}
1c002124:	8082                	ret

1c002126 <pi_partition_table_free>:

void pi_partition_table_free(pi_partition_table_t table)
{
    flash_partition_table_free((flash_partition_table_t *) table);
1c002126:	aae9                	j	1c002300 <flash_partition_table_free>

1c002128 <pi_partition_table_load>:

pi_err_t pi_partition_table_load(pi_device_t *flash, const pi_partition_table_t *table)
{
    pi_err_t rc;
    
    rc = flash_partition_table_load(flash, (const flash_partition_table_t **) table, NULL);
1c002128:	4601                	li	a2,0
1c00212a:	a8d1                	j	1c0021fe <flash_partition_table_load>

1c00212c <pi_partition_find_first>:

const pi_partition_t *
pi_partition_find_first(const pi_partition_table_t table, const pi_partition_type_t type,
                        const pi_partition_subtype_t subtype,
                        const char *label)
{
1c00212c:	1141                	addi	sp,sp,-16
1c00212e:	c226                	sw	s1,4(sp)
1c002130:	c606                	sw	ra,12(sp)
1c002132:	c422                	sw	s0,8(sp)
1c002134:	84aa                	mv	s1,a0
    pi_partition_t *partition;
    const flash_partition_info_t *info;
    
    info = flash_partition_find_first((const flash_partition_table_t *) table, type, subtype, label);
1c002136:	22fd                	jal	1c002324 <flash_partition_find_first>
    if(info == NULL)
1c002138:	c539                	beqz	a0,1c002186 <pi_partition_find_first+0x5a>
1c00213a:	842a                	mv	s0,a0
        return NULL;
    
    partition = pi_l2_malloc(sizeof(pi_partition_t));
1c00213c:	02800513          	li	a0,40
1c002140:	7ee010ef          	jal	ra,1c00392e <pi_l2_malloc>
    partition->type = info->type;
1c002144:	00244783          	lbu	a5,2(s0)
    partition->subtype = info->subtype;
    partition->size = info->pos.size;
    partition->offset = info->pos.offset;
    partition->flash = ((const flash_partition_table_t *)table)->flash;
1c002148:	4098                	lw	a4,0(s1)
    partition->type = info->type;
1c00214a:	c15c                	sw	a5,4(a0)
    partition->subtype = info->subtype;
1c00214c:	00344783          	lbu	a5,3(s0)
1c002150:	c51c                	sw	a5,8(a0)
    partition->size = info->pos.size;
1c002152:	441c                	lw	a5,8(s0)
1c002154:	c91c                	sw	a5,16(a0)
    partition->offset = info->pos.offset;
1c002156:	405c                	lw	a5,4(s0)
1c002158:	c55c                	sw	a5,12(a0)
    partition->flash = ((const flash_partition_table_t *)table)->flash;
1c00215a:	87aa                	mv	a5,a0
1c00215c:	00e7aa2b          	p.sw	a4,20(a5!)
    memcpy(partition->label, info->label, 16);
1c002160:	4458                	lw	a4,12(s0)
1c002162:	c398                	sw	a4,0(a5)
1c002164:	481c                	lw	a5,16(s0)
1c002166:	cd1c                	sw	a5,24(a0)
1c002168:	485c                	lw	a5,20(s0)
1c00216a:	cd5c                	sw	a5,28(a0)
1c00216c:	4c1c                	lw	a5,24(s0)
    partition->label[16] = 0;
1c00216e:	02050223          	sb	zero,36(a0)
    partition->encrypted = false;
1c002172:	020502a3          	sb	zero,37(a0)
    memcpy(partition->label, info->label, 16);
1c002176:	d11c                	sw	a5,32(a0)
    partition->read_only = false;
1c002178:	02050323          	sb	zero,38(a0)
    
    return (const pi_partition_t *) partition;
}
1c00217c:	40b2                	lw	ra,12(sp)
1c00217e:	4422                	lw	s0,8(sp)
1c002180:	4492                	lw	s1,4(sp)
1c002182:	0141                	addi	sp,sp,16
1c002184:	8082                	ret
        return NULL;
1c002186:	4501                	li	a0,0
1c002188:	bfd5                	j	1c00217c <pi_partition_find_first+0x50>

1c00218a <flash_partition_table_verify>:

pi_err_t flash_partition_table_verify(const flash_partition_table_t *table)
{
    const flash_partition_info_t *part;
    const flash_partition_table_header_t *header = &table->header;
    const flash_partition_info_t *partition_table = table->partitions;
1c00218a:	514c                	lw	a1,36(a0)
    MD5_CTX context;
    uint8_t digest[16];

    // Check magic number for each partition
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c00218c:	00754683          	lbu	a3,7(a0)
1c002190:	4781                	li	a5,0
1c002192:	872e                	mv	a4,a1
    {
        part = partition_table + num_parts;
        if (part->magic_bytes != PI_PARTITION_MAGIC)
1c002194:	1ba00613          	li	a2,442
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c002198:	04f69663          	bne	a3,a5,1c0021e4 <flash_partition_table_verify+0x5a>
        {
            return PI_ERR_INVALID_STATE;
        }
    }

    if (header->crc_flags)
1c00219c:	00854783          	lbu	a5,8(a0)
1c0021a0:	cfa9                	beqz	a5,1c0021fa <flash_partition_table_verify+0x70>
{
1c0021a2:	7155                	addi	sp,sp,-208
1c0021a4:	c5a2                	sw	s0,200(sp)
1c0021a6:	842a                	mv	s0,a0
    {
        MD5_Init(&context);
1c0021a8:	1028                	addi	a0,sp,40
{
1c0021aa:	c786                	sw	ra,204(sp)
        MD5_Init(&context);
1c0021ac:	c62e                	sw	a1,12(sp)
1c0021ae:	2b9000ef          	jal	ra,1c002c66 <MD5_Init>
        MD5_Update(&context, (unsigned char *) partition_table,
                   header->nbr_of_entries * sizeof(flash_partition_info_t));
1c0021b2:	00744603          	lbu	a2,7(s0)
        MD5_Update(&context, (unsigned char *) partition_table,
1c0021b6:	45b2                	lw	a1,12(sp)
1c0021b8:	1028                	addi	a0,sp,40
1c0021ba:	0616                	slli	a2,a2,0x5
1c0021bc:	2dd000ef          	jal	ra,1c002c98 <MD5_Update>
        MD5_Final(digest, &context);
1c0021c0:	102c                	addi	a1,sp,40
1c0021c2:	0828                	addi	a0,sp,24
1c0021c4:	371000ef          	jal	ra,1c002d34 <MD5_Final>

        if (strncmp((const char *) header->md5, (const char *) digest, sizeof(digest)))
1c0021c8:	4641                	li	a2,16
1c0021ca:	082c                	addi	a1,sp,24
1c0021cc:	01440513          	addi	a0,s0,20
1c0021d0:	58e030ef          	jal	ra,1c00575e <strncmp>
        {
            return PI_ERR_INVALID_CRC;
1c0021d4:	47a1                	li	a5,8
        if (strncmp((const char *) header->md5, (const char *) digest, sizeof(digest)))
1c0021d6:	e111                	bnez	a0,1c0021da <flash_partition_table_verify+0x50>
        }
    }

    return PI_OK;
1c0021d8:	4781                	li	a5,0
}
1c0021da:	40be                	lw	ra,204(sp)
1c0021dc:	442e                	lw	s0,200(sp)
1c0021de:	853e                	mv	a0,a5
1c0021e0:	6169                	addi	sp,sp,208
1c0021e2:	8082                	ret
        if (part->magic_bytes != PI_PARTITION_MAGIC)
1c0021e4:	0207580b          	p.lhu	a6,32(a4!)
1c0021e8:	00c81663          	bne	a6,a2,1c0021f4 <flash_partition_table_verify+0x6a>
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c0021ec:	0785                	addi	a5,a5,1
1c0021ee:	0ff7f793          	andi	a5,a5,255
1c0021f2:	b75d                	j	1c002198 <flash_partition_table_verify+0xe>
            return PI_ERR_INVALID_STATE;
1c0021f4:	478d                	li	a5,3
}
1c0021f6:	853e                	mv	a0,a5
1c0021f8:	8082                	ret
    return PI_OK;
1c0021fa:	4781                	li	a5,0
1c0021fc:	bfed                	j	1c0021f6 <flash_partition_table_verify+0x6c>

1c0021fe <flash_partition_table_load>:

pi_err_t flash_partition_table_load(pi_device_t *flash, const flash_partition_table_t **partition_table,
                                    uint8_t *nbr_of_entries)
{
1c0021fe:	1101                	addi	sp,sp,-32
1c002200:	ca26                	sw	s1,20(sp)
1c002202:	ce06                	sw	ra,28(sp)
1c002204:	cc22                	sw	s0,24(sp)
1c002206:	c84a                	sw	s2,16(sp)
1c002208:	c64e                	sw	s3,12(sp)
1c00220a:	c452                	sw	s4,8(sp)
1c00220c:	c256                	sw	s5,4(sp)
    flash_partition_info_t *partitions = NULL;

    if(partition_table == NULL)
    {
        PARTITION_TRACE_ERR("Table argument is NULL");
        return PI_ERR_INVALID_ARG;
1c00220e:	4489                	li	s1,2
    if(partition_table == NULL)
1c002210:	c5f9                	beqz	a1,1c0022de <flash_partition_table_load+0xe0>
1c002212:	892a                	mv	s2,a0
    }

// Alloc table containing header
    table = pi_l2_malloc(sizeof(*table));
1c002214:	02800513          	li	a0,40
1c002218:	89b2                	mv	s3,a2
1c00221a:	8aae                	mv	s5,a1
1c00221c:	712010ef          	jal	ra,1c00392e <pi_l2_malloc>
1c002220:	842a                	mv	s0,a0
    if(table == NULL)
    {
        PARTITION_TRACE_ERR("Unable to allocate partition table in L2.");
        rc = PI_ERR_L2_NO_MEM;
1c002222:	20100493          	li	s1,513
    if(table == NULL)
1c002226:	cd45                	beqz	a0,1c0022de <flash_partition_table_load+0xe0>
        goto mount_error;
    }

    table_offset_l2 = pi_l2_malloc(sizeof(*table_offset_l2));
1c002228:	4511                	li	a0,4
1c00222a:	704010ef          	jal	ra,1c00392e <pi_l2_malloc>
1c00222e:	84aa                	mv	s1,a0
    if(table_offset_l2 == NULL)
1c002230:	c169                	beqz	a0,1c0022f2 <flash_partition_table_load+0xf4>
  api->read(device, pi_flash_addr, data, size);
1c002232:	00092783          	lw	a5,0(s2)
1c002236:	862a                	mv	a2,a0
1c002238:	4581                	li	a1,0
1c00223a:	5b9c                	lw	a5,48(a5)
1c00223c:	4691                	li	a3,4
1c00223e:	854a                	mv	a0,s2
1c002240:	9782                	jalr	a5
        rc = PI_ERR_L2_NO_MEM;
        goto mount_error;
    }

    pi_flash_read(flash, 0, table_offset_l2, 4);
    if(*table_offset_l2 == 0)
1c002242:	0004aa03          	lw	s4,0(s1)

    return PI_OK;

    mount_error:
    if(table_offset_l2)
        pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c002246:	4591                	li	a1,4
1c002248:	8526                	mv	a0,s1
    if(*table_offset_l2 == 0)
1c00224a:	0a0a0763          	beqz	s4,1c0022f8 <flash_partition_table_load+0xfa>
    pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c00224e:	6ec010ef          	jal	ra,1c00393a <pi_l2_free>
1c002252:	00092783          	lw	a5,0(s2)
1c002256:	02000693          	li	a3,32
1c00225a:	00440613          	addi	a2,s0,4
1c00225e:	5b9c                	lw	a5,48(a5)
1c002260:	85d2                	mv	a1,s4
1c002262:	854a                	mv	a0,s2
1c002264:	9782                	jalr	a5
    if(table->header.magic_bytes != PI_PARTITION_TABLE_HEADER_MAGIC)
1c002266:	00445703          	lhu	a4,4(s0)
1c00226a:	2ba00793          	li	a5,698
        rc = PI_ERR_NOT_FOUND;
1c00226e:	4495                	li	s1,5
    if(table->header.magic_bytes != PI_PARTITION_TABLE_HEADER_MAGIC)
1c002270:	04f71663          	bne	a4,a5,1c0022bc <flash_partition_table_load+0xbe>
    if(table->header.format_version != PI_PARTITION_TABLE_FORMAT_VERSION)
1c002274:	00644783          	lbu	a5,6(s0)
        rc = PI_ERR_INVALID_VERSION;
1c002278:	44a5                	li	s1,9
    if(table->header.format_version != PI_PARTITION_TABLE_FORMAT_VERSION)
1c00227a:	0417b163          	p.bneimm	a5,1,1c0022bc <flash_partition_table_load+0xbe>
    table->partitions = pi_l2_malloc(sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c00227e:	00744503          	lbu	a0,7(s0)
1c002282:	0516                	slli	a0,a0,0x5
1c002284:	6aa010ef          	jal	ra,1c00392e <pi_l2_malloc>
1c002288:	d048                	sw	a0,36(s0)
1c00228a:	862a                	mv	a2,a0
    if(table->partitions == NULL)
1c00228c:	c13d                	beqz	a0,1c0022f2 <flash_partition_table_load+0xf4>
1c00228e:	00092783          	lw	a5,0(s2)
                  sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c002292:	00744683          	lbu	a3,7(s0)
1c002296:	020a0593          	addi	a1,s4,32
1c00229a:	5b9c                	lw	a5,48(a5)
1c00229c:	0696                	slli	a3,a3,0x5
1c00229e:	854a                	mv	a0,s2
1c0022a0:	9782                	jalr	a5
    if(table->header.crc_flags)
1c0022a2:	00844783          	lbu	a5,8(s0)
1c0022a6:	c38d                	beqz	a5,1c0022c8 <flash_partition_table_load+0xca>
        rc = flash_partition_table_verify(table);
1c0022a8:	8522                	mv	a0,s0
1c0022aa:	35c5                	jal	1c00218a <flash_partition_table_verify>
1c0022ac:	84aa                	mv	s1,a0
        if(rc != PI_OK)
1c0022ae:	cd09                	beqz	a0,1c0022c8 <flash_partition_table_load+0xca>
            pi_l2_free(table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c0022b0:	00744583          	lbu	a1,7(s0)
1c0022b4:	5048                	lw	a0,36(s0)
1c0022b6:	0596                	slli	a1,a1,0x5
1c0022b8:	682010ef          	jal	ra,1c00393a <pi_l2_free>
    if(table)
        pi_l2_free(table, sizeof(*table));
1c0022bc:	02800593          	li	a1,40
1c0022c0:	8522                	mv	a0,s0
1c0022c2:	678010ef          	jal	ra,1c00393a <pi_l2_free>
1c0022c6:	a821                	j	1c0022de <flash_partition_table_load+0xe0>
    table->flash = flash;
1c0022c8:	01242023          	sw	s2,0(s0)
    *partition_table = table;
1c0022cc:	008aa023          	sw	s0,0(s5)
    return PI_OK;
1c0022d0:	4481                	li	s1,0
    if(nbr_of_entries)
1c0022d2:	00098663          	beqz	s3,1c0022de <flash_partition_table_load+0xe0>
        *nbr_of_entries = table->header.nbr_of_entries;
1c0022d6:	00744783          	lbu	a5,7(s0)
1c0022da:	00f98023          	sb	a5,0(s3)
    return rc;
}
1c0022de:	40f2                	lw	ra,28(sp)
1c0022e0:	4462                	lw	s0,24(sp)
1c0022e2:	8526                	mv	a0,s1
1c0022e4:	4942                	lw	s2,16(sp)
1c0022e6:	44d2                	lw	s1,20(sp)
1c0022e8:	49b2                	lw	s3,12(sp)
1c0022ea:	4a22                	lw	s4,8(sp)
1c0022ec:	4a92                	lw	s5,4(sp)
1c0022ee:	6105                	addi	sp,sp,32
1c0022f0:	8082                	ret
        rc = PI_ERR_L2_NO_MEM;
1c0022f2:	20100493          	li	s1,513
1c0022f6:	b7d9                	j	1c0022bc <flash_partition_table_load+0xbe>
        pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c0022f8:	642010ef          	jal	ra,1c00393a <pi_l2_free>
        rc = PI_ERR_NOT_FOUND;
1c0022fc:	4495                	li	s1,5
1c0022fe:	bf7d                	j	1c0022bc <flash_partition_table_load+0xbe>

1c002300 <flash_partition_table_free>:

void flash_partition_table_free(const flash_partition_table_t *table)
{
1c002300:	1141                	addi	sp,sp,-16
1c002302:	c422                	sw	s0,8(sp)
1c002304:	c606                	sw	ra,12(sp)
    pi_l2_free((void *) table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c002306:	00754583          	lbu	a1,7(a0)
{
1c00230a:	842a                	mv	s0,a0
    pi_l2_free((void *) table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c00230c:	5148                	lw	a0,36(a0)
1c00230e:	0596                	slli	a1,a1,0x5
1c002310:	62a010ef          	jal	ra,1c00393a <pi_l2_free>
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c002314:	8522                	mv	a0,s0
}
1c002316:	4422                	lw	s0,8(sp)
1c002318:	40b2                	lw	ra,12(sp)
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c00231a:	02800593          	li	a1,40
}
1c00231e:	0141                	addi	sp,sp,16
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c002320:	61a0106f          	j	1c00393a <pi_l2_free>

1c002324 <flash_partition_find_first>:


const flash_partition_info_t *flash_partition_find_first(const flash_partition_table_t *table, pi_partition_type_t type,
                                                         pi_partition_subtype_t subtype, const char *label)
{
1c002324:	7179                	addi	sp,sp,-48
1c002326:	d226                	sw	s1,36(sp)
1c002328:	d04a                	sw	s2,32(sp)
1c00232a:	cc52                	sw	s4,24(sp)
1c00232c:	ca56                	sw	s5,20(sp)
1c00232e:	d606                	sw	ra,44(sp)
1c002330:	d422                	sw	s0,40(sp)
1c002332:	ce4e                	sw	s3,28(sp)
    const flash_partition_info_t *part = NULL;

    for (uint8_t i = 0; i < table->header.nbr_of_entries; i++)
1c002334:	00754983          	lbu	s3,7(a0)
{
1c002338:	892a                	mv	s2,a0
1c00233a:	8a2e                	mv	s4,a1
1c00233c:	8ab2                	mv	s5,a2
    for (uint8_t i = 0; i < table->header.nbr_of_entries; i++)
1c00233e:	4481                	li	s1,0
1c002340:	0ff4f793          	andi	a5,s1,255
1c002344:	0137ed63          	bltu	a5,s3,1c00235e <flash_partition_find_first+0x3a>
        if(label == NULL)
            return part;
        if(strncmp(label, (char *) &part->label, PI_PARTITION_LABEL_LENGTH) == 0)
            return part;
    }
    return NULL;
1c002348:	4401                	li	s0,0
}
1c00234a:	8522                	mv	a0,s0
1c00234c:	50b2                	lw	ra,44(sp)
1c00234e:	5422                	lw	s0,40(sp)
1c002350:	5492                	lw	s1,36(sp)
1c002352:	5902                	lw	s2,32(sp)
1c002354:	49f2                	lw	s3,28(sp)
1c002356:	4a62                	lw	s4,24(sp)
1c002358:	4ad2                	lw	s5,20(sp)
1c00235a:	6145                	addi	sp,sp,48
1c00235c:	8082                	ret
        part = table->partitions + i;
1c00235e:	02492783          	lw	a5,36(s2)
1c002362:	00549413          	slli	s0,s1,0x5
1c002366:	943e                	add	s0,s0,a5
        if(part->type != type || part->subtype != subtype)
1c002368:	00244783          	lbu	a5,2(s0)
1c00236c:	03479063          	bne	a5,s4,1c00238c <flash_partition_find_first+0x68>
1c002370:	00344783          	lbu	a5,3(s0)
1c002374:	01579c63          	bne	a5,s5,1c00238c <flash_partition_find_first+0x68>
        if(label == NULL)
1c002378:	dae9                	beqz	a3,1c00234a <flash_partition_find_first+0x26>
        if(strncmp(label, (char *) &part->label, PI_PARTITION_LABEL_LENGTH) == 0)
1c00237a:	8536                	mv	a0,a3
1c00237c:	4641                	li	a2,16
1c00237e:	00c40593          	addi	a1,s0,12
1c002382:	c636                	sw	a3,12(sp)
1c002384:	3da030ef          	jal	ra,1c00575e <strncmp>
1c002388:	46b2                	lw	a3,12(sp)
1c00238a:	d161                	beqz	a0,1c00234a <flash_partition_find_first+0x26>
1c00238c:	0485                	addi	s1,s1,1
1c00238e:	bf4d                	j	1c002340 <flash_partition_find_first+0x1c>

1c002390 <body>:
/*
 * This processes one or more 64-byte data blocks, but does NOT update the bit
 * counters.  There are no alignment requirements.
 */
static const void *body(MD5_CTX *ctx, const void *data, unsigned long size)
{
1c002390:	715d                	addi	sp,sp,-80
	MD5_u32plus a, b, c, d;
	MD5_u32plus saved_a, saved_b, saved_c, saved_d;

	ptr = (const unsigned char *)data;

	a = ctx->a;
1c002392:	00852283          	lw	t0,8(a0)
1c002396:	fc060613          	addi	a2,a2,-64
{
1c00239a:	de52                	sw	s4,60(sp)
1c00239c:	dc56                	sw	s5,56(sp)
1c00239e:	8219                	srli	a2,a2,0x6
	b = ctx->b;
1c0023a0:	00c52803          	lw	a6,12(a0)
	c = ctx->c;
1c0023a4:	01052a03          	lw	s4,16(a0)
	d = ctx->d;
1c0023a8:	01452a83          	lw	s5,20(a0)
1c0023ac:	0605                	addi	a2,a2,1
{
1c0023ae:	c6a2                	sw	s0,76(sp)
1c0023b0:	c4a6                	sw	s1,72(sp)
1c0023b2:	c2ca                	sw	s2,68(sp)
1c0023b4:	c0ce                	sw	s3,64(sp)
1c0023b6:	da5a                	sw	s6,52(sp)
1c0023b8:	d85e                	sw	s7,48(sp)
1c0023ba:	d662                	sw	s8,44(sp)
1c0023bc:	d466                	sw	s9,40(sp)
1c0023be:	d26a                	sw	s10,36(sp)
1c0023c0:	d06e                	sw	s11,32(sp)
1c0023c2:	87aa                	mv	a5,a0
	a = ctx->a;
1c0023c4:	cc16                	sw	t0,24(sp)
1c0023c6:	ce32                	sw	a2,28(sp)
1c0023c8:	4362                	lw	t1,24(sp)
		saved_b = b;
		saved_c = c;
		saved_d = d;

/* Round 1 */
		STEP(F, a, b, c, d, SET(0), 0xd76aa478, 7)
1c0023ca:	0005a983          	lw	s3,0(a1)
1c0023ce:	d76aa537          	lui	a0,0xd76aa
1c0023d2:	47850513          	addi	a0,a0,1144 # d76aa478 <pulp__FC+0xd76aa479>
1c0023d6:	00a30733          	add	a4,t1,a0
1c0023da:	013706b3          	add	a3,a4,s3
1c0023de:	015a4733          	xor	a4,s4,s5
1c0023e2:	01077733          	and	a4,a4,a6
1c0023e6:	0537ac23          	sw	s3,88(a5)
1c0023ea:	01574733          	xor	a4,a4,s5
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c0023ee:	41d0                	lw	a2,4(a1)
		STEP(F, a, b, c, d, SET(0), 0xd76aa478, 7)
1c0023f0:	9736                	add	a4,a4,a3
1c0023f2:	e8c7b6b7          	lui	a3,0xe8c7b
1c0023f6:	4365                	li	t1,25
1c0023f8:	75668693          	addi	a3,a3,1878 # e8c7b756 <pulp__FC+0xe8c7b757>
1c0023fc:	00da8e33          	add	t3,s5,a3
1c002400:	08675733          	p.ror	a4,a4,t1
1c002404:	9742                	add	a4,a4,a6
1c002406:	00ce06b3          	add	a3,t3,a2
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c00240a:	01484e33          	xor	t3,a6,s4
1c00240e:	cff0                	sw	a2,92(a5)
1c002410:	00ee7e33          	and	t3,t3,a4
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c002414:	0085a883          	lw	a7,8(a1)
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c002418:	014e4e33          	xor	t3,t3,s4
1c00241c:	24207bb7          	lui	s7,0x24207
1c002420:	4d51                	li	s10,20
1c002422:	9e36                	add	t3,t3,a3
1c002424:	0dbb8b93          	addi	s7,s7,219 # 242070db <__l2_end+0x81ff85f>
1c002428:	017a0533          	add	a0,s4,s7
1c00242c:	09ae5e33          	p.ror	t3,t3,s10
1c002430:	9e3a                	add	t3,t3,a4
1c002432:	011506b3          	add	a3,a0,a7
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c002436:	00e84533          	xor	a0,a6,a4
1c00243a:	0717a023          	sw	a7,96(a5)
1c00243e:	01c57533          	and	a0,a0,t3
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c002442:	00c5a283          	lw	t0,12(a1)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c002446:	01054533          	xor	a0,a0,a6
1c00244a:	c1bddc37          	lui	s8,0xc1bdd
1c00244e:	4cbd                	li	s9,15
1c002450:	9536                	add	a0,a0,a3
1c002452:	eeec0c13          	addi	s8,s8,-274 # c1bdceee <pulp__FC+0xc1bdceef>
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c002456:	c432                	sw	a2,8(sp)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c002458:	09955533          	p.ror	a0,a0,s9
1c00245c:	01880633          	add	a2,a6,s8
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c002460:	0657a223          	sw	t0,100(a5)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c002464:	9572                	add	a0,a0,t3
1c002466:	005606b3          	add	a3,a2,t0
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c00246a:	01c74633          	xor	a2,a4,t3
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c00246e:	0105ad83          	lw	s11,16(a1)
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c002472:	8e69                	and	a2,a2,a0
1c002474:	8e39                	xor	a2,a2,a4
1c002476:	f57c1eb7          	lui	t4,0xf57c1
1c00247a:	4c29                	li	s8,10
1c00247c:	9636                	add	a2,a2,a3
1c00247e:	fafe8e93          	addi	t4,t4,-81 # f57c0faf <pulp__FC+0xf57c0fb0>
1c002482:	01dd86b3          	add	a3,s11,t4
1c002486:	09865633          	p.ror	a2,a2,s8
1c00248a:	962a                	add	a2,a2,a0
1c00248c:	9736                	add	a4,a4,a3
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c00248e:	00ae46b3          	xor	a3,t3,a0
1c002492:	07b7a423          	sw	s11,104(a5)
1c002496:	8ef1                	and	a3,a3,a2
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c002498:	49c0                	lw	s0,20(a1)
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c00249a:	01c6c6b3          	xor	a3,a3,t3
1c00249e:	9736                	add	a4,a4,a3
1c0024a0:	4787c6b7          	lui	a3,0x4787c
1c0024a4:	62a68693          	addi	a3,a3,1578 # 4787c62a <__l2_end+0x2b874dae>
1c0024a8:	00d40fb3          	add	t6,s0,a3
1c0024ac:	08675733          	p.ror	a4,a4,t1
1c0024b0:	9732                	add	a4,a4,a2
1c0024b2:	9e7e                	add	t3,t3,t6
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c0024b4:	00c54fb3          	xor	t6,a0,a2
1c0024b8:	00efffb3          	and	t6,t6,a4
1c0024bc:	d7e0                	sw	s0,108(a5)
1c0024be:	00afcfb3          	xor	t6,t6,a0
1c0024c2:	9ff2                	add	t6,t6,t3
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0024c4:	0185ae03          	lw	t3,24(a1)
1c0024c8:	a8304bb7          	lui	s7,0xa8304
1c0024cc:	613b8b93          	addi	s7,s7,1555 # a8304613 <pulp__FC+0xa8304614>
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0024d0:	c646                	sw	a7,12(sp)
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c0024d2:	09afdfb3          	p.ror	t6,t6,s10
1c0024d6:	017e08b3          	add	a7,t3,s7
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0024da:	07c7a823          	sw	t3,112(a5)
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c0024de:	9fba                	add	t6,t6,a4
1c0024e0:	9546                	add	a0,a0,a7
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0024e2:	00e648b3          	xor	a7,a2,a4
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c0024e6:	01c5a903          	lw	s2,28(a1)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0024ea:	01f8f8b3          	and	a7,a7,t6
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c0024ee:	c86e                	sw	s11,16(sp)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0024f0:	00c8c8b3          	xor	a7,a7,a2
1c0024f4:	fd469db7          	lui	s11,0xfd469
1c0024f8:	98aa                	add	a7,a7,a0
1c0024fa:	501d8d93          	addi	s11,s11,1281 # fd469501 <pulp__FC+0xfd469502>
1c0024fe:	01b906b3          	add	a3,s2,s11
1c002502:	0998d8b3          	p.ror	a7,a7,s9
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c002506:	0727aa23          	sw	s2,116(a5)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c00250a:	98fe                	add	a7,a7,t6
1c00250c:	9636                	add	a2,a2,a3
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c00250e:	01f746b3          	xor	a3,a4,t6
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c002512:	0205af03          	lw	t5,32(a1)
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c002516:	0116f6b3          	and	a3,a3,a7
1c00251a:	8eb9                	xor	a3,a3,a4
1c00251c:	6980aeb7          	lui	t4,0x6980a
1c002520:	9636                	add	a2,a2,a3
1c002522:	8d8e8e93          	addi	t4,t4,-1832 # 698098d8 <__l2_end+0x4d80205c>
1c002526:	01df06b3          	add	a3,t5,t4
1c00252a:	09865633          	p.ror	a2,a2,s8
1c00252e:	9646                	add	a2,a2,a7
1c002530:	9736                	add	a4,a4,a3
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c002532:	011fc6b3          	xor	a3,t6,a7
1c002536:	07e7ac23          	sw	t5,120(a5)
1c00253a:	8ef1                	and	a3,a3,a2
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c00253c:	51c8                	lw	a0,36(a1)
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c00253e:	01f6c6b3          	xor	a3,a3,t6
1c002542:	96ba                	add	a3,a3,a4
1c002544:	8b44f737          	lui	a4,0x8b44f
1c002548:	7af70713          	addi	a4,a4,1967 # 8b44f7af <pulp__FC+0x8b44f7b0>
1c00254c:	00e504b3          	add	s1,a0,a4
1c002550:	0866d6b3          	p.ror	a3,a3,t1
1c002554:	96b2                	add	a3,a3,a2
1c002556:	9fa6                	add	t6,t6,s1
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c002558:	00c8c4b3          	xor	s1,a7,a2
1c00255c:	8cf5                	and	s1,s1,a3
1c00255e:	dfe8                	sw	a0,124(a5)
1c002560:	0114c4b3          	xor	s1,s1,a7
1c002564:	94fe                	add	s1,s1,t6
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c002566:	0285af83          	lw	t6,40(a1)
1c00256a:	7bd9                	lui	s7,0xffff6
1c00256c:	bb1b8b93          	addi	s7,s7,-1103 # ffff5bb1 <pulp__FC+0xffff5bb2>
1c002570:	017f8eb3          	add	t4,t6,s7
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c002574:	09a4d4b3          	p.ror	s1,s1,s10
1c002578:	94b6                	add	s1,s1,a3
1c00257a:	98f6                	add	a7,a7,t4
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c00257c:	00d64eb3          	xor	t4,a2,a3
1c002580:	009efeb3          	and	t4,t4,s1
1c002584:	09f7a023          	sw	t6,128(a5)
1c002588:	00ceceb3          	xor	t4,t4,a2
1c00258c:	9ec6                	add	t4,t4,a7
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c00258e:	02c5a883          	lw	a7,44(a1)
1c002592:	895cddb7          	lui	s11,0x895cd
1c002596:	7bed8d93          	addi	s11,s11,1982 # 895cd7be <pulp__FC+0x895cd7bf>
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c00259a:	ca2a                	sw	a0,20(sp)
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c00259c:	099edeb3          	p.ror	t4,t4,s9
1c0025a0:	01b88533          	add	a0,a7,s11
1c0025a4:	9ea6                	add	t4,t4,s1
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c0025a6:	0917a223          	sw	a7,132(a5)
1c0025aa:	962a                	add	a2,a2,a0
1c0025ac:	0096c533          	xor	a0,a3,s1
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c0025b0:	0305a383          	lw	t2,48(a1)
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c0025b4:	01d57533          	and	a0,a0,t4
1c0025b8:	8d35                	xor	a0,a0,a3
1c0025ba:	6b901737          	lui	a4,0x6b901
1c0025be:	9532                	add	a0,a0,a2
1c0025c0:	12270713          	addi	a4,a4,290 # 6b901122 <__l2_end+0x4f8f98a6>
1c0025c4:	00e38633          	add	a2,t2,a4
1c0025c8:	09855533          	p.ror	a0,a0,s8
1c0025cc:	9576                	add	a0,a0,t4
1c0025ce:	96b2                	add	a3,a3,a2
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c0025d0:	01d4c633          	xor	a2,s1,t4
1c0025d4:	8e69                	and	a2,a2,a0
1c0025d6:	8e25                	xor	a2,a2,s1
1c0025d8:	0877a423          	sw	t2,136(a5)
1c0025dc:	96b2                	add	a3,a3,a2
1c0025de:	0866d6b3          	p.ror	a3,a3,t1
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c0025e2:	0345a303          	lw	t1,52(a1)
1c0025e6:	fd987db7          	lui	s11,0xfd987
1c0025ea:	193d8d93          	addi	s11,s11,403 # fd987193 <pulp__FC+0xfd987194>
1c0025ee:	01b30bb3          	add	s7,t1,s11
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c0025f2:	00d50733          	add	a4,a0,a3
1c0025f6:	94de                	add	s1,s1,s7
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c0025f8:	00aecbb3          	xor	s7,t4,a0
1c0025fc:	00ebfbb3          	and	s7,s7,a4
1c002600:	01dbcbb3          	xor	s7,s7,t4
1c002604:	94de                	add	s1,s1,s7
1c002606:	0867a623          	sw	t1,140(a5)
1c00260a:	09a4dbb3          	p.ror	s7,s1,s10
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c00260e:	5d84                	lw	s1,56(a1)
1c002610:	a6794637          	lui	a2,0xa6794
1c002614:	38e60613          	addi	a2,a2,910 # a679438e <pulp__FC+0xa679438f>
1c002618:	00c48b33          	add	s6,s1,a2
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c00261c:	9bba                	add	s7,s7,a4
1c00261e:	9eda                	add	t4,t4,s6
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c002620:	00e54b33          	xor	s6,a0,a4
1c002624:	017b7b33          	and	s6,s6,s7
1c002628:	00ab4b33          	xor	s6,s6,a0
1c00262c:	0897a823          	sw	s1,144(a5)
1c002630:	9eda                	add	t4,t4,s6
1c002632:	099edb33          	p.ror	s6,t4,s9
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c002636:	03c5ae83          	lw	t4,60(a1)
1c00263a:	49b416b7          	lui	a3,0x49b41
1c00263e:	82168693          	addi	a3,a3,-2015 # 49b40821 <__l2_end+0x2db38fa5>
1c002642:	00de8633          	add	a2,t4,a3
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c002646:	9b5e                	add	s6,s6,s7
1c002648:	9532                	add	a0,a0,a2
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c00264a:	01774633          	xor	a2,a4,s7
1c00264e:	01667633          	and	a2,a2,s6
1c002652:	8e39                	xor	a2,a2,a4
1c002654:	9532                	add	a0,a0,a2
1c002656:	09855633          	p.ror	a2,a0,s8
1c00265a:	4c22                	lw	s8,8(sp)
1c00265c:	f61e2d37          	lui	s10,0xf61e2
1c002660:	562d0d13          	addi	s10,s10,1378 # f61e2562 <pulp__FC+0xf61e2563>
1c002664:	965a                	add	a2,a2,s6
1c002666:	01ac06b3          	add	a3,s8,s10
1c00266a:	9736                	add	a4,a4,a3

/* Round 2 */
		STEP(G, a, b, c, d, GET(1), 0xf61e2562, 5)
1c00266c:	00cb46b3          	xor	a3,s6,a2
1c002670:	0176f6b3          	and	a3,a3,s7
1c002674:	0166c6b3          	xor	a3,a3,s6
1c002678:	4ded                	li	s11,27
1c00267a:	96ba                	add	a3,a3,a4
1c00267c:	c040b537          	lui	a0,0xc040b
1c002680:	09b6d6b3          	p.ror	a3,a3,s11
1c002684:	34050513          	addi	a0,a0,832 # c040b340 <pulp__FC+0xc040b341>
1c002688:	96b2                	add	a3,a3,a2
1c00268a:	00ae0733          	add	a4,t3,a0
1c00268e:	9bba                	add	s7,s7,a4
		STEP(G, d, a, b, c, GET(6), 0xc040b340, 9)
1c002690:	00d64733          	xor	a4,a2,a3
1c002694:	01677733          	and	a4,a4,s6
1c002698:	8f31                	xor	a4,a4,a2
1c00269a:	4d5d                	li	s10,23
1c00269c:	975e                	add	a4,a4,s7
1c00269e:	265e6bb7          	lui	s7,0x265e6
1c0026a2:	09a75733          	p.ror	a4,a4,s10
1c0026a6:	a51b8b93          	addi	s7,s7,-1455 # 265e5a51 <__l2_end+0xa5de1d5>
1c0026aa:	9736                	add	a4,a4,a3
1c0026ac:	01788533          	add	a0,a7,s7
1c0026b0:	955a                	add	a0,a0,s6
		STEP(G, c, d, a, b, GET(11), 0x265e5a51, 14)
1c0026b2:	00e6cb33          	xor	s6,a3,a4
1c0026b6:	00cb7b33          	and	s6,s6,a2
1c0026ba:	00db4b33          	xor	s6,s6,a3
1c0026be:	4cc9                	li	s9,18
1c0026c0:	9b2a                	add	s6,s6,a0
1c0026c2:	e9b6cc37          	lui	s8,0xe9b6c
1c0026c6:	099b5b33          	p.ror	s6,s6,s9
1c0026ca:	7aac0c13          	addi	s8,s8,1962 # e9b6c7aa <pulp__FC+0xe9b6c7ab>
1c0026ce:	9b3a                	add	s6,s6,a4
1c0026d0:	01898533          	add	a0,s3,s8
1c0026d4:	962a                	add	a2,a2,a0
		STEP(G, b, c, d, a, GET(0), 0xe9b6c7aa, 20)
1c0026d6:	01674533          	xor	a0,a4,s6
1c0026da:	8d75                	and	a0,a0,a3
1c0026dc:	8d39                	xor	a0,a0,a4
1c0026de:	4c31                	li	s8,12
1c0026e0:	9532                	add	a0,a0,a2
1c0026e2:	d62f1bb7          	lui	s7,0xd62f1
1c0026e6:	09855533          	p.ror	a0,a0,s8
1c0026ea:	05db8b93          	addi	s7,s7,93 # d62f105d <pulp__FC+0xd62f105e>
1c0026ee:	955a                	add	a0,a0,s6
1c0026f0:	01740633          	add	a2,s0,s7
1c0026f4:	96b2                	add	a3,a3,a2
		STEP(G, a, b, c, d, GET(5), 0xd62f105d, 5)
1c0026f6:	00ab4633          	xor	a2,s6,a0
1c0026fa:	8e79                	and	a2,a2,a4
1c0026fc:	01664633          	xor	a2,a2,s6
1c002700:	96b2                	add	a3,a3,a2
1c002702:	02441bb7          	lui	s7,0x2441
1c002706:	09b6d6b3          	p.ror	a3,a3,s11
1c00270a:	453b8b93          	addi	s7,s7,1107 # 2441453 <__L2+0x23c1453>
1c00270e:	96aa                	add	a3,a3,a0
1c002710:	017f8633          	add	a2,t6,s7
1c002714:	9732                	add	a4,a4,a2
		STEP(G, d, a, b, c, GET(10), 0x02441453, 9)
1c002716:	00d54633          	xor	a2,a0,a3
1c00271a:	01667633          	and	a2,a2,s6
1c00271e:	8e29                	xor	a2,a2,a0
1c002720:	9732                	add	a4,a4,a2
1c002722:	d8a1ebb7          	lui	s7,0xd8a1e
1c002726:	09a75733          	p.ror	a4,a4,s10
1c00272a:	681b8b93          	addi	s7,s7,1665 # d8a1e681 <pulp__FC+0xd8a1e682>
1c00272e:	9736                	add	a4,a4,a3
1c002730:	017e8633          	add	a2,t4,s7
1c002734:	9b32                	add	s6,s6,a2
		STEP(G, c, d, a, b, GET(15), 0xd8a1e681, 14)
1c002736:	00e6c633          	xor	a2,a3,a4
1c00273a:	8e69                	and	a2,a2,a0
1c00273c:	8e35                	xor	a2,a2,a3
1c00273e:	4bc2                	lw	s7,16(sp)
1c002740:	9b32                	add	s6,s6,a2
1c002742:	e7d40637          	lui	a2,0xe7d40
1c002746:	099b5b33          	p.ror	s6,s6,s9
1c00274a:	bc860613          	addi	a2,a2,-1080 # e7d3fbc8 <pulp__FC+0xe7d3fbc9>
1c00274e:	9b3a                	add	s6,s6,a4
1c002750:	965e                	add	a2,a2,s7
1c002752:	9532                	add	a0,a0,a2
		STEP(G, b, c, d, a, GET(4), 0xe7d3fbc8, 20)
1c002754:	01674633          	xor	a2,a4,s6
1c002758:	8e75                	and	a2,a2,a3
1c00275a:	8e39                	xor	a2,a2,a4
1c00275c:	9532                	add	a0,a0,a2
1c00275e:	4652                	lw	a2,20(sp)
1c002760:	21e1dbb7          	lui	s7,0x21e1d
1c002764:	09855533          	p.ror	a0,a0,s8
1c002768:	de6b8b93          	addi	s7,s7,-538 # 21e1cde6 <__l2_end+0x5e1556a>
1c00276c:	955a                	add	a0,a0,s6
1c00276e:	9bb2                	add	s7,s7,a2
1c002770:	96de                	add	a3,a3,s7
		STEP(G, a, b, c, d, GET(9), 0x21e1cde6, 5)
1c002772:	00ab4bb3          	xor	s7,s6,a0
1c002776:	00ebfbb3          	and	s7,s7,a4
1c00277a:	016bcbb3          	xor	s7,s7,s6
1c00277e:	9bb6                	add	s7,s7,a3
1c002780:	c3370637          	lui	a2,0xc3370
1c002784:	09bbdbb3          	p.ror	s7,s7,s11
1c002788:	7d660613          	addi	a2,a2,2006 # c33707d6 <pulp__FC+0xc33707d7>
1c00278c:	9baa                	add	s7,s7,a0
1c00278e:	9626                	add	a2,a2,s1
1c002790:	9732                	add	a4,a4,a2
		STEP(G, d, a, b, c, GET(14), 0xc33707d6, 9)
1c002792:	01754633          	xor	a2,a0,s7
1c002796:	01667633          	and	a2,a2,s6
1c00279a:	8e29                	xor	a2,a2,a0
1c00279c:	963a                	add	a2,a2,a4
1c00279e:	f4d51737          	lui	a4,0xf4d51
1c0027a2:	09a65633          	p.ror	a2,a2,s10
1c0027a6:	d8770713          	addi	a4,a4,-633 # f4d50d87 <pulp__FC+0xf4d50d88>
1c0027aa:	965e                	add	a2,a2,s7
1c0027ac:	9716                	add	a4,a4,t0
1c0027ae:	9b3a                	add	s6,s6,a4
		STEP(G, c, d, a, b, GET(3), 0xf4d50d87, 14)
1c0027b0:	00cbc733          	xor	a4,s7,a2
1c0027b4:	8f69                	and	a4,a4,a0
1c0027b6:	01774733          	xor	a4,a4,s7
1c0027ba:	9b3a                	add	s6,s6,a4
1c0027bc:	455a1737          	lui	a4,0x455a1
1c0027c0:	099b5b33          	p.ror	s6,s6,s9
1c0027c4:	4ed70713          	addi	a4,a4,1261 # 455a14ed <__l2_end+0x29599c71>
1c0027c8:	9b32                	add	s6,s6,a2
1c0027ca:	977a                	add	a4,a4,t5
1c0027cc:	953a                	add	a0,a0,a4
		STEP(G, b, c, d, a, GET(8), 0x455a14ed, 20)
1c0027ce:	01664733          	xor	a4,a2,s6
1c0027d2:	01777733          	and	a4,a4,s7
1c0027d6:	8f31                	xor	a4,a4,a2
1c0027d8:	953a                	add	a0,a0,a4
1c0027da:	a9e3f6b7          	lui	a3,0xa9e3f
1c0027de:	09855533          	p.ror	a0,a0,s8
1c0027e2:	90568693          	addi	a3,a3,-1787 # a9e3e905 <pulp__FC+0xa9e3e906>
1c0027e6:	955a                	add	a0,a0,s6
1c0027e8:	969a                	add	a3,a3,t1
1c0027ea:	9bb6                	add	s7,s7,a3
		STEP(G, a, b, c, d, GET(13), 0xa9e3e905, 5)
1c0027ec:	00ab46b3          	xor	a3,s6,a0
1c0027f0:	8ef1                	and	a3,a3,a2
1c0027f2:	0166c6b3          	xor	a3,a3,s6
1c0027f6:	9bb6                	add	s7,s7,a3
1c0027f8:	09bbd6b3          	p.ror	a3,s7,s11
1c0027fc:	4bb2                	lw	s7,12(sp)
1c0027fe:	fcefa737          	lui	a4,0xfcefa
1c002802:	3f870713          	addi	a4,a4,1016 # fcefa3f8 <pulp__FC+0xfcefa3f9>
1c002806:	96aa                	add	a3,a3,a0
1c002808:	975e                	add	a4,a4,s7
1c00280a:	963a                	add	a2,a2,a4
		STEP(G, d, a, b, c, GET(2), 0xfcefa3f8, 9)
1c00280c:	00d54733          	xor	a4,a0,a3
1c002810:	01677733          	and	a4,a4,s6
1c002814:	8f29                	xor	a4,a4,a0
1c002816:	963a                	add	a2,a2,a4
1c002818:	09a65733          	p.ror	a4,a2,s10
1c00281c:	676f0637          	lui	a2,0x676f0
1c002820:	2d960613          	addi	a2,a2,729 # 676f02d9 <__l2_end+0x4b6e8a5d>
1c002824:	9736                	add	a4,a4,a3
1c002826:	964a                	add	a2,a2,s2
1c002828:	9b32                	add	s6,s6,a2
		STEP(G, c, d, a, b, GET(7), 0x676f02d9, 14)
1c00282a:	00e6c633          	xor	a2,a3,a4
1c00282e:	8e69                	and	a2,a2,a0
1c002830:	8e35                	xor	a2,a2,a3
1c002832:	9b32                	add	s6,s6,a2
1c002834:	8d2a5637          	lui	a2,0x8d2a5
1c002838:	099b5b33          	p.ror	s6,s6,s9
1c00283c:	c8a60613          	addi	a2,a2,-886 # 8d2a4c8a <pulp__FC+0x8d2a4c8b>
1c002840:	9b3a                	add	s6,s6,a4
1c002842:	961e                	add	a2,a2,t2
1c002844:	9532                	add	a0,a0,a2
		STEP(G, b, c, d, a, GET(12), 0x8d2a4c8a, 20)
1c002846:	01674633          	xor	a2,a4,s6
1c00284a:	8e75                	and	a2,a2,a3
1c00284c:	8e39                	xor	a2,a2,a4
1c00284e:	9532                	add	a0,a0,a2
1c002850:	09855533          	p.ror	a0,a0,s8
1c002854:	fffa4637          	lui	a2,0xfffa4
1c002858:	955a                	add	a0,a0,s6
1c00285a:	94260613          	addi	a2,a2,-1726 # fffa3942 <pulp__FC+0xfffa3943>

/* Round 3 */
		STEP(H, a, b, c, d, GET(5), 0xfffa3942, 4)
1c00285e:	00ab4bb3          	xor	s7,s6,a0
1c002862:	9622                	add	a2,a2,s0
1c002864:	96b2                	add	a3,a3,a2
1c002866:	00ebc633          	xor	a2,s7,a4
1c00286a:	4cf1                	li	s9,28
1c00286c:	96b2                	add	a3,a3,a2
1c00286e:	8771f637          	lui	a2,0x8771f
1c002872:	0996d6b3          	p.ror	a3,a3,s9
1c002876:	68160613          	addi	a2,a2,1665 # 8771f681 <pulp__FC+0x8771f682>
1c00287a:	96aa                	add	a3,a3,a0
1c00287c:	967a                	add	a2,a2,t5
1c00287e:	9732                	add	a4,a4,a2
		STEP(H2, d, a, b, c, GET(8), 0x8771f681, 11)
1c002880:	00dbc633          	xor	a2,s7,a3
1c002884:	4c55                	li	s8,21
1c002886:	963a                	add	a2,a2,a4
1c002888:	09865633          	p.ror	a2,a2,s8
1c00288c:	6d9d6737          	lui	a4,0x6d9d6
1c002890:	9636                	add	a2,a2,a3
1c002892:	12270713          	addi	a4,a4,290 # 6d9d6122 <__l2_end+0x519ce8a6>
		STEP(H, c, d, a, b, GET(11), 0x6d9d6122, 16)
1c002896:	00c6cd33          	xor	s10,a3,a2
1c00289a:	9746                	add	a4,a4,a7
1c00289c:	975a                	add	a4,a4,s6
1c00289e:	00ad4b33          	xor	s6,s10,a0
1c0028a2:	4bc1                	li	s7,16
1c0028a4:	975a                	add	a4,a4,s6
1c0028a6:	fde54b37          	lui	s6,0xfde54
1c0028aa:	09775733          	p.ror	a4,a4,s7
1c0028ae:	80cb0b13          	addi	s6,s6,-2036 # fde5380c <pulp__FC+0xfde5380d>
1c0028b2:	9732                	add	a4,a4,a2
1c0028b4:	9b26                	add	s6,s6,s1
		STEP(H2, b, c, d, a, GET(14), 0xfde5380c, 23)
1c0028b6:	00ed4d33          	xor	s10,s10,a4
1c0028ba:	955a                	add	a0,a0,s6
1c0028bc:	956a                	add	a0,a0,s10
1c0028be:	4b25                	li	s6,9
1c0028c0:	09655533          	p.ror	a0,a0,s6
1c0028c4:	953a                	add	a0,a0,a4
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c0028c6:	00a74d33          	xor	s10,a4,a0
1c0028ca:	4da2                	lw	s11,8(sp)
1c0028cc:	c06a                	sw	s10,0(sp)
1c0028ce:	a4befd37          	lui	s10,0xa4bef
1c0028d2:	a44d0d13          	addi	s10,s10,-1468 # a4beea44 <pulp__FC+0xa4beea45>
1c0028d6:	9dea                	add	s11,s11,s10
1c0028d8:	96ee                	add	a3,a3,s11
1c0028da:	4d82                	lw	s11,0(sp)
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c0028dc:	09d7aa23          	sw	t4,148(a5)
		a += saved_a;
		b += saved_b;
		c += saved_c;
		d += saved_d;

		ptr += 64;
1c0028e0:	04058593          	addi	a1,a1,64
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c0028e4:	00cdcd33          	xor	s10,s11,a2
1c0028e8:	96ea                	add	a3,a3,s10
1c0028ea:	4d42                	lw	s10,16(sp)
1c0028ec:	4bdeddb7          	lui	s11,0x4bded
1c0028f0:	fa9d8d93          	addi	s11,s11,-87 # 4bdecfa9 <__l2_end+0x2fde572d>
1c0028f4:	9d6e                	add	s10,s10,s11
1c0028f6:	966a                	add	a2,a2,s10
		STEP(H2, d, a, b, c, GET(4), 0x4bdecfa9, 11)
1c0028f8:	4d02                	lw	s10,0(sp)
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c0028fa:	0996d6b3          	p.ror	a3,a3,s9
1c0028fe:	96aa                	add	a3,a3,a0
		STEP(H2, d, a, b, c, GET(4), 0x4bdecfa9, 11)
1c002900:	00dd4db3          	xor	s11,s10,a3
1c002904:	966e                	add	a2,a2,s11
1c002906:	09865633          	p.ror	a2,a2,s8
1c00290a:	f6bb5db7          	lui	s11,0xf6bb5
1c00290e:	9636                	add	a2,a2,a3
1c002910:	b60d8d93          	addi	s11,s11,-1184 # f6bb4b60 <pulp__FC+0xf6bb4b61>
		STEP(H, c, d, a, b, GET(7), 0xf6bb4b60, 16)
1c002914:	00c6cd33          	xor	s10,a3,a2
1c002918:	9dca                	add	s11,s11,s2
1c00291a:	976e                	add	a4,a4,s11
1c00291c:	00ad4db3          	xor	s11,s10,a0
1c002920:	976e                	add	a4,a4,s11
1c002922:	bebfcdb7          	lui	s11,0xbebfc
1c002926:	09775733          	p.ror	a4,a4,s7
1c00292a:	c70d8d93          	addi	s11,s11,-912 # bebfbc70 <pulp__FC+0xbebfbc71>
1c00292e:	9732                	add	a4,a4,a2
1c002930:	9dfe                	add	s11,s11,t6
		STEP(H2, b, c, d, a, GET(10), 0xbebfbc70, 23)
1c002932:	00ed4d33          	xor	s10,s10,a4
1c002936:	956e                	add	a0,a0,s11
1c002938:	956a                	add	a0,a0,s10
1c00293a:	09655533          	p.ror	a0,a0,s6
1c00293e:	289b8d37          	lui	s10,0x289b8
1c002942:	953a                	add	a0,a0,a4
1c002944:	ec6d0d13          	addi	s10,s10,-314 # 289b7ec6 <__l2_end+0xc9b064a>
		STEP(H, a, b, c, d, GET(13), 0x289b7ec6, 4)
1c002948:	00a74db3          	xor	s11,a4,a0
1c00294c:	9d1a                	add	s10,s10,t1
1c00294e:	96ea                	add	a3,a3,s10
1c002950:	00cdcd33          	xor	s10,s11,a2
1c002954:	9d36                	add	s10,s10,a3
1c002956:	eaa126b7          	lui	a3,0xeaa12
1c00295a:	099d5d33          	p.ror	s10,s10,s9
1c00295e:	7fa68693          	addi	a3,a3,2042 # eaa127fa <pulp__FC+0xeaa127fb>
1c002962:	9d2a                	add	s10,s10,a0
1c002964:	96ce                	add	a3,a3,s3
		STEP(H2, d, a, b, c, GET(0), 0xeaa127fa, 11)
1c002966:	01adcdb3          	xor	s11,s11,s10
1c00296a:	9636                	add	a2,a2,a3
1c00296c:	966e                	add	a2,a2,s11
1c00296e:	09865633          	p.ror	a2,a2,s8
1c002972:	d4ef3db7          	lui	s11,0xd4ef3
1c002976:	966a                	add	a2,a2,s10
1c002978:	085d8d93          	addi	s11,s11,133 # d4ef3085 <pulp__FC+0xd4ef3086>
		STEP(H, c, d, a, b, GET(3), 0xd4ef3085, 16)
1c00297c:	00cd46b3          	xor	a3,s10,a2
1c002980:	9d96                	add	s11,s11,t0
1c002982:	976e                	add	a4,a4,s11
1c002984:	00a6cdb3          	xor	s11,a3,a0
1c002988:	9dba                	add	s11,s11,a4
1c00298a:	04882737          	lui	a4,0x4882
1c00298e:	097dddb3          	p.ror	s11,s11,s7
1c002992:	d0570713          	addi	a4,a4,-763 # 4881d05 <__L2+0x4801d05>
1c002996:	9db2                	add	s11,s11,a2
1c002998:	9772                	add	a4,a4,t3
1c00299a:	953a                	add	a0,a0,a4
		STEP(H2, b, c, d, a, GET(6), 0x04881d05, 23)
1c00299c:	01b6c6b3          	xor	a3,a3,s11
1c0029a0:	96aa                	add	a3,a3,a0
1c0029a2:	0966d6b3          	p.ror	a3,a3,s6
1c0029a6:	96ee                	add	a3,a3,s11
		STEP(H, a, b, c, d, GET(9), 0xd9d4d039, 4)
1c0029a8:	00ddc533          	xor	a0,s11,a3
1c0029ac:	4752                	lw	a4,20(sp)
1c0029ae:	c02a                	sw	a0,0(sp)
1c0029b0:	d9d4d537          	lui	a0,0xd9d4d
1c0029b4:	03950513          	addi	a0,a0,57 # d9d4d039 <pulp__FC+0xd9d4d03a>
1c0029b8:	972a                	add	a4,a4,a0
1c0029ba:	9d3a                	add	s10,s10,a4
1c0029bc:	4702                	lw	a4,0(sp)
1c0029be:	00c74533          	xor	a0,a4,a2
1c0029c2:	9d2a                	add	s10,s10,a0
1c0029c4:	e6dba537          	lui	a0,0xe6dba
1c0029c8:	099d5cb3          	p.ror	s9,s10,s9
1c0029cc:	9e550513          	addi	a0,a0,-1563 # e6db99e5 <pulp__FC+0xe6db99e6>
1c0029d0:	9cb6                	add	s9,s9,a3
1c0029d2:	951e                	add	a0,a0,t2
		STEP(H2, d, a, b, c, GET(12), 0xe6db99e5, 11)
1c0029d4:	01974733          	xor	a4,a4,s9
1c0029d8:	962a                	add	a2,a2,a0
1c0029da:	963a                	add	a2,a2,a4
1c0029dc:	09865c33          	p.ror	s8,a2,s8
1c0029e0:	1fa28737          	lui	a4,0x1fa28
1c0029e4:	9c66                	add	s8,s8,s9
1c0029e6:	cf870713          	addi	a4,a4,-776 # 1fa27cf8 <__l2_end+0x3a2047c>
		STEP(H, c, d, a, b, GET(15), 0x1fa27cf8, 16)
1c0029ea:	018ccd33          	xor	s10,s9,s8
1c0029ee:	9776                	add	a4,a4,t4
1c0029f0:	9dba                	add	s11,s11,a4
1c0029f2:	00dd4733          	xor	a4,s10,a3
1c0029f6:	9dba                	add	s11,s11,a4
1c0029f8:	097ddbb3          	p.ror	s7,s11,s7
1c0029fc:	4db2                	lw	s11,12(sp)
1c0029fe:	c4ac5737          	lui	a4,0xc4ac5
1c002a02:	66570713          	addi	a4,a4,1637 # c4ac5665 <pulp__FC+0xc4ac5666>
1c002a06:	9be2                	add	s7,s7,s8
1c002a08:	976e                	add	a4,a4,s11
		STEP(H2, b, c, d, a, GET(2), 0xc4ac5665, 23)
1c002a0a:	017d4d33          	xor	s10,s10,s7
1c002a0e:	96ba                	add	a3,a3,a4
1c002a10:	f4292737          	lui	a4,0xf4292
1c002a14:	96ea                	add	a3,a3,s10
1c002a16:	24470713          	addi	a4,a4,580 # f4292244 <pulp__FC+0xf4292245>
1c002a1a:	0966db33          	p.ror	s6,a3,s6
1c002a1e:	99ba                	add	s3,s3,a4
1c002a20:	9b5e                	add	s6,s6,s7
1c002a22:	99e6                	add	s3,s3,s9
		STEP(I, a, b, c, d, GET(0), 0xf4292244, 6)
1c002a24:	fffc4c93          	not	s9,s8
1c002a28:	016cecb3          	or	s9,s9,s6
1c002a2c:	017cccb3          	xor	s9,s9,s7
1c002a30:	432b0737          	lui	a4,0x432b0
1c002a34:	4669                	li	a2,26
1c002a36:	f9770713          	addi	a4,a4,-105 # 432aff97 <__l2_end+0x272a871b>
1c002a3a:	9cce                	add	s9,s9,s3
1c002a3c:	08ccdcb3          	p.ror	s9,s9,a2
1c002a40:	993a                	add	s2,s2,a4
1c002a42:	9cda                	add	s9,s9,s6
1c002a44:	9962                	add	s2,s2,s8
		STEP(I, d, a, b, c, GET(7), 0x432aff97, 10)
1c002a46:	fffbcc13          	not	s8,s7
1c002a4a:	019c6c33          	or	s8,s8,s9
1c002a4e:	016c4c33          	xor	s8,s8,s6
1c002a52:	ab942737          	lui	a4,0xab942
1c002a56:	4559                	li	a0,22
1c002a58:	9c4a                	add	s8,s8,s2
1c002a5a:	3a770713          	addi	a4,a4,935 # ab9423a7 <pulp__FC+0xab9423a8>
1c002a5e:	08ac5c33          	p.ror	s8,s8,a0
1c002a62:	94ba                	add	s1,s1,a4
1c002a64:	9c66                	add	s8,s8,s9
1c002a66:	94de                	add	s1,s1,s7
		STEP(I, c, d, a, b, GET(14), 0xab9423a7, 15)
1c002a68:	fffb4b93          	not	s7,s6
1c002a6c:	018bebb3          	or	s7,s7,s8
1c002a70:	019bcbb3          	xor	s7,s7,s9
1c002a74:	fc93a737          	lui	a4,0xfc93a
1c002a78:	4945                	li	s2,17
1c002a7a:	9ba6                	add	s7,s7,s1
1c002a7c:	03970713          	addi	a4,a4,57 # fc93a039 <pulp__FC+0xfc93a03a>
1c002a80:	9722                	add	a4,a4,s0
1c002a82:	092bdbb3          	p.ror	s7,s7,s2
1c002a86:	9be2                	add	s7,s7,s8
1c002a88:	9b3a                	add	s6,s6,a4
		STEP(I, b, c, d, a, GET(5), 0xfc93a039, 21)
1c002a8a:	fffcc713          	not	a4,s9
1c002a8e:	01776733          	or	a4,a4,s7
1c002a92:	01874733          	xor	a4,a4,s8
1c002a96:	46ad                	li	a3,11
1c002a98:	975a                	add	a4,a4,s6
1c002a9a:	08d75733          	p.ror	a4,a4,a3
1c002a9e:	655b6437          	lui	s0,0x655b6
1c002aa2:	975e                	add	a4,a4,s7
1c002aa4:	9c340413          	addi	s0,s0,-1597 # 655b59c3 <__l2_end+0x495ae147>
		STEP(I, a, b, c, d, GET(12), 0x655b59c3, 6)
1c002aa8:	fffc4493          	not	s1,s8
1c002aac:	93a2                	add	t2,t2,s0
1c002aae:	8cd9                	or	s1,s1,a4
1c002ab0:	9c9e                	add	s9,s9,t2
1c002ab2:	0174c4b3          	xor	s1,s1,s7
1c002ab6:	9ca6                	add	s9,s9,s1
1c002ab8:	08ccdcb3          	p.ror	s9,s9,a2
1c002abc:	8f0cd3b7          	lui	t2,0x8f0cd
1c002ac0:	9cba                	add	s9,s9,a4
1c002ac2:	c9238393          	addi	t2,t2,-878 # 8f0ccc92 <pulp__FC+0x8f0ccc93>
		STEP(I, d, a, b, c, GET(3), 0x8f0ccc92, 10)
1c002ac6:	fffbc413          	not	s0,s7
1c002aca:	929e                	add	t0,t0,t2
1c002acc:	01946433          	or	s0,s0,s9
1c002ad0:	9c16                	add	s8,s8,t0
1c002ad2:	8c39                	xor	s0,s0,a4
1c002ad4:	9c22                	add	s8,s8,s0
1c002ad6:	08ac5c33          	p.ror	s8,s8,a0
1c002ada:	ffeff2b7          	lui	t0,0xffeff
1c002ade:	9c66                	add	s8,s8,s9
1c002ae0:	47d28293          	addi	t0,t0,1149 # ffeff47d <pulp__FC+0xffeff47e>
		STEP(I, c, d, a, b, GET(10), 0xffeff47d, 15)
1c002ae4:	fff74393          	not	t2,a4
1c002ae8:	9f96                	add	t6,t6,t0
1c002aea:	0183e3b3          	or	t2,t2,s8
1c002aee:	9bfe                	add	s7,s7,t6
1c002af0:	0193c3b3          	xor	t2,t2,s9
1c002af4:	42a2                	lw	t0,8(sp)
1c002af6:	9b9e                	add	s7,s7,t2
1c002af8:	85846fb7          	lui	t6,0x85846
1c002afc:	092bdbb3          	p.ror	s7,s7,s2
1c002b00:	dd1f8f93          	addi	t6,t6,-559 # 85845dd1 <pulp__FC+0x85845dd2>
1c002b04:	9be2                	add	s7,s7,s8
1c002b06:	9f96                	add	t6,t6,t0
		STEP(I, b, c, d, a, GET(1), 0x85845dd1, 21)
1c002b08:	fffcc293          	not	t0,s9
1c002b0c:	0172e2b3          	or	t0,t0,s7
1c002b10:	0182c2b3          	xor	t0,t0,s8
1c002b14:	977e                	add	a4,a4,t6
1c002b16:	9716                	add	a4,a4,t0
1c002b18:	08d75733          	p.ror	a4,a4,a3
1c002b1c:	6fa88fb7          	lui	t6,0x6fa88
1c002b20:	975e                	add	a4,a4,s7
1c002b22:	e4ff8f93          	addi	t6,t6,-433 # 6fa87e4f <__l2_end+0x53a805d3>
		STEP(I, a, b, c, d, GET(8), 0x6fa87e4f, 6)
1c002b26:	fffc4293          	not	t0,s8
1c002b2a:	9f7e                	add	t5,t5,t6
1c002b2c:	00e2e2b3          	or	t0,t0,a4
1c002b30:	9cfa                	add	s9,s9,t5
1c002b32:	0172c2b3          	xor	t0,t0,s7
1c002b36:	9c96                	add	s9,s9,t0
1c002b38:	08ccdcb3          	p.ror	s9,s9,a2
1c002b3c:	fe2cef37          	lui	t5,0xfe2ce
1c002b40:	9cba                	add	s9,s9,a4
1c002b42:	6e0f0f13          	addi	t5,t5,1760 # fe2ce6e0 <pulp__FC+0xfe2ce6e1>
		STEP(I, d, a, b, c, GET(15), 0xfe2ce6e0, 10)
1c002b46:	fffbcf93          	not	t6,s7
1c002b4a:	9efa                	add	t4,t4,t5
1c002b4c:	019fefb3          	or	t6,t6,s9
1c002b50:	9c76                	add	s8,s8,t4
1c002b52:	00efcfb3          	xor	t6,t6,a4
1c002b56:	9c7e                	add	s8,s8,t6
1c002b58:	08ac5c33          	p.ror	s8,s8,a0
1c002b5c:	a3014eb7          	lui	t4,0xa3014
1c002b60:	9c66                	add	s8,s8,s9
1c002b62:	314e8e93          	addi	t4,t4,788 # a3014314 <pulp__FC+0xa3014315>
		STEP(I, c, d, a, b, GET(6), 0xa3014314, 15)
1c002b66:	fff74f13          	not	t5,a4
1c002b6a:	9e76                	add	t3,t3,t4
1c002b6c:	018f6f33          	or	t5,t5,s8
1c002b70:	9bf2                	add	s7,s7,t3
1c002b72:	019f4f33          	xor	t5,t5,s9
1c002b76:	9bfa                	add	s7,s7,t5
1c002b78:	092bdbb3          	p.ror	s7,s7,s2
1c002b7c:	4e081e37          	lui	t3,0x4e081
1c002b80:	9be2                	add	s7,s7,s8
1c002b82:	1a1e0e13          	addi	t3,t3,417 # 4e0811a1 <__l2_end+0x32079925>
		STEP(I, b, c, d, a, GET(13), 0x4e0811a1, 21)
1c002b86:	fffcce93          	not	t4,s9
1c002b8a:	9372                	add	t1,t1,t3
1c002b8c:	017eeeb3          	or	t4,t4,s7
1c002b90:	018eceb3          	xor	t4,t4,s8
1c002b94:	971a                	add	a4,a4,t1
1c002b96:	9776                	add	a4,a4,t4
1c002b98:	4d42                	lw	s10,16(sp)
1c002b9a:	08d75733          	p.ror	a4,a4,a3
1c002b9e:	f7538337          	lui	t1,0xf7538
1c002ba2:	975e                	add	a4,a4,s7
		STEP(I, a, b, c, d, GET(4), 0xf7537e82, 6)
1c002ba4:	fffc4e13          	not	t3,s8
1c002ba8:	e8230313          	addi	t1,t1,-382 # f7537e82 <pulp__FC+0xf7537e83>
1c002bac:	936a                	add	t1,t1,s10
1c002bae:	00ee6e33          	or	t3,t3,a4
1c002bb2:	017e4e33          	xor	t3,t3,s7
1c002bb6:	9c9a                	add	s9,s9,t1
1c002bb8:	9cf2                	add	s9,s9,t3
1c002bba:	08ccd633          	p.ror	a2,s9,a2
1c002bbe:	bd3af337          	lui	t1,0xbd3af
1c002bc2:	963a                	add	a2,a2,a4
1c002bc4:	23530313          	addi	t1,t1,565 # bd3af235 <pulp__FC+0xbd3af236>
		STEP(I, d, a, b, c, GET(11), 0xbd3af235, 10)
1c002bc8:	fffbce13          	not	t3,s7
1c002bcc:	989a                	add	a7,a7,t1
1c002bce:	00ce6e33          	or	t3,t3,a2
1c002bd2:	00ee4e33          	xor	t3,t3,a4
1c002bd6:	9c46                	add	s8,s8,a7
1c002bd8:	9c72                	add	s8,s8,t3
1c002bda:	08ac5533          	p.ror	a0,s8,a0
1c002bde:	2ad7d8b7          	lui	a7,0x2ad7d
1c002be2:	9532                	add	a0,a0,a2
		STEP(I, c, d, a, b, GET(2), 0x2ad7d2bb, 15)
1c002be4:	fff74313          	not	t1,a4
1c002be8:	2bb88893          	addi	a7,a7,699 # 2ad7d2bb <__l2_end+0xed75a3f>
1c002bec:	98ee                	add	a7,a7,s11
1c002bee:	00a36333          	or	t1,t1,a0
1c002bf2:	9bc6                	add	s7,s7,a7
1c002bf4:	00c34333          	xor	t1,t1,a2
1c002bf8:	9b9a                	add	s7,s7,t1
1c002bfa:	4dd2                	lw	s11,20(sp)
1c002bfc:	092bd933          	p.ror	s2,s7,s2
1c002c00:	eb86d8b7          	lui	a7,0xeb86d
1c002c04:	992a                	add	s2,s2,a0
1c002c06:	39188893          	addi	a7,a7,913 # eb86d391 <pulp__FC+0xeb86d392>
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c002c0a:	fff64313          	not	t1,a2
		a += saved_a;
1c002c0e:	4e62                	lw	t3,24(sp)
	} while (size -= 64);
1c002c10:	4ef2                	lw	t4,28(sp)
1c002c12:	98ee                	add	a7,a7,s11
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c002c14:	01236333          	or	t1,t1,s2
1c002c18:	9746                	add	a4,a4,a7
1c002c1a:	00a34333          	xor	t1,t1,a0
1c002c1e:	971a                	add	a4,a4,t1
1c002c20:	08d75733          	p.ror	a4,a4,a3
		a += saved_a;
1c002c24:	9e32                	add	t3,t3,a2
	} while (size -= 64);
1c002c26:	1efd                	addi	t4,t4,-1
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c002c28:	974a                	add	a4,a4,s2
		a += saved_a;
1c002c2a:	cc72                	sw	t3,24(sp)
	} while (size -= 64);
1c002c2c:	ce76                	sw	t4,28(sp)
		b += saved_b;
1c002c2e:	983a                	add	a6,a6,a4
		c += saved_c;
1c002c30:	9a4a                	add	s4,s4,s2
		d += saved_d;
1c002c32:	9aaa                	add	s5,s5,a0
	} while (size -= 64);
1c002c34:	f80e9a63          	bnez	t4,1c0023c8 <body+0x38>
	ctx->b = b;
	ctx->c = c;
	ctx->d = d;

	return ptr;
}
1c002c38:	4436                	lw	s0,76(sp)
	ctx->c = c;
1c002c3a:	0147a823          	sw	s4,16(a5)
	ctx->d = d;
1c002c3e:	0157aa23          	sw	s5,20(a5)
	ctx->a = a;
1c002c42:	01c7a423          	sw	t3,8(a5)
	ctx->b = b;
1c002c46:	0107a623          	sw	a6,12(a5)
}
1c002c4a:	44a6                	lw	s1,72(sp)
1c002c4c:	4916                	lw	s2,68(sp)
1c002c4e:	4986                	lw	s3,64(sp)
1c002c50:	5a72                	lw	s4,60(sp)
1c002c52:	5ae2                	lw	s5,56(sp)
1c002c54:	5b52                	lw	s6,52(sp)
1c002c56:	5bc2                	lw	s7,48(sp)
1c002c58:	5c32                	lw	s8,44(sp)
1c002c5a:	5ca2                	lw	s9,40(sp)
1c002c5c:	5d12                	lw	s10,36(sp)
1c002c5e:	5d82                	lw	s11,32(sp)
1c002c60:	852e                	mv	a0,a1
1c002c62:	6161                	addi	sp,sp,80
1c002c64:	8082                	ret

1c002c66 <MD5_Init>:

void MD5_Init(MD5_CTX *ctx)
{
	ctx->a = 0x67452301;
1c002c66:	674527b7          	lui	a5,0x67452
1c002c6a:	30178793          	addi	a5,a5,769 # 67452301 <__l2_end+0x4b44aa85>
1c002c6e:	c51c                	sw	a5,8(a0)
	ctx->b = 0xefcdab89;
1c002c70:	efcdb7b7          	lui	a5,0xefcdb
1c002c74:	b8978793          	addi	a5,a5,-1143 # efcdab89 <pulp__FC+0xefcdab8a>
1c002c78:	c55c                	sw	a5,12(a0)
	ctx->c = 0x98badcfe;
1c002c7a:	98bae7b7          	lui	a5,0x98bae
1c002c7e:	cfe78793          	addi	a5,a5,-770 # 98badcfe <pulp__FC+0x98badcff>
1c002c82:	c91c                	sw	a5,16(a0)
	ctx->d = 0x10325476;
1c002c84:	103257b7          	lui	a5,0x10325
1c002c88:	47678793          	addi	a5,a5,1142 # 10325476 <__l1_end+0x325456>
1c002c8c:	c95c                	sw	a5,20(a0)

	ctx->lo = 0;
1c002c8e:	00052023          	sw	zero,0(a0)
	ctx->hi = 0;
1c002c92:	00052223          	sw	zero,4(a0)
}
1c002c96:	8082                	ret

1c002c98 <MD5_Update>:

void MD5_Update(MD5_CTX *ctx, const void *data, unsigned long size)
{
1c002c98:	1101                	addi	sp,sp,-32
1c002c9a:	cc22                	sw	s0,24(sp)
1c002c9c:	842a                	mv	s0,a0
	MD5_u32plus saved_lo;
	unsigned long used, available;

	saved_lo = ctx->lo;
1c002c9e:	4108                	lw	a0,0(a0)
{
1c002ca0:	ca26                	sw	s1,20(sp)
1c002ca2:	c84a                	sw	s2,16(sp)
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c002ca4:	00c507b3          	add	a5,a0,a2
{
1c002ca8:	ce06                	sw	ra,28(sp)
1c002caa:	c64e                	sw	s3,12(sp)
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c002cac:	c5d7b7b3          	p.bclr	a5,a5,2,29
1c002cb0:	c01c                	sw	a5,0(s0)
{
1c002cb2:	892e                	mv	s2,a1
1c002cb4:	84b2                	mv	s1,a2
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c002cb6:	00a7f563          	bleu	a0,a5,1c002cc0 <MD5_Update+0x28>
		ctx->hi++;
1c002cba:	405c                	lw	a5,4(s0)
1c002cbc:	0785                	addi	a5,a5,1
1c002cbe:	c05c                	sw	a5,4(s0)
	ctx->hi += size >> 29;
1c002cc0:	4058                	lw	a4,4(s0)
1c002cc2:	01d4d793          	srli	a5,s1,0x1d

	used = saved_lo & 0x3f;
1c002cc6:	f2653533          	p.bclr	a0,a0,25,6
	ctx->hi += size >> 29;
1c002cca:	97ba                	add	a5,a5,a4
1c002ccc:	c05c                	sw	a5,4(s0)

	if (used) {
1c002cce:	c129                	beqz	a0,1c002d10 <MD5_Update+0x78>
		available = 64 - used;
1c002cd0:	04000993          	li	s3,64
1c002cd4:	40a989b3          	sub	s3,s3,a0
1c002cd8:	0561                	addi	a0,a0,24
1c002cda:	9522                	add	a0,a0,s0

		if (size < available) {
1c002cdc:	0134fc63          	bleu	s3,s1,1c002cf4 <MD5_Update+0x5c>
			memcpy(&ctx->buffer[used], data, size);
1c002ce0:	8626                	mv	a2,s1
1c002ce2:	85ca                	mv	a1,s2
		data = body(ctx, data, size & ~(unsigned long)0x3f);
		size &= 0x3f;
	}

	memcpy(ctx->buffer, data, size);
}
1c002ce4:	4462                	lw	s0,24(sp)
1c002ce6:	40f2                	lw	ra,28(sp)
1c002ce8:	44d2                	lw	s1,20(sp)
1c002cea:	4942                	lw	s2,16(sp)
1c002cec:	49b2                	lw	s3,12(sp)
1c002cee:	6105                	addi	sp,sp,32
	memcpy(ctx->buffer, data, size);
1c002cf0:	2b50206f          	j	1c0057a4 <memcpy>
		memcpy(&ctx->buffer[used], data, available);
1c002cf4:	85ca                	mv	a1,s2
1c002cf6:	864e                	mv	a2,s3
1c002cf8:	2ad020ef          	jal	ra,1c0057a4 <memcpy>
		body(ctx, ctx->buffer, 64);
1c002cfc:	04000613          	li	a2,64
1c002d00:	01840593          	addi	a1,s0,24
1c002d04:	8522                	mv	a0,s0
		data = (const unsigned char *)data + available;
1c002d06:	994e                	add	s2,s2,s3
		size -= available;
1c002d08:	413484b3          	sub	s1,s1,s3
		body(ctx, ctx->buffer, 64);
1c002d0c:	e84ff0ef          	jal	ra,1c002390 <body>
	if (size >= 64) {
1c002d10:	03f00793          	li	a5,63
1c002d14:	0097fb63          	bleu	s1,a5,1c002d2a <MD5_Update+0x92>
		data = body(ctx, data, size & ~(unsigned long)0x3f);
1c002d18:	ca04b633          	p.bclr	a2,s1,5,0
1c002d1c:	85ca                	mv	a1,s2
1c002d1e:	8522                	mv	a0,s0
1c002d20:	e70ff0ef          	jal	ra,1c002390 <body>
1c002d24:	892a                	mv	s2,a0
		size &= 0x3f;
1c002d26:	f264b4b3          	p.bclr	s1,s1,25,6
	memcpy(ctx->buffer, data, size);
1c002d2a:	8626                	mv	a2,s1
1c002d2c:	85ca                	mv	a1,s2
1c002d2e:	01840513          	addi	a0,s0,24
1c002d32:	bf4d                	j	1c002ce4 <MD5_Update+0x4c>

1c002d34 <MD5_Final>:
	(dst)[1] = (unsigned char)((src) >> 8); \
	(dst)[2] = (unsigned char)((src) >> 16); \
	(dst)[3] = (unsigned char)((src) >> 24);

void MD5_Final(unsigned char *result, MD5_CTX *ctx)
{
1c002d34:	1141                	addi	sp,sp,-16
1c002d36:	c226                	sw	s1,4(sp)
1c002d38:	84aa                	mv	s1,a0
	unsigned long used, available;

	used = ctx->lo & 0x3f;
1c002d3a:	4188                	lw	a0,0(a1)
{
1c002d3c:	c422                	sw	s0,8(sp)
1c002d3e:	c04a                	sw	s2,0(sp)
	used = ctx->lo & 0x3f;
1c002d40:	f2653533          	p.bclr	a0,a0,25,6

	ctx->buffer[used++] = 0x80;
1c002d44:	00a58733          	add	a4,a1,a0
{
1c002d48:	c606                	sw	ra,12(sp)
	ctx->buffer[used++] = 0x80;
1c002d4a:	00150793          	addi	a5,a0,1
1c002d4e:	f8000693          	li	a3,-128

	available = 64 - used;
1c002d52:	04000613          	li	a2,64
	ctx->buffer[used++] = 0x80;
1c002d56:	00d70c23          	sb	a3,24(a4)
	available = 64 - used;
1c002d5a:	8e1d                	sub	a2,a2,a5

	if (available < 8) {
1c002d5c:	471d                	li	a4,7
{
1c002d5e:	842e                	mv	s0,a1
1c002d60:	01858913          	addi	s2,a1,24
	if (available < 8) {
1c002d64:	02c76063          	bltu	a4,a2,1c002d84 <MD5_Final+0x50>
		memset(&ctx->buffer[used], 0, available);
1c002d68:	0565                	addi	a0,a0,25
1c002d6a:	4581                	li	a1,0
1c002d6c:	9522                	add	a0,a0,s0
1c002d6e:	227020ef          	jal	ra,1c005794 <memset>
		body(ctx, ctx->buffer, 64);
1c002d72:	04000613          	li	a2,64
1c002d76:	85ca                	mv	a1,s2
1c002d78:	8522                	mv	a0,s0
1c002d7a:	e16ff0ef          	jal	ra,1c002390 <body>
		used = 0;
		available = 64;
1c002d7e:	04000613          	li	a2,64
		used = 0;
1c002d82:	4781                	li	a5,0
	}

	memset(&ctx->buffer[used], 0, available - 8);
1c002d84:	01878513          	addi	a0,a5,24
1c002d88:	1661                	addi	a2,a2,-8
1c002d8a:	4581                	li	a1,0
1c002d8c:	9522                	add	a0,a0,s0
1c002d8e:	207020ef          	jal	ra,1c005794 <memset>

	ctx->lo <<= 3;
1c002d92:	401c                	lw	a5,0(s0)
	OUT(&ctx->buffer[56], ctx->lo)
	OUT(&ctx->buffer[60], ctx->hi)

	body(ctx, ctx->buffer, 64);
1c002d94:	85ca                	mv	a1,s2
1c002d96:	04000613          	li	a2,64
	ctx->lo <<= 3;
1c002d9a:	078e                	slli	a5,a5,0x3
	OUT(&ctx->buffer[56], ctx->lo)
1c002d9c:	873e                	mv	a4,a5
1c002d9e:	04e40823          	sb	a4,80(s0)
1c002da2:	0087d713          	srli	a4,a5,0x8
	ctx->lo <<= 3;
1c002da6:	c01c                	sw	a5,0(s0)
	OUT(&ctx->buffer[56], ctx->lo)
1c002da8:	04e408a3          	sb	a4,81(s0)
1c002dac:	0107d713          	srli	a4,a5,0x10
1c002db0:	83e1                	srli	a5,a5,0x18
1c002db2:	04f409a3          	sb	a5,83(s0)
	OUT(&ctx->buffer[60], ctx->hi)
1c002db6:	405c                	lw	a5,4(s0)
	OUT(&ctx->buffer[56], ctx->lo)
1c002db8:	04e40923          	sb	a4,82(s0)
	OUT(&ctx->buffer[60], ctx->hi)
1c002dbc:	873e                	mv	a4,a5
1c002dbe:	04e40a23          	sb	a4,84(s0)
1c002dc2:	0087d713          	srli	a4,a5,0x8
1c002dc6:	04e40aa3          	sb	a4,85(s0)
1c002dca:	0107d713          	srli	a4,a5,0x10
1c002dce:	83e1                	srli	a5,a5,0x18
1c002dd0:	04f40ba3          	sb	a5,87(s0)
1c002dd4:	04e40b23          	sb	a4,86(s0)
	body(ctx, ctx->buffer, 64);
1c002dd8:	8522                	mv	a0,s0
1c002dda:	db6ff0ef          	jal	ra,1c002390 <body>

	OUT(&result[0], ctx->a)
1c002dde:	441c                	lw	a5,8(s0)
	OUT(&result[4], ctx->b)
	OUT(&result[8], ctx->c)
	OUT(&result[12], ctx->d)

	memset(ctx, 0, sizeof(*ctx));
1c002de0:	8522                	mv	a0,s0
1c002de2:	09800613          	li	a2,152
	OUT(&result[0], ctx->a)
1c002de6:	00f48023          	sb	a5,0(s1)
1c002dea:	441c                	lw	a5,8(s0)
	memset(ctx, 0, sizeof(*ctx));
1c002dec:	4581                	li	a1,0
	OUT(&result[0], ctx->a)
1c002dee:	83a1                	srli	a5,a5,0x8
1c002df0:	00f480a3          	sb	a5,1(s1)
1c002df4:	00a45783          	lhu	a5,10(s0)
1c002df8:	00f48123          	sb	a5,2(s1)
1c002dfc:	00b44783          	lbu	a5,11(s0)
1c002e00:	00f481a3          	sb	a5,3(s1)
	OUT(&result[4], ctx->b)
1c002e04:	445c                	lw	a5,12(s0)
1c002e06:	00f48223          	sb	a5,4(s1)
1c002e0a:	445c                	lw	a5,12(s0)
1c002e0c:	83a1                	srli	a5,a5,0x8
1c002e0e:	00f482a3          	sb	a5,5(s1)
1c002e12:	00e45783          	lhu	a5,14(s0)
1c002e16:	00f48323          	sb	a5,6(s1)
1c002e1a:	00f44783          	lbu	a5,15(s0)
1c002e1e:	00f483a3          	sb	a5,7(s1)
	OUT(&result[8], ctx->c)
1c002e22:	481c                	lw	a5,16(s0)
1c002e24:	00f48423          	sb	a5,8(s1)
1c002e28:	481c                	lw	a5,16(s0)
1c002e2a:	83a1                	srli	a5,a5,0x8
1c002e2c:	00f484a3          	sb	a5,9(s1)
1c002e30:	01245783          	lhu	a5,18(s0)
1c002e34:	00f48523          	sb	a5,10(s1)
1c002e38:	01344783          	lbu	a5,19(s0)
1c002e3c:	00f485a3          	sb	a5,11(s1)
	OUT(&result[12], ctx->d)
1c002e40:	485c                	lw	a5,20(s0)
1c002e42:	00f48623          	sb	a5,12(s1)
1c002e46:	485c                	lw	a5,20(s0)
1c002e48:	83a1                	srli	a5,a5,0x8
1c002e4a:	00f486a3          	sb	a5,13(s1)
1c002e4e:	01645783          	lhu	a5,22(s0)
1c002e52:	00f48723          	sb	a5,14(s1)
1c002e56:	01744783          	lbu	a5,23(s0)
1c002e5a:	00f487a3          	sb	a5,15(s1)
}
1c002e5e:	40b2                	lw	ra,12(sp)
1c002e60:	4422                	lw	s0,8(sp)
1c002e62:	4492                	lw	s1,4(sp)
1c002e64:	4902                	lw	s2,0(sp)
1c002e66:	0141                	addi	sp,sp,16
	memset(ctx, 0, sizeof(*ctx));
1c002e68:	12d0206f          	j	1c005794 <memset>

1c002e6c <__bsp_init_pads>:
  conf->ram_start = CONFIG_SPIRAM_START;
  conf->ram_size = CONFIG_SPIRAM_SIZE;
  conf->skip_pads_config = 0;
  conf->spi_itf = CONFIG_SPIRAM_SPI_ITF;
  conf->spi_cs = CONFIG_SPIRAM_SPI_CS;
}
1c002e6c:	1c0077b7          	lui	a5,0x1c007
1c002e70:	7e478793          	addi	a5,a5,2020 # 1c0077e4 <__bsp_init_pads_done>
1c002e74:	4398                	lw	a4,0(a5)
1c002e76:	eb05                	bnez	a4,1c002ea6 <__bsp_init_pads+0x3a>
1c002e78:	1101                	addi	sp,sp,-32
1c002e7a:	ce06                	sw	ra,28(sp)
1c002e7c:	4705                	li	a4,1
1c002e7e:	c398                	sw	a4,0(a5)
1c002e80:	000557b7          	lui	a5,0x55
1c002e84:	50078793          	addi	a5,a5,1280 # 55500 <__L1Cl+0x45500>
1c002e88:	c03e                	sw	a5,0(sp)
1c002e8a:	0f0007b7          	lui	a5,0xf000
1c002e8e:	c23e                	sw	a5,4(sp)
1c002e90:	004007b7          	lui	a5,0x400
1c002e94:	17fd                	addi	a5,a5,-1
1c002e96:	850a                	mv	a0,sp
1c002e98:	c43e                	sw	a5,8(sp)
1c002e9a:	c602                	sw	zero,12(sp)
1c002e9c:	1db010ef          	jal	ra,1c004876 <pi_pad_init>
1c002ea0:	40f2                	lw	ra,28(sp)
1c002ea2:	6105                	addi	sp,sp,32
1c002ea4:	8082                	ret
1c002ea6:	8082                	ret

1c002ea8 <bsp_himax_conf_init>:
  return 0;
}


void bsp_himax_conf_init(struct pi_himax_conf *conf)
{
1c002ea8:	1101                	addi	sp,sp,-32
1c002eaa:	ce06                	sw	ra,28(sp)
  __bsp_init_pads();
1c002eac:	c62a                	sw	a0,12(sp)
1c002eae:	3f7d                	jal	1c002e6c <__bsp_init_pads>
  conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c002eb0:	4532                	lw	a0,12(sp)
  conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
}
1c002eb2:	40f2                	lw	ra,28(sp)
  conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c002eb4:	00052623          	sw	zero,12(a0)
  conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
1c002eb8:	00052423          	sw	zero,8(a0)
}
1c002ebc:	6105                	addi	sp,sp,32
1c002ebe:	8082                	ret

1c002ec0 <bsp_himax_open>:

int bsp_himax_open(struct pi_himax_conf *conf)
{
1c002ec0:	1141                	addi	sp,sp,-16
1c002ec2:	c606                	sw	ra,12(sp)
  __bsp_init_pads();
1c002ec4:	3765                	jal	1c002e6c <__bsp_init_pads>
  return 0;
}
1c002ec6:	40b2                	lw	ra,12(sp)
1c002ec8:	4501                	li	a0,0
1c002eca:	0141                	addi	sp,sp,16
1c002ecc:	8082                	ret

1c002ece <cluster_start>:
  This is useful when the mask must be updated before waiting for a specific event without modifying the other events (this saves a few instructions)
  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
  */
static inline void eu_evt_maskSet(unsigned int evtMask)
{
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002ece:	002047b7          	lui	a5,0x204
1c002ed2:	00070737          	lui	a4,0x70
1c002ed6:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
  IP_WRITE_PTR(base, EU_DISPATCH_FIFO_ACCESS, value);
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c002eda:	0ff00713          	li	a4,255
1c002ede:	002046b7          	lui	a3,0x204
1c002ee2:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c002ee6:	20078793          	addi	a5,a5,512
1c002eea:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c002eee:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c002ef2:	8082                	ret

1c002ef4 <__rt_init>:
{
1c002ef4:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c002ef6:	1a104737          	lui	a4,0x1a104
1c002efa:	ce06                	sw	ra,28(sp)
1c002efc:	cc22                	sw	s0,24(sp)
1c002efe:	ca26                	sw	s1,20(sp)
1c002f00:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa104050>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c002f04:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c002f08:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c002f0c:	2361                	jal	1c003494 <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c002f0e:	1b0007b7          	lui	a5,0x1b000
1c002f12:	3e878793          	addi	a5,a5,1000 # 1b0003e8 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c002f16:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c002f1a:	7d179073          	csrw	0x7d1,a5
1c002f1e:	1c007737          	lui	a4,0x1c007
1c002f22:	3d872703          	lw	a4,984(a4) # 1c0073d8 <__rt_fc_stack_size>
1c002f26:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c002f28:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c002f2c:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c002f30:	2ad5                	jal	1c003124 <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c002f32:	54fd                	li	s1,-1
1c002f34:	1a1067b7          	lui	a5,0x1a106
1c002f38:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fe4>
1c002f3c:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c002f40:	1c0005b7          	lui	a1,0x1c000
1c002f44:	44c58593          	addi	a1,a1,1100 # 1c00044c <__rt_fc_socevents_handler>
1c002f48:	456d                	li	a0,27
1c002f4a:	2a35                	jal	1c003086 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c002f4c:	080007b7          	lui	a5,0x8000
1c002f50:	00204737          	lui	a4,0x204
1c002f54:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c002f58:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c002f5c:	234010ef          	jal	ra,1c004190 <__rt_pmu_init>
  __rt_freq_init();
1c002f60:	68d000ef          	jal	ra,1c003dec <__rt_freq_init>
1c002f64:	002017b7          	lui	a5,0x201
1c002f68:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c002f6c:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002f6e:	01402473          	csrr	s0,uhartid
1c002f72:	1c0074b7          	lui	s1,0x1c007
  return (hart_id >> 5) & 0x3f;
1c002f76:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c002f78:	24e5                	jal	1c003260 <__rt_utils_init>
1c002f7a:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c002f7e:	147000ef          	jal	ra,1c0038c4 <__rt_allocs_init>
1c002f82:	bcc48493          	addi	s1,s1,-1076 # 1c006bcc <ctor_list+0x4>
  __rt_event_sched_init();
1c002f86:	001000ef          	jal	ra,1c003786 <__rt_event_sched_init>
  __rt_padframe_init();
1c002f8a:	5db010ef          	jal	ra,1c004d64 <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c002f8e:	0044a78b          	p.lw	a5,4(s1!)
1c002f92:	ebad                	bnez	a5,1c003004 <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c002f94:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c002f98:	4501                	li	a0,0
1c002f9a:	2c59                	jal	1c003230 <__rt_cbsys_exec>
1c002f9c:	e539                	bnez	a0,1c002fea <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002f9e:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c002fa2:	8795                	srai	a5,a5,0x5
1c002fa4:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c002fa8:	02000713          	li	a4,32
1c002fac:	0ae78263          	beq	a5,a4,1c003050 <__rt_init+0x15c>
    rt_cluster_mount(1, cid, 0, NULL);
1c002fb0:	4681                	li	a3,0
1c002fb2:	4601                	li	a2,0
1c002fb4:	4581                	li	a1,0
1c002fb6:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c002fb8:	cba1                	beqz	a5,1c003008 <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c002fba:	71e010ef          	jal	ra,1c0046d8 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c002fbe:	6591                	lui	a1,0x4
1c002fc0:	4509                	li	a0,2
1c002fc2:	08b000ef          	jal	ra,1c00384c <rt_alloc>
1c002fc6:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c002fc8:	c10d                	beqz	a0,1c002fea <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c002fca:	6805                	lui	a6,0x1
1c002fcc:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c002fd0:	1c003637          	lui	a2,0x1c003
1c002fd4:	c002                	sw	zero,0(sp)
1c002fd6:	48a1                	li	a7,8
1c002fd8:	87c2                	mv	a5,a6
1c002fda:	4681                	li	a3,0
1c002fdc:	ece60613          	addi	a2,a2,-306 # 1c002ece <cluster_start>
1c002fe0:	4581                	li	a1,0
1c002fe2:	4501                	li	a0,0
1c002fe4:	664010ef          	jal	ra,1c004648 <rt_cluster_call>
1c002fe8:	c525                	beqz	a0,1c003050 <__rt_init+0x15c>
  rt_fatal("There was an error during runtime initialization\n");
1c002fea:	1c007537          	lui	a0,0x1c007
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c002fee:	01402673          	csrr	a2,uhartid
1c002ff2:	85a2                	mv	a1,s0
1c002ff4:	f4563633          	p.bclr	a2,a2,26,5
1c002ff8:	00c50513          	addi	a0,a0,12 # 1c00700c <__himax_reg_init+0x11c>
1c002ffc:	2f1020ef          	jal	ra,1c005aec <printf>
1c003000:	253020ef          	jal	ra,1c005a52 <abort>
    (**fpp)();
1c003004:	9782                	jalr	a5
1c003006:	b761                	j	1c002f8e <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c003008:	6d0010ef          	jal	ra,1c0046d8 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c00300c:	6591                	lui	a1,0x4
1c00300e:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c003012:	4509                	li	a0,2
1c003014:	039000ef          	jal	ra,1c00384c <rt_alloc>
    if (stacks == NULL) return -1;
1c003018:	d969                	beqz	a0,1c002fea <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c00301a:	00204737          	lui	a4,0x204
1c00301e:	0ff00793          	li	a5,255
1c003022:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c003026:	1c0077b7          	lui	a5,0x1c007
1c00302a:	b1078793          	addi	a5,a5,-1264 # 1c006b10 <__rt_set_slave_stack>
1c00302e:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c003032:	08f72023          	sw	a5,128(a4)
1c003036:	6785                	lui	a5,0x1
1c003038:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c00303c:	08f72023          	sw	a5,128(a4)
1c003040:	08a72023          	sw	a0,128(a4)
}
1c003044:	4462                	lw	s0,24(sp)
1c003046:	40f2                	lw	ra,28(sp)
1c003048:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c00304a:	4501                	li	a0,0
}
1c00304c:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c00304e:	b541                	j	1c002ece <cluster_start>
}
1c003050:	40f2                	lw	ra,28(sp)
1c003052:	4462                	lw	s0,24(sp)
1c003054:	44d2                	lw	s1,20(sp)
1c003056:	6105                	addi	sp,sp,32
1c003058:	8082                	ret

1c00305a <__rt_deinit>:
{
1c00305a:	1141                	addi	sp,sp,-16
1c00305c:	c606                	sw	ra,12(sp)
1c00305e:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c003060:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c003064:	4505                	li	a0,1
1c003066:	1c007437          	lui	s0,0x1c007
1c00306a:	22d9                	jal	1c003230 <__rt_cbsys_exec>
1c00306c:	c1040413          	addi	s0,s0,-1008 # 1c006c10 <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c003070:	0044278b          	p.lw	a5,4(s0!)
1c003074:	e789                	bnez	a5,1c00307e <__rt_deinit+0x24>
}
1c003076:	40b2                	lw	ra,12(sp)
1c003078:	4422                	lw	s0,8(sp)
1c00307a:	0141                	addi	sp,sp,16
1c00307c:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c00307e:	9782                	jalr	a5
1c003080:	bfc5                	j	1c003070 <__rt_deinit+0x16>

1c003082 <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c003082:	c14c                	sw	a1,4(a0)
}
1c003084:	8082                	ret

1c003086 <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003086:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c00308a:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c00308e:	ca5797b3          	p.extractu	a5,a5,5,5
1c003092:	02e79c63          	bne	a5,a4,1c0030ca <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c003096:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c00309a:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c00309c:	8d89                	sub	a1,a1,a0
1c00309e:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c0030a0:	c14586b3          	p.extract	a3,a1,0,20
1c0030a4:	06f00793          	li	a5,111
1c0030a8:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c0030ac:	d21586b3          	p.extract	a3,a1,9,1
1c0030b0:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c0030b4:	c0b586b3          	p.extract	a3,a1,0,11
1c0030b8:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c0030bc:	cec585b3          	p.extract	a1,a1,7,12
1c0030c0:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c0030c4:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c0030c8:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c0030ca:	002007b7          	lui	a5,0x200
1c0030ce:	43b8                	lw	a4,64(a5)
1c0030d0:	b7e9                	j	1c00309a <rt_irq_set_handler+0x14>

1c0030d2 <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c0030d2:	8082                	ret

1c0030d4 <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c0030d4:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c0030d8:	bec7a703          	lw	a4,-1044(a5) # 1b000bec <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c0030dc:	1141                	addi	sp,sp,-16
1c0030de:	c422                	sw	s0,8(sp)
1c0030e0:	c606                	sw	ra,12(sp)
1c0030e2:	fc173733          	p.bclr	a4,a4,30,1
1c0030e6:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c0030e8:	c315                	beqz	a4,1c00310c <__rt_handle_illegal_instr+0x38>
1c0030ea:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0030ee:	01402673          	csrr	a2,uhartid
1c0030f2:	1c007537          	lui	a0,0x1c007
1c0030f6:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c0030f8:	40565593          	srai	a1,a2,0x5
1c0030fc:	f265b5b3          	p.bclr	a1,a1,25,6
1c003100:	f4563633          	p.bclr	a2,a2,26,5
1c003104:	06450513          	addi	a0,a0,100 # 1c007064 <__himax_reg_init+0x174>
1c003108:	1e5020ef          	jal	ra,1c005aec <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c00310c:	bec42783          	lw	a5,-1044(s0)
1c003110:	c01797b3          	p.extractu	a5,a5,0,1
1c003114:	c399                	beqz	a5,1c00311a <__rt_handle_illegal_instr+0x46>
1c003116:	13d020ef          	jal	ra,1c005a52 <abort>
  illegal_insn_handler_c();
#endif
}
1c00311a:	4422                	lw	s0,8(sp)
1c00311c:	40b2                	lw	ra,12(sp)
1c00311e:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c003120:	fb3ff06f          	j	1c0030d2 <illegal_insn_handler_c>

1c003124 <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c003124:	57fd                	li	a5,-1
1c003126:	00204737          	lui	a4,0x204
1c00312a:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c00312e:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003132:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c003136:	ca5797b3          	p.extractu	a5,a5,5,5
1c00313a:	00e79763          	bne	a5,a4,1c003148 <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c00313e:	57fd                	li	a5,-1
1c003140:	00204737          	lui	a4,0x204
1c003144:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003148:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c00314c:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c003150:	ca5797b3          	p.extractu	a5,a5,5,5
1c003154:	00e79963          	bne	a5,a4,1c003166 <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c003158:	1c0007b7          	lui	a5,0x1c000
1c00315c:	00078793          	mv	a5,a5
1c003160:	30579073          	csrw	mtvec,a5
1c003164:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c003166:	1c0007b7          	lui	a5,0x1c000
1c00316a:	00200737          	lui	a4,0x200
1c00316e:	00078793          	mv	a5,a5
1c003172:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c003174:	8082                	ret

1c003176 <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c003176:	300476f3          	csrrci	a3,mstatus,8
1c00317a:	08a54703          	lbu	a4,138(a0)
1c00317e:	411c                	lw	a5,0(a0)
1c003180:	c321                	beqz	a4,1c0031c0 <__rt_fc_cluster_lock_req+0x4a>
1c003182:	4398                	lw	a4,0(a5)
1c003184:	cf09                	beqz	a4,1c00319e <__rt_fc_cluster_lock_req+0x28>
1c003186:	43d8                	lw	a4,4(a5)
1c003188:	cb09                	beqz	a4,1c00319a <__rt_fc_cluster_lock_req+0x24>
1c00318a:	4798                	lw	a4,8(a5)
1c00318c:	c348                	sw	a0,4(a4)
1c00318e:	c788                	sw	a0,8(a5)
1c003190:	00052223          	sw	zero,4(a0)
1c003194:	30069073          	csrw	mstatus,a3
1c003198:	8082                	ret
1c00319a:	c3c8                	sw	a0,4(a5)
1c00319c:	bfcd                	j	1c00318e <__rt_fc_cluster_lock_req+0x18>
1c00319e:	4705                	li	a4,1
1c0031a0:	08e50423          	sb	a4,136(a0)
1c0031a4:	4705                	li	a4,1
1c0031a6:	c398                	sw	a4,0(a5)
1c0031a8:	08954783          	lbu	a5,137(a0)
1c0031ac:	00201737          	lui	a4,0x201
1c0031b0:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0031b4:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c0031b8:	07da                	slli	a5,a5,0x16
1c0031ba:	0007e723          	p.sw	zero,a4(a5)
1c0031be:	bfd9                	j	1c003194 <__rt_fc_cluster_lock_req+0x1e>
1c0031c0:	43d8                	lw	a4,4(a5)
1c0031c2:	e719                	bnez	a4,1c0031d0 <__rt_fc_cluster_lock_req+0x5a>
1c0031c4:	0007a023          	sw	zero,0(a5)
1c0031c8:	4785                	li	a5,1
1c0031ca:	08f50423          	sb	a5,136(a0)
1c0031ce:	bfe9                	j	1c0031a8 <__rt_fc_cluster_lock_req+0x32>
1c0031d0:	4350                	lw	a2,4(a4)
1c0031d2:	c3d0                	sw	a2,4(a5)
1c0031d4:	4785                	li	a5,1
1c0031d6:	08f70423          	sb	a5,136(a4)
1c0031da:	08974783          	lbu	a5,137(a4)
1c0031de:	00201737          	lui	a4,0x201
1c0031e2:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0031e6:	04078793          	addi	a5,a5,64
1c0031ea:	07da                	slli	a5,a5,0x16
1c0031ec:	0007e723          	p.sw	zero,a4(a5)
1c0031f0:	bfe1                	j	1c0031c8 <__rt_fc_cluster_lock_req+0x52>

1c0031f2 <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c0031f2:	1101                	addi	sp,sp,-32
1c0031f4:	cc22                	sw	s0,24(sp)
1c0031f6:	ca26                	sw	s1,20(sp)
1c0031f8:	842a                	mv	s0,a0
1c0031fa:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c0031fc:	4501                	li	a0,0
1c0031fe:	45b1                	li	a1,12
1c003200:	c632                	sw	a2,12(sp)
{
1c003202:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c003204:	25a1                	jal	1c00384c <rt_alloc>
  if (cbsys == NULL) return -1;
1c003206:	4632                	lw	a2,12(sp)
1c003208:	c115                	beqz	a0,1c00322c <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c00320a:	1b0017b7          	lui	a5,0x1b001
1c00320e:	040a                	slli	s0,s0,0x2
1c003210:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c003214:	97a2                	add	a5,a5,s0
1c003216:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c003218:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c00321a:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c00321c:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c00321e:	c388                	sw	a0,0(a5)

  return 0;
1c003220:	4501                	li	a0,0
}
1c003222:	40f2                	lw	ra,28(sp)
1c003224:	4462                	lw	s0,24(sp)
1c003226:	44d2                	lw	s1,20(sp)
1c003228:	6105                	addi	sp,sp,32
1c00322a:	8082                	ret
  if (cbsys == NULL) return -1;
1c00322c:	557d                	li	a0,-1
1c00322e:	bfd5                	j	1c003222 <__rt_cbsys_add+0x30>

1c003230 <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c003230:	1141                	addi	sp,sp,-16
1c003232:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c003234:	1b001437          	lui	s0,0x1b001
1c003238:	050a                	slli	a0,a0,0x2
1c00323a:	bf040413          	addi	s0,s0,-1040 # 1b000bf0 <cbsys_first>
1c00323e:	20a47403          	p.lw	s0,a0(s0)
{
1c003242:	c606                	sw	ra,12(sp)
  while (cbsys)
1c003244:	e411                	bnez	s0,1c003250 <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c003246:	4501                	li	a0,0
}
1c003248:	40b2                	lw	ra,12(sp)
1c00324a:	4422                	lw	s0,8(sp)
1c00324c:	0141                	addi	sp,sp,16
1c00324e:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c003250:	401c                	lw	a5,0(s0)
1c003252:	4048                	lw	a0,4(s0)
1c003254:	9782                	jalr	a5
1c003256:	e119                	bnez	a0,1c00325c <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c003258:	4400                	lw	s0,8(s0)
1c00325a:	b7ed                	j	1c003244 <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c00325c:	557d                	li	a0,-1
1c00325e:	b7ed                	j	1c003248 <__rt_cbsys_exec+0x18>

1c003260 <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c003260:	1b0017b7          	lui	a5,0x1b001
1c003264:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c003268:	0007a023          	sw	zero,0(a5)
1c00326c:	0007a223          	sw	zero,4(a5)
1c003270:	0007a423          	sw	zero,8(a5)
1c003274:	0007a623          	sw	zero,12(a5)
1c003278:	0007a823          	sw	zero,16(a5)
1c00327c:	0007aa23          	sw	zero,20(a5)
  }
}
1c003280:	8082                	ret

1c003282 <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c003282:	1141                	addi	sp,sp,-16
1c003284:	c422                	sw	s0,8(sp)
1c003286:	842a                	mv	s0,a0
1c003288:	c606                	sw	ra,12(sp)
1c00328a:	c226                	sw	s1,4(sp)
1c00328c:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00328e:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c003292:	401c                	lw	a5,0(s0)
1c003294:	eb99                	bnez	a5,1c0032aa <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c003296:	4785                	li	a5,1
1c003298:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c00329a:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c00329e:	40b2                	lw	ra,12(sp)
1c0032a0:	4422                	lw	s0,8(sp)
1c0032a2:	4492                	lw	s1,4(sp)
1c0032a4:	4902                	lw	s2,0(sp)
1c0032a6:	0141                	addi	sp,sp,16
1c0032a8:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c0032aa:	4585                	li	a1,1
1c0032ac:	01c00513          	li	a0,28
1c0032b0:	2905                	jal	1c0036e0 <__rt_event_execute>
1c0032b2:	b7c5                	j	1c003292 <__rt_fc_lock+0x10>

1c0032b4 <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0032b4:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c0032b8:	415c                	lw	a5,4(a0)
1c0032ba:	e791                	bnez	a5,1c0032c6 <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c0032bc:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c0032c0:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c0032c4:	8082                	ret
    lock->waiting = req->next;
1c0032c6:	43d8                	lw	a4,4(a5)
1c0032c8:	c158                	sw	a4,4(a0)
    req->done = 1;
1c0032ca:	4705                	li	a4,1
1c0032cc:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c0032d0:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c0032d4:	00201737          	lui	a4,0x201
1c0032d8:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c0032dc:	04078793          	addi	a5,a5,64
1c0032e0:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c0032e2:	0007e723          	p.sw	zero,a4(a5)
1c0032e6:	bfe9                	j	1c0032c0 <__rt_fc_unlock+0xc>

1c0032e8 <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0032e8:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c0032ec:	8795                	srai	a5,a5,0x5
1c0032ee:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c0032f2:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c0032f6:	4785                	li	a5,1
1c0032f8:	08f58523          	sb	a5,138(a1)
  event->arg[0] = (uintptr_t)callback;
1c0032fc:	1c0037b7          	lui	a5,0x1c003
1c003300:	17678793          	addi	a5,a5,374 # 1c003176 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c003304:	c188                	sw	a0,0(a1)
  req->done = 0;
1c003306:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c00330a:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c00330e:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c003312:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c003314:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c003316:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c003318:	c005c533          	p.bset	a0,a1,0,0
1c00331c:	2440106f          	j	1c004560 <__rt_cluster_push_fc_event>

1c003320 <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003320:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c003324:	8795                	srai	a5,a5,0x5
1c003326:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c00332a:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c00332e:	1c0037b7          	lui	a5,0x1c003
1c003332:	17678793          	addi	a5,a5,374 # 1c003176 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c003336:	c188                	sw	a0,0(a1)
  req->done = 0;
1c003338:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c00333c:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c003340:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c003344:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c003348:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c00334a:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c00334c:	05a1                	addi	a1,a1,8
1c00334e:	c005c533          	p.bset	a0,a1,0,0
1c003352:	20e0106f          	j	1c004560 <__rt_cluster_push_fc_event>

1c003356 <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c003356:	01c02683          	lw	a3,28(zero) # 1c <_l1_preload_size>
1c00335a:	00052023          	sw	zero,0(a0)
1c00335e:	01c00713          	li	a4,28
1c003362:	c689                	beqz	a3,1c00336c <__rt_event_enqueue+0x16>
1c003364:	435c                	lw	a5,4(a4)
1c003366:	c388                	sw	a0,0(a5)
1c003368:	c348                	sw	a0,4(a4)
1c00336a:	8082                	ret
1c00336c:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003370:	bfe5                	j	1c003368 <__rt_event_enqueue+0x12>

1c003372 <__rt_bridge_check_bridge_req.part.5>:
1c003372:	1c007737          	lui	a4,0x1c007
1c003376:	31870793          	addi	a5,a4,792 # 1c007318 <__hal_debug_struct>
1c00337a:	0a47a783          	lw	a5,164(a5)
1c00337e:	31870713          	addi	a4,a4,792
1c003382:	c789                	beqz	a5,1c00338c <__rt_bridge_check_bridge_req.part.5+0x1a>
1c003384:	4f94                	lw	a3,24(a5)
1c003386:	e681                	bnez	a3,1c00338e <__rt_bridge_check_bridge_req.part.5+0x1c>
1c003388:	0af72623          	sw	a5,172(a4)
1c00338c:	8082                	ret
1c00338e:	479c                	lw	a5,8(a5)
1c003390:	bfcd                	j	1c003382 <__rt_bridge_check_bridge_req.part.5+0x10>

1c003392 <__rt_bridge_wait>:
1c003392:	014027f3          	csrr	a5,uhartid
1c003396:	02000713          	li	a4,32
1c00339a:	ca5797b3          	p.extractu	a5,a5,5,5
1c00339e:	02e79c63          	bne	a5,a4,1c0033d6 <__rt_bridge_wait+0x44>
1c0033a2:	1141                	addi	sp,sp,-16
1c0033a4:	c422                	sw	s0,8(sp)
1c0033a6:	1a106437          	lui	s0,0x1a106
1c0033aa:	c606                	sw	ra,12(sp)
1c0033ac:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fe4>
1c0033b0:	c187b7b3          	p.bclr	a5,a5,0,24
1c0033b4:	00f42223          	sw	a5,4(s0)
1c0033b8:	4585                	li	a1,1
1c0033ba:	03800513          	li	a0,56
1c0033be:	131000ef          	jal	ra,1c003cee <__rt_periph_wait_event>
1c0033c2:	00442783          	lw	a5,4(s0)
1c0033c6:	c187c7b3          	p.bset	a5,a5,0,24
1c0033ca:	00f42223          	sw	a5,4(s0)
1c0033ce:	40b2                	lw	ra,12(sp)
1c0033d0:	4422                	lw	s0,8(sp)
1c0033d2:	0141                	addi	sp,sp,16
1c0033d4:	8082                	ret
1c0033d6:	8082                	ret

1c0033d8 <__rt_bridge_handle_notif>:
1c0033d8:	1141                	addi	sp,sp,-16
1c0033da:	c422                	sw	s0,8(sp)
1c0033dc:	1c007437          	lui	s0,0x1c007
1c0033e0:	31840793          	addi	a5,s0,792 # 1c007318 <__hal_debug_struct>
1c0033e4:	0a47a783          	lw	a5,164(a5)
1c0033e8:	c606                	sw	ra,12(sp)
1c0033ea:	c226                	sw	s1,4(sp)
1c0033ec:	c04a                	sw	s2,0(sp)
1c0033ee:	31840413          	addi	s0,s0,792
1c0033f2:	c399                	beqz	a5,1c0033f8 <__rt_bridge_handle_notif+0x20>
1c0033f4:	4bd8                	lw	a4,20(a5)
1c0033f6:	e30d                	bnez	a4,1c003418 <__rt_bridge_handle_notif+0x40>
1c0033f8:	0b442783          	lw	a5,180(s0)
1c0033fc:	c789                	beqz	a5,1c003406 <__rt_bridge_handle_notif+0x2e>
1c0033fe:	43a8                	lw	a0,64(a5)
1c003400:	0a042a23          	sw	zero,180(s0)
1c003404:	3f89                	jal	1c003356 <__rt_event_enqueue>
1c003406:	0ac42783          	lw	a5,172(s0)
1c00340a:	eb95                	bnez	a5,1c00343e <__rt_bridge_handle_notif+0x66>
1c00340c:	4422                	lw	s0,8(sp)
1c00340e:	40b2                	lw	ra,12(sp)
1c003410:	4492                	lw	s1,4(sp)
1c003412:	4902                	lw	s2,0(sp)
1c003414:	0141                	addi	sp,sp,16
1c003416:	bfb1                	j	1c003372 <__rt_bridge_check_bridge_req.part.5>
1c003418:	4784                	lw	s1,8(a5)
1c00341a:	4fd8                	lw	a4,28(a5)
1c00341c:	0a942223          	sw	s1,164(s0)
1c003420:	cb01                	beqz	a4,1c003430 <__rt_bridge_handle_notif+0x58>
1c003422:	0b042703          	lw	a4,176(s0)
1c003426:	c798                	sw	a4,8(a5)
1c003428:	0af42823          	sw	a5,176(s0)
1c00342c:	87a6                	mv	a5,s1
1c00342e:	b7d1                	j	1c0033f2 <__rt_bridge_handle_notif+0x1a>
1c003430:	43a8                	lw	a0,64(a5)
1c003432:	30047973          	csrrci	s2,mstatus,8
1c003436:	3705                	jal	1c003356 <__rt_event_enqueue>
1c003438:	30091073          	csrw	mstatus,s2
1c00343c:	bfc5                	j	1c00342c <__rt_bridge_handle_notif+0x54>
1c00343e:	40b2                	lw	ra,12(sp)
1c003440:	4422                	lw	s0,8(sp)
1c003442:	4492                	lw	s1,4(sp)
1c003444:	4902                	lw	s2,0(sp)
1c003446:	0141                	addi	sp,sp,16
1c003448:	8082                	ret

1c00344a <__rt_bridge_check_connection>:
1c00344a:	1c0076b7          	lui	a3,0x1c007
1c00344e:	31868693          	addi	a3,a3,792 # 1c007318 <__hal_debug_struct>
1c003452:	469c                	lw	a5,8(a3)
1c003454:	ef9d                	bnez	a5,1c003492 <__rt_bridge_check_connection+0x48>
1c003456:	1a1047b7          	lui	a5,0x1a104
1c00345a:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c00345e:	4398                	lw	a4,0(a5)
1c003460:	8325                	srli	a4,a4,0x9
1c003462:	f8373733          	p.bclr	a4,a4,28,3
1c003466:	02773663          	p.bneimm	a4,7,1c003492 <__rt_bridge_check_connection+0x48>
1c00346a:	1141                	addi	sp,sp,-16
1c00346c:	c422                	sw	s0,8(sp)
1c00346e:	c606                	sw	ra,12(sp)
1c003470:	4705                	li	a4,1
1c003472:	c698                	sw	a4,8(a3)
1c003474:	4709                	li	a4,2
1c003476:	c398                	sw	a4,0(a5)
1c003478:	843e                	mv	s0,a5
1c00347a:	401c                	lw	a5,0(s0)
1c00347c:	83a5                	srli	a5,a5,0x9
1c00347e:	f837b7b3          	p.bclr	a5,a5,28,3
1c003482:	0077a663          	p.beqimm	a5,7,1c00348e <__rt_bridge_check_connection+0x44>
1c003486:	40b2                	lw	ra,12(sp)
1c003488:	4422                	lw	s0,8(sp)
1c00348a:	0141                	addi	sp,sp,16
1c00348c:	8082                	ret
1c00348e:	3711                	jal	1c003392 <__rt_bridge_wait>
1c003490:	b7ed                	j	1c00347a <__rt_bridge_check_connection+0x30>
1c003492:	8082                	ret

1c003494 <__rt_bridge_set_available>:
1c003494:	1c0077b7          	lui	a5,0x1c007
1c003498:	31878793          	addi	a5,a5,792 # 1c007318 <__hal_debug_struct>
1c00349c:	4798                	lw	a4,8(a5)
1c00349e:	1a1047b7          	lui	a5,0x1a104
1c0034a2:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104054>
1c0034a6:	e701                	bnez	a4,1c0034ae <__rt_bridge_set_available+0x1a>
1c0034a8:	4721                	li	a4,8
1c0034aa:	c398                	sw	a4,0(a5)
1c0034ac:	8082                	ret
1c0034ae:	4709                	li	a4,2
1c0034b0:	bfed                	j	1c0034aa <__rt_bridge_set_available+0x16>

1c0034b2 <__rt_bridge_send_notif>:
1c0034b2:	1141                	addi	sp,sp,-16
1c0034b4:	c606                	sw	ra,12(sp)
1c0034b6:	3f51                	jal	1c00344a <__rt_bridge_check_connection>
1c0034b8:	1c0077b7          	lui	a5,0x1c007
1c0034bc:	31878793          	addi	a5,a5,792 # 1c007318 <__hal_debug_struct>
1c0034c0:	479c                	lw	a5,8(a5)
1c0034c2:	c789                	beqz	a5,1c0034cc <__rt_bridge_send_notif+0x1a>
1c0034c4:	1a1047b7          	lui	a5,0x1a104
1c0034c8:	4719                	li	a4,6
1c0034ca:	dbf8                	sw	a4,116(a5)
1c0034cc:	40b2                	lw	ra,12(sp)
1c0034ce:	0141                	addi	sp,sp,16
1c0034d0:	8082                	ret

1c0034d2 <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c0034d2:	1141                	addi	sp,sp,-16
1c0034d4:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c0034d6:	3f95                	jal	1c00344a <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c0034d8:	1c0077b7          	lui	a5,0x1c007
1c0034dc:	31878793          	addi	a5,a5,792 # 1c007318 <__hal_debug_struct>
1c0034e0:	479c                	lw	a5,8(a5)
1c0034e2:	c781                	beqz	a5,1c0034ea <__rt_bridge_clear_notif+0x18>
  {
    __rt_bridge_set_available();
  }
}
1c0034e4:	40b2                	lw	ra,12(sp)
1c0034e6:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c0034e8:	b775                	j	1c003494 <__rt_bridge_set_available>
}
1c0034ea:	40b2                	lw	ra,12(sp)
1c0034ec:	0141                	addi	sp,sp,16
1c0034ee:	8082                	ret

1c0034f0 <__rt_bridge_printf_flush>:
{
1c0034f0:	1141                	addi	sp,sp,-16
1c0034f2:	c422                	sw	s0,8(sp)
1c0034f4:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c0034f6:	1c007437          	lui	s0,0x1c007
  __rt_bridge_check_connection();
1c0034fa:	3f81                	jal	1c00344a <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c0034fc:	31840793          	addi	a5,s0,792 # 1c007318 <__hal_debug_struct>
1c003500:	479c                	lw	a5,8(a5)
1c003502:	c385                	beqz	a5,1c003522 <__rt_bridge_printf_flush+0x32>
1c003504:	31840413          	addi	s0,s0,792
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c003508:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c00350a:	e399                	bnez	a5,1c003510 <__rt_bridge_printf_flush+0x20>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c00350c:	4c1c                	lw	a5,24(s0)
1c00350e:	cb91                	beqz	a5,1c003522 <__rt_bridge_printf_flush+0x32>
      __rt_bridge_send_notif();
1c003510:	374d                	jal	1c0034b2 <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c003512:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c003514:	e789                	bnez	a5,1c00351e <__rt_bridge_printf_flush+0x2e>
}
1c003516:	4422                	lw	s0,8(sp)
1c003518:	40b2                	lw	ra,12(sp)
1c00351a:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c00351c:	bf5d                	j	1c0034d2 <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c00351e:	3d95                	jal	1c003392 <__rt_bridge_wait>
1c003520:	bfcd                	j	1c003512 <__rt_bridge_printf_flush+0x22>
}
1c003522:	40b2                	lw	ra,12(sp)
1c003524:	4422                	lw	s0,8(sp)
1c003526:	0141                	addi	sp,sp,16
1c003528:	8082                	ret

1c00352a <__rt_bridge_req_shutdown>:
{
1c00352a:	1141                	addi	sp,sp,-16
1c00352c:	c606                	sw	ra,12(sp)
1c00352e:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c003530:	3f29                	jal	1c00344a <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c003532:	1c0077b7          	lui	a5,0x1c007
1c003536:	31878793          	addi	a5,a5,792 # 1c007318 <__hal_debug_struct>
1c00353a:	479c                	lw	a5,8(a5)
1c00353c:	c7a1                	beqz	a5,1c003584 <__rt_bridge_req_shutdown+0x5a>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00353e:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c003542:	377d                	jal	1c0034f0 <__rt_bridge_printf_flush>
1c003544:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c003548:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00354a:	83a5                	srli	a5,a5,0x9
1c00354c:	f837b7b3          	p.bclr	a5,a5,28,3
1c003550:	0277ae63          	p.beqimm	a5,7,1c00358c <__rt_bridge_req_shutdown+0x62>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c003554:	4791                	li	a5,4
1c003556:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c003558:	1a104437          	lui	s0,0x1a104
1c00355c:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c003560:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c003562:	83a5                	srli	a5,a5,0x9
1c003564:	f837b7b3          	p.bclr	a5,a5,28,3
1c003568:	0277b463          	p.bneimm	a5,7,1c003590 <__rt_bridge_req_shutdown+0x66>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00356c:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c003570:	1a104437          	lui	s0,0x1a104
1c003574:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104054>
1c003578:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00357a:	83a5                	srli	a5,a5,0x9
1c00357c:	f837b7b3          	p.bclr	a5,a5,28,3
1c003580:	0077aa63          	p.beqimm	a5,7,1c003594 <__rt_bridge_req_shutdown+0x6a>
}
1c003584:	40b2                	lw	ra,12(sp)
1c003586:	4422                	lw	s0,8(sp)
1c003588:	0141                	addi	sp,sp,16
1c00358a:	8082                	ret
      __rt_bridge_wait();
1c00358c:	3519                	jal	1c003392 <__rt_bridge_wait>
1c00358e:	bf6d                	j	1c003548 <__rt_bridge_req_shutdown+0x1e>
      __rt_bridge_wait();
1c003590:	3509                	jal	1c003392 <__rt_bridge_wait>
1c003592:	b7f9                	j	1c003560 <__rt_bridge_req_shutdown+0x36>
      __rt_bridge_wait();
1c003594:	3bfd                	jal	1c003392 <__rt_bridge_wait>
1c003596:	b7cd                	j	1c003578 <__rt_bridge_req_shutdown+0x4e>

1c003598 <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c003598:	1c0077b7          	lui	a5,0x1c007
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00359c:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c0035a0:	31878793          	addi	a5,a5,792 # 1c007318 <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c0035a4:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ff9f0>
1c0035a8:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c0035ac:	4705                	li	a4,1
  bridge->first_req = 0;
1c0035ae:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c0035b2:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c0035b6:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c0035ba:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c0035be:	00400793          	li	a5,4
1c0035c2:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c0035c6:	0007a023          	sw	zero,0(a5)
}
1c0035ca:	8082                	ret

1c0035cc <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c0035cc:	1141                	addi	sp,sp,-16
1c0035ce:	c422                	sw	s0,8(sp)
1c0035d0:	c606                	sw	ra,12(sp)
1c0035d2:	842a                	mv	s0,a0
1c0035d4:	02052223          	sw	zero,36(a0)
1c0035d8:	02052423          	sw	zero,40(a0)
1c0035dc:	45c1                	li	a1,16
1c0035de:	4501                	li	a0,0
1c0035e0:	24b5                	jal	1c00384c <rt_alloc>
1c0035e2:	dc68                	sw	a0,124(s0)
1c0035e4:	02042a23          	sw	zero,52(s0)
1c0035e8:	00042223          	sw	zero,4(s0)
1c0035ec:	40b2                	lw	ra,12(sp)
1c0035ee:	4422                	lw	s0,8(sp)
1c0035f0:	0141                	addi	sp,sp,16
1c0035f2:	8082                	ret

1c0035f4 <__rt_wait_event_prepare_blocking>:
1c0035f4:	01800793          	li	a5,24
1c0035f8:	4388                	lw	a0,0(a5)
1c0035fa:	4118                	lw	a4,0(a0)
1c0035fc:	02052423          	sw	zero,40(a0)
1c003600:	00052223          	sw	zero,4(a0)
1c003604:	c398                	sw	a4,0(a5)
1c003606:	4785                	li	a5,1
1c003608:	d15c                	sw	a5,36(a0)
1c00360a:	8082                	ret

1c00360c <rt_event_alloc>:
1c00360c:	1101                	addi	sp,sp,-32
1c00360e:	c64e                	sw	s3,12(sp)
1c003610:	89ae                	mv	s3,a1
1c003612:	ce06                	sw	ra,28(sp)
1c003614:	cc22                	sw	s0,24(sp)
1c003616:	ca26                	sw	s1,20(sp)
1c003618:	c84a                	sw	s2,16(sp)
1c00361a:	c452                	sw	s4,8(sp)
1c00361c:	c256                	sw	s5,4(sp)
1c00361e:	30047a73          	csrrci	s4,mstatus,8
1c003622:	014027f3          	csrr	a5,uhartid
1c003626:	8795                	srai	a5,a5,0x5
1c003628:	f267b7b3          	p.bclr	a5,a5,25,6
1c00362c:	02000713          	li	a4,32
1c003630:	00278513          	addi	a0,a5,2
1c003634:	00e79363          	bne	a5,a4,1c00363a <rt_event_alloc+0x2e>
1c003638:	4505                	li	a0,1
1c00363a:	00799593          	slli	a1,s3,0x7
1c00363e:	2439                	jal	1c00384c <rt_alloc>
1c003640:	842a                	mv	s0,a0
1c003642:	557d                	li	a0,-1
1c003644:	c819                	beqz	s0,1c00365a <rt_event_alloc+0x4e>
1c003646:	01800493          	li	s1,24
1c00364a:	4901                	li	s2,0
1c00364c:	00448a93          	addi	s5,s1,4
1c003650:	01394e63          	blt	s2,s3,1c00366c <rt_event_alloc+0x60>
1c003654:	300a1073          	csrw	mstatus,s4
1c003658:	4501                	li	a0,0
1c00365a:	40f2                	lw	ra,28(sp)
1c00365c:	4462                	lw	s0,24(sp)
1c00365e:	44d2                	lw	s1,20(sp)
1c003660:	4942                	lw	s2,16(sp)
1c003662:	49b2                	lw	s3,12(sp)
1c003664:	4a22                	lw	s4,8(sp)
1c003666:	4a92                	lw	s5,4(sp)
1c003668:	6105                	addi	sp,sp,32
1c00366a:	8082                	ret
1c00366c:	8522                	mv	a0,s0
1c00366e:	85d6                	mv	a1,s5
1c003670:	3fb1                	jal	1c0035cc <__rt_event_init>
1c003672:	409c                	lw	a5,0(s1)
1c003674:	0905                	addi	s2,s2,1
1c003676:	c01c                	sw	a5,0(s0)
1c003678:	c080                	sw	s0,0(s1)
1c00367a:	08040413          	addi	s0,s0,128
1c00367e:	bfc9                	j	1c003650 <rt_event_alloc+0x44>

1c003680 <rt_event_get>:
1c003680:	30047773          	csrrci	a4,mstatus,8
1c003684:	01800793          	li	a5,24
1c003688:	4388                	lw	a0,0(a5)
1c00368a:	c509                	beqz	a0,1c003694 <rt_event_get+0x14>
1c00368c:	4114                	lw	a3,0(a0)
1c00368e:	c14c                	sw	a1,4(a0)
1c003690:	c510                	sw	a2,8(a0)
1c003692:	c394                	sw	a3,0(a5)
1c003694:	30071073          	csrw	mstatus,a4
1c003698:	8082                	ret

1c00369a <rt_event_get_blocking>:
1c00369a:	30047773          	csrrci	a4,mstatus,8
1c00369e:	01800793          	li	a5,24
1c0036a2:	4388                	lw	a0,0(a5)
1c0036a4:	c909                	beqz	a0,1c0036b6 <rt_event_get_blocking+0x1c>
1c0036a6:	4114                	lw	a3,0(a0)
1c0036a8:	00052223          	sw	zero,4(a0)
1c0036ac:	00052423          	sw	zero,8(a0)
1c0036b0:	c394                	sw	a3,0(a5)
1c0036b2:	4785                	li	a5,1
1c0036b4:	d15c                	sw	a5,36(a0)
1c0036b6:	30071073          	csrw	mstatus,a4
1c0036ba:	8082                	ret

1c0036bc <rt_event_push>:
1c0036bc:	30047773          	csrrci	a4,mstatus,8
1c0036c0:	01800693          	li	a3,24
1c0036c4:	42d4                	lw	a3,4(a3)
1c0036c6:	00052023          	sw	zero,0(a0)
1c0036ca:	01800793          	li	a5,24
1c0036ce:	e691                	bnez	a3,1c0036da <rt_event_push+0x1e>
1c0036d0:	c3c8                	sw	a0,4(a5)
1c0036d2:	c788                	sw	a0,8(a5)
1c0036d4:	30071073          	csrw	mstatus,a4
1c0036d8:	8082                	ret
1c0036da:	4794                	lw	a3,8(a5)
1c0036dc:	c288                	sw	a0,0(a3)
1c0036de:	bfd5                	j	1c0036d2 <rt_event_push+0x16>

1c0036e0 <__rt_event_execute>:
1c0036e0:	1141                	addi	sp,sp,-16
1c0036e2:	c422                	sw	s0,8(sp)
1c0036e4:	01800793          	li	a5,24
1c0036e8:	43dc                	lw	a5,4(a5)
1c0036ea:	c606                	sw	ra,12(sp)
1c0036ec:	c226                	sw	s1,4(sp)
1c0036ee:	01800413          	li	s0,24
1c0036f2:	ef81                	bnez	a5,1c00370a <__rt_event_execute+0x2a>
1c0036f4:	c1b9                	beqz	a1,1c00373a <__rt_event_execute+0x5a>
1c0036f6:	002047b7          	lui	a5,0x204
1c0036fa:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c0036fe:	300467f3          	csrrsi	a5,mstatus,8
1c003702:	300477f3          	csrrci	a5,mstatus,8
1c003706:	405c                	lw	a5,4(s0)
1c003708:	cb8d                	beqz	a5,1c00373a <__rt_event_execute+0x5a>
1c00370a:	4485                	li	s1,1
1c00370c:	4398                	lw	a4,0(a5)
1c00370e:	5794                	lw	a3,40(a5)
1c003710:	00978a23          	sb	s1,20(a5)
1c003714:	c058                	sw	a4,4(s0)
1c003716:	4788                	lw	a0,8(a5)
1c003718:	43d8                	lw	a4,4(a5)
1c00371a:	e691                	bnez	a3,1c003726 <__rt_event_execute+0x46>
1c00371c:	53d4                	lw	a3,36(a5)
1c00371e:	e681                	bnez	a3,1c003726 <__rt_event_execute+0x46>
1c003720:	4014                	lw	a3,0(s0)
1c003722:	c394                	sw	a3,0(a5)
1c003724:	c01c                	sw	a5,0(s0)
1c003726:	0207a223          	sw	zero,36(a5)
1c00372a:	c711                	beqz	a4,1c003736 <__rt_event_execute+0x56>
1c00372c:	300467f3          	csrrsi	a5,mstatus,8
1c003730:	9702                	jalr	a4
1c003732:	300477f3          	csrrci	a5,mstatus,8
1c003736:	405c                	lw	a5,4(s0)
1c003738:	fbf1                	bnez	a5,1c00370c <__rt_event_execute+0x2c>
1c00373a:	40b2                	lw	ra,12(sp)
1c00373c:	4422                	lw	s0,8(sp)
1c00373e:	4492                	lw	s1,4(sp)
1c003740:	0141                	addi	sp,sp,16
1c003742:	8082                	ret

1c003744 <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c003744:	1141                	addi	sp,sp,-16
1c003746:	c422                	sw	s0,8(sp)
1c003748:	c606                	sw	ra,12(sp)
1c00374a:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c00374c:	505c                	lw	a5,36(s0)
1c00374e:	ef81                	bnez	a5,1c003766 <__rt_wait_event+0x22>
1c003750:	585c                	lw	a5,52(s0)
1c003752:	eb91                	bnez	a5,1c003766 <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c003754:	01800793          	li	a5,24
1c003758:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c00375a:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c00375c:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c00375e:	c380                	sw	s0,0(a5)
}
1c003760:	4422                	lw	s0,8(sp)
1c003762:	0141                	addi	sp,sp,16
1c003764:	8082                	ret
    __rt_event_execute(NULL, 1);
1c003766:	4585                	li	a1,1
1c003768:	4501                	li	a0,0
1c00376a:	3f9d                	jal	1c0036e0 <__rt_event_execute>
1c00376c:	b7c5                	j	1c00374c <__rt_wait_event+0x8>

1c00376e <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c00376e:	1141                	addi	sp,sp,-16
1c003770:	c606                	sw	ra,12(sp)
1c003772:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003774:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c003778:	37f1                	jal	1c003744 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c00377a:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c00377e:	40b2                	lw	ra,12(sp)
1c003780:	4422                	lw	s0,8(sp)
1c003782:	0141                	addi	sp,sp,16
1c003784:	8082                	ret

1c003786 <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c003786:	01800513          	li	a0,24
1c00378a:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c00378e:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c003792:	4585                	li	a1,1
1c003794:	0511                	addi	a0,a0,4
1c003796:	bd9d                	j	1c00360c <rt_event_alloc>

1c003798 <rt_user_alloc_init>:


void rt_free(rt_alloc_e flags, void *_chunk, int size)
{
#if defined(ARCHI_HAS_L1)
  if (flags >= RT_ALLOC_CL_DATA) return rt_user_free(rt_alloc_l1(flags - RT_ALLOC_CL_DATA), _chunk, size);
1c003798:	00758793          	addi	a5,a1,7
1c00379c:	c407b7b3          	p.bclr	a5,a5,2,0
1c0037a0:	40b785b3          	sub	a1,a5,a1
1c0037a4:	c11c                	sw	a5,0(a0)
1c0037a6:	8e0d                	sub	a2,a2,a1
1c0037a8:	00c05763          	blez	a2,1c0037b6 <rt_user_alloc_init+0x1e>
1c0037ac:	c4063633          	p.bclr	a2,a2,2,0
1c0037b0:	c390                	sw	a2,0(a5)
1c0037b2:	0007a223          	sw	zero,4(a5)
1c0037b6:	8082                	ret

1c0037b8 <rt_user_alloc>:
1c0037b8:	411c                	lw	a5,0(a0)
1c0037ba:	059d                	addi	a1,a1,7
1c0037bc:	c405b5b3          	p.bclr	a1,a1,2,0
1c0037c0:	4701                	li	a4,0
1c0037c2:	cb89                	beqz	a5,1c0037d4 <rt_user_alloc+0x1c>
1c0037c4:	4394                	lw	a3,0(a5)
1c0037c6:	43d0                	lw	a2,4(a5)
1c0037c8:	00b6c863          	blt	a3,a1,1c0037d8 <rt_user_alloc+0x20>
1c0037cc:	00b69b63          	bne	a3,a1,1c0037e2 <rt_user_alloc+0x2a>
1c0037d0:	c719                	beqz	a4,1c0037de <rt_user_alloc+0x26>
1c0037d2:	c350                	sw	a2,4(a4)
1c0037d4:	853e                	mv	a0,a5
1c0037d6:	8082                	ret
1c0037d8:	873e                	mv	a4,a5
1c0037da:	87b2                	mv	a5,a2
1c0037dc:	b7dd                	j	1c0037c2 <rt_user_alloc+0xa>
1c0037de:	c110                	sw	a2,0(a0)
1c0037e0:	bfd5                	j	1c0037d4 <rt_user_alloc+0x1c>
1c0037e2:	00b78833          	add	a6,a5,a1
1c0037e6:	40b685b3          	sub	a1,a3,a1
1c0037ea:	00b82023          	sw	a1,0(a6)
1c0037ee:	00c82223          	sw	a2,4(a6)
1c0037f2:	c701                	beqz	a4,1c0037fa <rt_user_alloc+0x42>
1c0037f4:	01072223          	sw	a6,4(a4)
1c0037f8:	bff1                	j	1c0037d4 <rt_user_alloc+0x1c>
1c0037fa:	01052023          	sw	a6,0(a0)
1c0037fe:	bfd9                	j	1c0037d4 <rt_user_alloc+0x1c>

1c003800 <rt_user_free>:
1c003800:	411c                	lw	a5,0(a0)
1c003802:	061d                	addi	a2,a2,7
1c003804:	c4063633          	p.bclr	a2,a2,2,0
1c003808:	4701                	li	a4,0
1c00380a:	c399                	beqz	a5,1c003810 <rt_user_free+0x10>
1c00380c:	02b7e763          	bltu	a5,a1,1c00383a <rt_user_free+0x3a>
1c003810:	00c586b3          	add	a3,a1,a2
1c003814:	02d79663          	bne	a5,a3,1c003840 <rt_user_free+0x40>
1c003818:	4394                	lw	a3,0(a5)
1c00381a:	43dc                	lw	a5,4(a5)
1c00381c:	9636                	add	a2,a2,a3
1c00381e:	c190                	sw	a2,0(a1)
1c003820:	c1dc                	sw	a5,4(a1)
1c003822:	c31d                	beqz	a4,1c003848 <rt_user_free+0x48>
1c003824:	4314                	lw	a3,0(a4)
1c003826:	00d707b3          	add	a5,a4,a3
1c00382a:	00f59d63          	bne	a1,a5,1c003844 <rt_user_free+0x44>
1c00382e:	419c                	lw	a5,0(a1)
1c003830:	97b6                	add	a5,a5,a3
1c003832:	c31c                	sw	a5,0(a4)
1c003834:	41dc                	lw	a5,4(a1)
1c003836:	c35c                	sw	a5,4(a4)
1c003838:	8082                	ret
1c00383a:	873e                	mv	a4,a5
1c00383c:	43dc                	lw	a5,4(a5)
1c00383e:	b7f1                	j	1c00380a <rt_user_free+0xa>
1c003840:	c190                	sw	a2,0(a1)
1c003842:	bff9                	j	1c003820 <rt_user_free+0x20>
1c003844:	c34c                	sw	a1,4(a4)
1c003846:	8082                	ret
1c003848:	c10c                	sw	a1,0(a0)
1c00384a:	8082                	ret

1c00384c <rt_alloc>:
1c00384c:	4785                	li	a5,1
1c00384e:	00a7fa63          	bleu	a0,a5,1c003862 <rt_alloc+0x16>
1c003852:	1c0087b7          	lui	a5,0x1c008
1c003856:	8187a783          	lw	a5,-2024(a5) # 1c007818 <__rt_alloc_l1>
1c00385a:	1579                	addi	a0,a0,-2
1c00385c:	050a                	slli	a0,a0,0x2
1c00385e:	953e                	add	a0,a0,a5
1c003860:	bfa1                	j	1c0037b8 <rt_user_alloc>
1c003862:	00153763          	p.bneimm	a0,1,1c003870 <rt_alloc+0x24>
1c003866:	1c008537          	lui	a0,0x1c008
1c00386a:	82050513          	addi	a0,a0,-2016 # 1c007820 <__rt_alloc_fc_tcdm>
1c00386e:	bfcd                	j	1c003860 <rt_alloc+0x14>
1c003870:	1c008537          	lui	a0,0x1c008
1c003874:	81c50513          	addi	a0,a0,-2020 # 1c00781c <__rt_alloc_l2>
1c003878:	b7e5                	j	1c003860 <rt_alloc+0x14>

1c00387a <__rt_alloc_init_l1>:
1c00387a:	1c0087b7          	lui	a5,0x1c008
1c00387e:	8187a703          	lw	a4,-2024(a5) # 1c007818 <__rt_alloc_l1>
1c003882:	100007b7          	lui	a5,0x10000
1c003886:	01651593          	slli	a1,a0,0x16
1c00388a:	6641                	lui	a2,0x10
1c00388c:	050a                	slli	a0,a0,0x2
1c00388e:	02078793          	addi	a5,a5,32 # 10000020 <__l1_end>
1c003892:	fe060613          	addi	a2,a2,-32 # ffe0 <__l1_heap_size>
1c003896:	95be                	add	a1,a1,a5
1c003898:	953a                	add	a0,a0,a4
1c00389a:	bdfd                	j	1c003798 <rt_user_alloc_init>

1c00389c <__rt_alloc_init_l1_for_fc>:
1c00389c:	100005b7          	lui	a1,0x10000
1c0038a0:	01651793          	slli	a5,a0,0x16
1c0038a4:	02058593          	addi	a1,a1,32 # 10000020 <__l1_end>
1c0038a8:	00b78733          	add	a4,a5,a1
1c0038ac:	050a                	slli	a0,a0,0x2
1c0038ae:	0791                	addi	a5,a5,4
1c0038b0:	6641                	lui	a2,0x10
1c0038b2:	1c0086b7          	lui	a3,0x1c008
1c0038b6:	fdc60613          	addi	a2,a2,-36 # ffdc <__rt_stack_size+0xf7dc>
1c0038ba:	95be                	add	a1,a1,a5
1c0038bc:	953a                	add	a0,a0,a4
1c0038be:	80e6ac23          	sw	a4,-2024(a3) # 1c007818 <__rt_alloc_l1>
1c0038c2:	bdd9                	j	1c003798 <rt_user_alloc_init>

1c0038c4 <__rt_allocs_init>:
1c0038c4:	1c0085b7          	lui	a1,0x1c008
1c0038c8:	87c58793          	addi	a5,a1,-1924 # 1c00787c <__l2_end>
1c0038cc:	1c080637          	lui	a2,0x1c080
1c0038d0:	1c008537          	lui	a0,0x1c008
1c0038d4:	1141                	addi	sp,sp,-16
1c0038d6:	8e1d                	sub	a2,a2,a5
1c0038d8:	87c58593          	addi	a1,a1,-1924
1c0038dc:	81c50513          	addi	a0,a0,-2020 # 1c00781c <__rt_alloc_l2>
1c0038e0:	c606                	sw	ra,12(sp)
1c0038e2:	c422                	sw	s0,8(sp)
1c0038e4:	3d55                	jal	1c003798 <rt_user_alloc_init>
1c0038e6:	1b0015b7          	lui	a1,0x1b001
1c0038ea:	42058793          	addi	a5,a1,1056 # 1b001420 <__fc_tcdm_end>
1c0038ee:	1b004637          	lui	a2,0x1b004
1c0038f2:	1c008437          	lui	s0,0x1c008
1c0038f6:	8e1d                	sub	a2,a2,a5
1c0038f8:	42058593          	addi	a1,a1,1056
1c0038fc:	82040513          	addi	a0,s0,-2016 # 1c007820 <__rt_alloc_fc_tcdm>
1c003900:	3d61                	jal	1c003798 <rt_user_alloc_init>
1c003902:	014027f3          	csrr	a5,uhartid
1c003906:	ca5797b3          	p.extractu	a5,a5,5,5
1c00390a:	e791                	bnez	a5,1c003916 <__rt_allocs_init+0x52>
1c00390c:	4422                	lw	s0,8(sp)
1c00390e:	40b2                	lw	ra,12(sp)
1c003910:	4501                	li	a0,0
1c003912:	0141                	addi	sp,sp,16
1c003914:	b761                	j	1c00389c <__rt_alloc_init_l1_for_fc>
1c003916:	82040513          	addi	a0,s0,-2016
1c00391a:	4591                	li	a1,4
1c00391c:	3d71                	jal	1c0037b8 <rt_user_alloc>
1c00391e:	40b2                	lw	ra,12(sp)
1c003920:	4422                	lw	s0,8(sp)
1c003922:	1c0087b7          	lui	a5,0x1c008
1c003926:	80a7ac23          	sw	a0,-2024(a5) # 1c007818 <__rt_alloc_l1>
1c00392a:	0141                	addi	sp,sp,16
1c00392c:	8082                	ret

1c00392e <pi_l2_malloc>:
    return rt_user_alloc(rt_alloc_l2(), size);
1c00392e:	85aa                	mv	a1,a0
1c003930:	1c008537          	lui	a0,0x1c008
1c003934:	81c50513          	addi	a0,a0,-2020 # 1c00781c <__rt_alloc_l2>
1c003938:	b541                	j	1c0037b8 <rt_user_alloc>

1c00393a <pi_l2_free>:
    if (base < (unsigned int)rt_l2_priv0_base() + rt_l2_priv0_size()) a = &__rt_alloc_l2[0];
    else if (base < (unsigned int)rt_l2_priv1_base() + rt_l2_priv1_size()) a = &__rt_alloc_l2[1];
    else a = &__rt_alloc_l2[2];
    rt_user_free(a, _chunk, size);
#else
    rt_user_free(rt_alloc_l2(), _chunk, size);
1c00393a:	862e                	mv	a2,a1
1c00393c:	85aa                	mv	a1,a0
1c00393e:	1c008537          	lui	a0,0x1c008
1c003942:	81c50513          	addi	a0,a0,-2020 # 1c00781c <__rt_alloc_l2>
1c003946:	bd6d                	j	1c003800 <rt_user_free>

1c003948 <__rt_time_poweroff>:
          }
          else
          {
              /* previous task is NULL meaning that there is no task before */
              /* the only possible case is that it's the head of the fifo */
              first_delayed = current_event->implem.next;
1c003948:	002007b7          	lui	a5,0x200
1c00394c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c003950:	0087a783          	lw	a5,8(a5)
1c003954:	1c007737          	lui	a4,0x1c007
1c003958:	7ef72423          	sw	a5,2024(a4) # 1c0077e8 <timer_count>
1c00395c:	4501                	li	a0,0
1c00395e:	8082                	ret

1c003960 <__rt_time_poweron>:
1c003960:	1c0077b7          	lui	a5,0x1c007
1c003964:	7e87a703          	lw	a4,2024(a5) # 1c0077e8 <timer_count>
1c003968:	002007b7          	lui	a5,0x200
1c00396c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c003970:	00e7a423          	sw	a4,8(a5)
1c003974:	4501                	li	a0,0
1c003976:	8082                	ret

1c003978 <rt_time_get_us>:
1c003978:	002007b7          	lui	a5,0x200
1c00397c:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c003980:	0087a783          	lw	a5,8(a5)
1c003984:	000f4537          	lui	a0,0xf4
1c003988:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c00398c:	02a78733          	mul	a4,a5,a0
1c003990:	02a7b7b3          	mulhu	a5,a5,a0
1c003994:	00f75513          	srli	a0,a4,0xf
1c003998:	07c6                	slli	a5,a5,0x11
1c00399a:	8d5d                	or	a0,a0,a5
1c00399c:	8082                	ret

1c00399e <pi_time_get_us>:
1c00399e:	bfe9                	j	1c003978 <rt_time_get_us>

1c0039a0 <rt_event_push_delayed>:
1c0039a0:	30047373          	csrrci	t1,mstatus,8
1c0039a4:	1c008637          	lui	a2,0x1c008
1c0039a8:	82462703          	lw	a4,-2012(a2) # 1c007824 <first_delayed>
1c0039ac:	002007b7          	lui	a5,0x200
1c0039b0:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c0039b4:	0087a783          	lw	a5,8(a5)
1c0039b8:	46f9                	li	a3,30
1c0039ba:	0405e5b3          	p.max	a1,a1,zero
1c0039be:	02d5c5b3          	div	a1,a1,a3
1c0039c2:	800006b7          	lui	a3,0x80000
1c0039c6:	fff6c693          	not	a3,a3
1c0039ca:	00d7f833          	and	a6,a5,a3
1c0039ce:	0585                	addi	a1,a1,1
1c0039d0:	97ae                	add	a5,a5,a1
1c0039d2:	dd1c                	sw	a5,56(a0)
1c0039d4:	982e                	add	a6,a6,a1
1c0039d6:	4781                	li	a5,0
1c0039d8:	c719                	beqz	a4,1c0039e6 <rt_event_push_delayed+0x46>
1c0039da:	03872883          	lw	a7,56(a4)
1c0039de:	00d8f8b3          	and	a7,a7,a3
1c0039e2:	0108e863          	bltu	a7,a6,1c0039f2 <rt_event_push_delayed+0x52>
1c0039e6:	cb89                	beqz	a5,1c0039f8 <rt_event_push_delayed+0x58>
1c0039e8:	cfc8                	sw	a0,28(a5)
1c0039ea:	cd58                	sw	a4,28(a0)
1c0039ec:	30031073          	csrw	mstatus,t1
1c0039f0:	8082                	ret
1c0039f2:	87ba                	mv	a5,a4
1c0039f4:	4f58                	lw	a4,28(a4)
1c0039f6:	b7cd                	j	1c0039d8 <rt_event_push_delayed+0x38>
1c0039f8:	002007b7          	lui	a5,0x200
1c0039fc:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c003a00:	82a62223          	sw	a0,-2012(a2)
1c003a04:	cd58                	sw	a4,28(a0)
1c003a06:	0087a703          	lw	a4,8(a5)
1c003a0a:	95ba                	add	a1,a1,a4
1c003a0c:	00b7a823          	sw	a1,16(a5)
1c003a10:	08500713          	li	a4,133
1c003a14:	00e7a023          	sw	a4,0(a5)
1c003a18:	bfd1                	j	1c0039ec <rt_event_push_delayed+0x4c>

1c003a1a <rt_time_wait_us>:

  rt_irq_restore(irq);
}

void rt_time_wait_us(int time_us)
{
1c003a1a:	1101                	addi	sp,sp,-32
1c003a1c:	85aa                	mv	a1,a0
  rt_event_t *event = rt_event_get_blocking(NULL);
1c003a1e:	4501                	li	a0,0
{
1c003a20:	ce06                	sw	ra,28(sp)
1c003a22:	cc22                	sw	s0,24(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c003a24:	c62e                	sw	a1,12(sp)
1c003a26:	c75ff0ef          	jal	ra,1c00369a <rt_event_get_blocking>
  rt_event_push_delayed(event, time_us);
1c003a2a:	45b2                	lw	a1,12(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c003a2c:	842a                	mv	s0,a0
  rt_event_push_delayed(event, time_us);
1c003a2e:	3f8d                	jal	1c0039a0 <rt_event_push_delayed>
  rt_event_wait(event);
1c003a30:	8522                	mv	a0,s0
}
1c003a32:	4462                	lw	s0,24(sp)
1c003a34:	40f2                	lw	ra,28(sp)
1c003a36:	6105                	addi	sp,sp,32
  rt_event_wait(event);
1c003a38:	bb1d                	j	1c00376e <rt_event_wait>

1c003a3a <pi_time_wait_us>:

void pi_time_wait_us(int time_us)
{
  rt_time_wait_us(time_us);
1c003a3a:	b7c5                	j	1c003a1a <rt_time_wait_us>

1c003a3c <__rt_time_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_time_init()
{
  int err = 0;

  first_delayed = NULL;
1c003a3c:	1c0087b7          	lui	a5,0x1c008
1c003a40:	8207a223          	sw	zero,-2012(a5) # 1c007824 <first_delayed>
//

#ifndef LANGUAGE_ASSEMBLY

static inline uint32_t timer_cfg_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_LO_OFFSET); }
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c003a44:	002007b7          	lui	a5,0x200
{
1c003a48:	1141                	addi	sp,sp,-16
1c003a4a:	08300713          	li	a4,131
1c003a4e:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c003a52:	c606                	sw	ra,12(sp)
1c003a54:	c422                	sw	s0,8(sp)
1c003a56:	00e7a023          	sw	a4,0(a5)
    TIMER_CFG_LO_RESET(1)  |
    TIMER_CFG_LO_CCFG(1)
  );

#if defined(ARCHI_HAS_FC)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c003a5a:	1c0045b7          	lui	a1,0x1c004
1c003a5e:	ac858593          	addi	a1,a1,-1336 # 1c003ac8 <__rt_timer_handler>
1c003a62:	452d                	li	a0,11
1c003a64:	e22ff0ef          	jal	ra,1c003086 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c003a68:	6785                	lui	a5,0x1
1c003a6a:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c003a6e:	00204737          	lui	a4,0x204
1c003a72:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c003a76:	00f72423          	sw	a5,8(a4)
#else
  rt_irq_set_handler(ARCHI_EVT_TIMER0_HI, __rt_timer_handler);
  rt_irq_mask_set(1<<ARCHI_EVT_TIMER0_HI);
#endif

  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c003a7a:	1c0045b7          	lui	a1,0x1c004
1c003a7e:	4601                	li	a2,0
1c003a80:	94858593          	addi	a1,a1,-1720 # 1c003948 <__rt_time_poweroff>
1c003a84:	4509                	li	a0,2
1c003a86:	f6cff0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c003a8a:	1c0045b7          	lui	a1,0x1c004
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c003a8e:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c003a90:	4601                	li	a2,0
1c003a92:	96058593          	addi	a1,a1,-1696 # 1c003960 <__rt_time_poweron>
1c003a96:	450d                	li	a0,3
1c003a98:	f5aff0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>
1c003a9c:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize time driver\n");
1c003a9e:	c10d                	beqz	a0,1c003ac0 <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c003aa0:	01402673          	csrr	a2,uhartid
1c003aa4:	1c007537          	lui	a0,0x1c007
  return (hart_id >> 5) & 0x3f;
1c003aa8:	40565593          	srai	a1,a2,0x5
1c003aac:	f265b5b3          	p.bclr	a1,a1,25,6
1c003ab0:	f4563633          	p.bclr	a2,a2,26,5
1c003ab4:	0c050513          	addi	a0,a0,192 # 1c0070c0 <__himax_reg_init+0x1d0>
1c003ab8:	034020ef          	jal	ra,1c005aec <printf>
1c003abc:	797010ef          	jal	ra,1c005a52 <abort>
}
1c003ac0:	40b2                	lw	ra,12(sp)
1c003ac2:	4422                	lw	s0,8(sp)
1c003ac4:	0141                	addi	sp,sp,16
1c003ac6:	8082                	ret

1c003ac8 <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c003ac8:	7179                	addi	sp,sp,-48
1c003aca:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c003acc:	1c008637          	lui	a2,0x1c008
{
1c003ad0:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c003ad2:	82462783          	lw	a5,-2012(a2) # 1c007824 <first_delayed>
{
1c003ad6:	ce36                	sw	a3,28(sp)

static inline uint32_t timer_cfg_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_HI_OFFSET); }
static inline void timer_cfg_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_HI_OFFSET, value); }

static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c003ad8:	002006b7          	lui	a3,0x200
1c003adc:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c003ae0:	d61a                	sw	t1,44(sp)
1c003ae2:	d42a                	sw	a0,40(sp)
1c003ae4:	d22e                	sw	a1,36(sp)
1c003ae6:	cc3a                	sw	a4,24(sp)
1c003ae8:	c842                	sw	a6,16(sp)
1c003aea:	c646                	sw	a7,12(sp)
1c003aec:	c472                	sw	t3,8(sp)
1c003aee:	c276                	sw	t4,4(sp)
1c003af0:	0086a683          	lw	a3,8(a3)
1c003af4:	01c00593          	li	a1,28
1c003af8:	01c02503          	lw	a0,28(zero) # 1c <_l1_preload_size>
1c003afc:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c003afe:	80000337          	lui	t1,0x80000
1c003b02:	4801                	li	a6,0
1c003b04:	4881                	li	a7,0
1c003b06:	01c00e93          	li	t4,28
1c003b0a:	ffe34313          	xori	t1,t1,-2
1c003b0e:	e7ad                	bnez	a5,1c003b78 <__rt_timer_handler+0xb0>
1c003b10:	00088463          	beqz	a7,1c003b18 <__rt_timer_handler+0x50>
1c003b14:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003b18:	00080463          	beqz	a6,1c003b20 <__rt_timer_handler+0x58>
1c003b1c:	00bea223          	sw	a1,4(t4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c003b20:	002007b7          	lui	a5,0x200
1c003b24:	08100713          	li	a4,129
1c003b28:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c003b2c:	82062223          	sw	zero,-2012(a2)
1c003b30:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c003b34:	6785                	lui	a5,0x1
1c003b36:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c003b3a:	00204737          	lui	a4,0x204
1c003b3e:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c003b42:	5332                	lw	t1,44(sp)
1c003b44:	5522                	lw	a0,40(sp)
1c003b46:	5592                	lw	a1,36(sp)
1c003b48:	5602                	lw	a2,32(sp)
1c003b4a:	46f2                	lw	a3,28(sp)
1c003b4c:	4762                	lw	a4,24(sp)
1c003b4e:	47d2                	lw	a5,20(sp)
1c003b50:	4842                	lw	a6,16(sp)
1c003b52:	48b2                	lw	a7,12(sp)
1c003b54:	4e22                	lw	t3,8(sp)
1c003b56:	4e92                	lw	t4,4(sp)
1c003b58:	6145                	addi	sp,sp,48
1c003b5a:	30200073          	mret
  event->next = NULL;
1c003b5e:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c003b62:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c003b66:	c511                	beqz	a0,1c003b72 <__rt_timer_handler+0xaa>
    sched->last->next = event;
1c003b68:	c19c                	sw	a5,0(a1)
    event = next;
1c003b6a:	85be                	mv	a1,a5
1c003b6c:	4805                	li	a6,1
1c003b6e:	87f2                	mv	a5,t3
1c003b70:	bf79                	j	1c003b0e <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c003b72:	853e                	mv	a0,a5
1c003b74:	4885                	li	a7,1
1c003b76:	bfd5                	j	1c003b6a <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c003b78:	0387ae03          	lw	t3,56(a5)
1c003b7c:	41c68e33          	sub	t3,a3,t3
1c003b80:	fdc37fe3          	bleu	t3,t1,1c003b5e <__rt_timer_handler+0x96>
1c003b84:	00088463          	beqz	a7,1c003b8c <__rt_timer_handler+0xc4>
1c003b88:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c003b8c:	00080463          	beqz	a6,1c003b94 <__rt_timer_handler+0xcc>
1c003b90:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c003b94:	00200737          	lui	a4,0x200
1c003b98:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c003b9c:	82f62223          	sw	a5,-2012(a2)
1c003ba0:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c003ba4:	5f9c                	lw	a5,56(a5)
1c003ba6:	40d786b3          	sub	a3,a5,a3
1c003baa:	96b2                	add	a3,a3,a2

static inline uint32_t timer_cnt_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_HI_OFFSET); }
static inline void timer_cnt_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_HI_OFFSET, value); }

static inline uint32_t timer_cmp_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_LO_OFFSET); }
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c003bac:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c003bb0:	08500793          	li	a5,133
1c003bb4:	00f72023          	sw	a5,0(a4)
}
1c003bb8:	b769                	j	1c003b42 <__rt_timer_handler+0x7a>

1c003bba <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c003bba:	7179                	addi	sp,sp,-48
1c003bbc:	d422                	sw	s0,40(sp)
1c003bbe:	842a                	mv	s0,a0
1c003bc0:	d606                	sw	ra,44(sp)
1c003bc2:	d226                	sw	s1,36(sp)
1c003bc4:	d04a                	sw	s2,32(sp)
1c003bc6:	30047973          	csrrci	s2,mstatus,8
1c003bca:	4015d493          	srai	s1,a1,0x1
1c003bce:	1a102537          	lui	a0,0x1a102
1c003bd2:	049e                	slli	s1,s1,0x7
1c003bd4:	94aa                	add	s1,s1,a0
1c003bd6:	00459513          	slli	a0,a1,0x4
1c003bda:	8941                	andi	a0,a0,16
1c003bdc:	94aa                	add	s1,s1,a0
1c003bde:	853e                	mv	a0,a5
1c003be0:	ef89                	bnez	a5,1c003bfa <rt_periph_copy+0x40>
1c003be2:	ce2e                	sw	a1,28(sp)
1c003be4:	cc32                	sw	a2,24(sp)
1c003be6:	ca36                	sw	a3,20(sp)
1c003be8:	c83a                	sw	a4,16(sp)
1c003bea:	c63e                	sw	a5,12(sp)
1c003bec:	a09ff0ef          	jal	ra,1c0035f4 <__rt_wait_event_prepare_blocking>
1c003bf0:	47b2                	lw	a5,12(sp)
1c003bf2:	4742                	lw	a4,16(sp)
1c003bf4:	46d2                	lw	a3,20(sp)
1c003bf6:	4662                	lw	a2,24(sp)
1c003bf8:	45f2                	lw	a1,28(sp)
1c003bfa:	e419                	bnez	s0,1c003c08 <rt_periph_copy+0x4e>
1c003bfc:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa102018>
1c003c00:	04052223          	sw	zero,68(a0)
1c003c04:	04052a23          	sw	zero,84(a0)
1c003c08:	00c42803          	lw	a6,12(s0)
1c003c0c:	c054                	sw	a3,4(s0)
1c003c0e:	cc08                	sw	a0,24(s0)
1c003c10:	f6483833          	p.bclr	a6,a6,27,4
1c003c14:	4891                	li	a7,4
1c003c16:	c0474733          	p.bset	a4,a4,0,4
1c003c1a:	0908e163          	bltu	a7,a6,1c003c9c <rt_periph_copy+0xe2>
1c003c1e:	03000893          	li	a7,48
1c003c22:	0596                	slli	a1,a1,0x5
1c003c24:	98ae                	add	a7,a7,a1
1c003c26:	0008a303          	lw	t1,0(a7)
1c003c2a:	00042a23          	sw	zero,20(s0)
1c003c2e:	03000813          	li	a6,48
1c003c32:	02031b63          	bnez	t1,1c003c68 <rt_periph_copy+0xae>
1c003c36:	0088a023          	sw	s0,0(a7)
1c003c3a:	00b808b3          	add	a7,a6,a1
1c003c3e:	0088a303          	lw	t1,8(a7)
1c003c42:	0088a223          	sw	s0,4(a7)
1c003c46:	02031663          	bnez	t1,1c003c72 <rt_periph_copy+0xb8>
1c003c4a:	00848893          	addi	a7,s1,8
1c003c4e:	0008a883          	lw	a7,0(a7)
1c003c52:	0208f893          	andi	a7,a7,32
1c003c56:	00089e63          	bnez	a7,1c003c72 <rt_periph_copy+0xb8>
1c003c5a:	00c4a023          	sw	a2,0(s1)
1c003c5e:	00d4a223          	sw	a3,4(s1)
1c003c62:	00e4a423          	sw	a4,8(s1)
1c003c66:	a005                	j	1c003c86 <rt_periph_copy+0xcc>
1c003c68:	0048a883          	lw	a7,4(a7)
1c003c6c:	0088aa23          	sw	s0,20(a7)
1c003c70:	b7e9                	j	1c003c3a <rt_periph_copy+0x80>
1c003c72:	00042823          	sw	zero,16(s0)
1c003c76:	c010                	sw	a2,0(s0)
1c003c78:	c054                	sw	a3,4(s0)
1c003c7a:	c418                	sw	a4,8(s0)
1c003c7c:	00031563          	bnez	t1,1c003c86 <rt_periph_copy+0xcc>
1c003c80:	982e                	add	a6,a6,a1
1c003c82:	00882423          	sw	s0,8(a6)
1c003c86:	e399                	bnez	a5,1c003c8c <rt_periph_copy+0xd2>
1c003c88:	abdff0ef          	jal	ra,1c003744 <__rt_wait_event>
1c003c8c:	30091073          	csrw	mstatus,s2
1c003c90:	50b2                	lw	ra,44(sp)
1c003c92:	5422                	lw	s0,40(sp)
1c003c94:	5492                	lw	s1,36(sp)
1c003c96:	5902                	lw	s2,32(sp)
1c003c98:	6145                	addi	sp,sp,48
1c003c9a:	8082                	ret
1c003c9c:	fe6835e3          	p.bneimm	a6,6,1c003c86 <rt_periph_copy+0xcc>
1c003ca0:	03000893          	li	a7,48
1c003ca4:	0596                	slli	a1,a1,0x5
1c003ca6:	98ae                	add	a7,a7,a1
1c003ca8:	0008a303          	lw	t1,0(a7)
1c003cac:	00042a23          	sw	zero,20(s0)
1c003cb0:	03000813          	li	a6,48
1c003cb4:	00031f63          	bnez	t1,1c003cd2 <rt_periph_copy+0x118>
1c003cb8:	0088a023          	sw	s0,0(a7)
1c003cbc:	95c2                	add	a1,a1,a6
1c003cbe:	c1c0                	sw	s0,4(a1)
1c003cc0:	00031e63          	bnez	t1,1c003cdc <rt_periph_copy+0x122>
1c003cc4:	02442803          	lw	a6,36(s0)
1c003cc8:	1a1025b7          	lui	a1,0x1a102
1c003ccc:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa102180>
1c003cd0:	b769                	j	1c003c5a <rt_periph_copy+0xa0>
1c003cd2:	0048a883          	lw	a7,4(a7)
1c003cd6:	0088aa23          	sw	s0,20(a7)
1c003cda:	b7cd                	j	1c003cbc <rt_periph_copy+0x102>
1c003cdc:	c418                	sw	a4,8(s0)
1c003cde:	4598                	lw	a4,8(a1)
1c003ce0:	c010                	sw	a2,0(s0)
1c003ce2:	c054                	sw	a3,4(s0)
1c003ce4:	00042823          	sw	zero,16(s0)
1c003ce8:	ff59                	bnez	a4,1c003c86 <rt_periph_copy+0xcc>
1c003cea:	c580                	sw	s0,8(a1)
1c003cec:	bf69                	j	1c003c86 <rt_periph_copy+0xcc>

1c003cee <__rt_periph_wait_event>:
1c003cee:	30047673          	csrrci	a2,mstatus,8
1c003cf2:	477d                	li	a4,31
1c003cf4:	4781                	li	a5,0
1c003cf6:	00a75463          	ble	a0,a4,1c003cfe <__rt_periph_wait_event+0x10>
1c003cfa:	1501                	addi	a0,a0,-32
1c003cfc:	4785                	li	a5,1
1c003cfe:	00279713          	slli	a4,a5,0x2
1c003d02:	4685                	li	a3,1
1c003d04:	03000793          	li	a5,48
1c003d08:	00a696b3          	sll	a3,a3,a0
1c003d0c:	97ba                	add	a5,a5,a4
1c003d0e:	00204837          	lui	a6,0x204
1c003d12:	2807a703          	lw	a4,640(a5)
1c003d16:	8f75                	and	a4,a4,a3
1c003d18:	cf19                	beqz	a4,1c003d36 <__rt_periph_wait_event+0x48>
1c003d1a:	c999                	beqz	a1,1c003d30 <__rt_periph_wait_event+0x42>
1c003d1c:	2807a683          	lw	a3,640(a5)
1c003d20:	4705                	li	a4,1
1c003d22:	00a71533          	sll	a0,a4,a0
1c003d26:	fff54513          	not	a0,a0
1c003d2a:	8d75                	and	a0,a0,a3
1c003d2c:	28a7a023          	sw	a0,640(a5)
1c003d30:	30061073          	csrw	mstatus,a2
1c003d34:	8082                	ret
1c003d36:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c003d3a:	30046773          	csrrsi	a4,mstatus,8
1c003d3e:	30047773          	csrrci	a4,mstatus,8
1c003d42:	bfc1                	j	1c003d12 <__rt_periph_wait_event+0x24>

1c003d44 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c003d44:	1c000537          	lui	a0,0x1c000
1c003d48:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c003d4c:	4601                	li	a2,0
1c003d4e:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c003d52:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c003d56:	30c50513          	addi	a0,a0,780 # 1c00030c <udma_event_handler>
1c003d5a:	014950fb          	lp.setupi	x1,20,1c003d7e <__rt_periph_init+0x3a>
1c003d5e:	40165793          	srai	a5,a2,0x1
1c003d62:	00461813          	slli	a6,a2,0x4
1c003d66:	079e                	slli	a5,a5,0x7
1c003d68:	97c6                	add	a5,a5,a7
1c003d6a:	01087813          	andi	a6,a6,16
1c003d6e:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c003d70:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c003d74:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c003d78:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c003d7a:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c003d7c:	0605                	addi	a2,a2,1
1c003d7e:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c003d82:	1c0006b7          	lui	a3,0x1c000
1c003d86:	28870613          	addi	a2,a4,648
1c003d8a:	4b668693          	addi	a3,a3,1206 # 1c0004b6 <__rt_soc_evt_no_udma>
1c003d8e:	00a250fb          	lp.setupi	x1,10,1c003d96 <__rt_periph_init+0x52>
1c003d92:	00d6222b          	p.sw	a3,4(a2!)
1c003d96:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c003d98:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c003d9c:	28072223          	sw	zero,644(a4)
}
1c003da0:	8082                	ret

1c003da2 <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c003da2:	1141                	addi	sp,sp,-16
1c003da4:	c226                	sw	s1,4(sp)
1c003da6:	84ae                	mv	s1,a1
1c003da8:	c606                	sw	ra,12(sp)
1c003daa:	c422                	sw	s0,8(sp)
1c003dac:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c003dae:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c003db2:	1c008437          	lui	s0,0x1c008
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c003db6:	00153f63          	p.bneimm	a0,1,1c003dd4 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c003dba:	82840413          	addi	s0,s0,-2008 # 1c007828 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c003dbe:	214d                	jal	1c004260 <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c003dc0:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c003dc2:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c003dc6:	40b2                	lw	ra,12(sp)
1c003dc8:	4422                	lw	s0,8(sp)
1c003dca:	4492                	lw	s1,4(sp)
1c003dcc:	4902                	lw	s2,0(sp)
1c003dce:	4501                	li	a0,0
1c003dd0:	0141                	addi	sp,sp,16
1c003dd2:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c003dd4:	4511                	li	a0,4
1c003dd6:	c5aff0ef          	jal	ra,1c003230 <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c003dda:	85a6                	mv	a1,s1
1c003ddc:	4501                	li	a0,0
1c003dde:	2149                	jal	1c004260 <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c003de0:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c003de2:	82942423          	sw	s1,-2008(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c003de6:	c4aff0ef          	jal	ra,1c003230 <__rt_cbsys_exec>
1c003dea:	bfe1                	j	1c003dc2 <rt_freq_set_and_get+0x20>

1c003dec <__rt_freq_init>:

void __rt_freq_init()
{
1c003dec:	1141                	addi	sp,sp,-16
1c003dee:	c422                	sw	s0,8(sp)
1c003df0:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c003df2:	21b5                	jal	1c00425e <__rt_flls_constructor>
  return __rt_platform;
1c003df4:	1c0077b7          	lui	a5,0x1c007

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c003df8:	3e47a783          	lw	a5,996(a5) # 1c0073e4 <__rt_platform>
1c003dfc:	1c008437          	lui	s0,0x1c008
1c003e00:	0017ae63          	p.beqimm	a5,1,1c003e1c <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c003e04:	4501                	li	a0,0
1c003e06:	2191                	jal	1c00424a <__rt_fll_init>
1c003e08:	82a42423          	sw	a0,-2008(s0) # 1c007828 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c003e0c:	82840413          	addi	s0,s0,-2008
1c003e10:	00042223          	sw	zero,4(s0)

}
1c003e14:	40b2                	lw	ra,12(sp)
1c003e16:	4422                	lw	s0,8(sp)
1c003e18:	0141                	addi	sp,sp,16
1c003e1a:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c003e1c:	026267b7          	lui	a5,0x2626
1c003e20:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c003e24:	82f42423          	sw	a5,-2008(s0)
1c003e28:	b7d5                	j	1c003e0c <__rt_freq_init+0x20>

1c003e2a <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c003e2a:	100517b3          	p.fl1	a5,a0
1c003e2e:	4769                	li	a4,26
1c003e30:	8f1d                	sub	a4,a4,a5
1c003e32:	4785                	li	a5,1
1c003e34:	04f76733          	p.max	a4,a4,a5
1c003e38:	47a1                	li	a5,8
1c003e3a:	04f74733          	p.min	a4,a4,a5
1c003e3e:	fff70693          	addi	a3,a4,-1
1c003e42:	00f55793          	srli	a5,a0,0xf
1c003e46:	00d797b3          	sll	a5,a5,a3
1c003e4a:	c19c                	sw	a5,0(a1)
1c003e4c:	07be                	slli	a5,a5,0xf
1c003e4e:	c218                	sw	a4,0(a2)
1c003e50:	00d7d533          	srl	a0,a5,a3
1c003e54:	8082                	ret

1c003e56 <soc_eu_fcEventMask_setEvent>:
1c003e56:	47fd                	li	a5,31
1c003e58:	4721                	li	a4,8
1c003e5a:	00f50463          	beq	a0,a5,1c003e62 <soc_eu_fcEventMask_setEvent+0xc>
1c003e5e:	1501                	addi	a0,a0,-32
1c003e60:	4711                	li	a4,4
1c003e62:	1a1066b7          	lui	a3,0x1a106
1c003e66:	20e6f603          	p.lw	a2,a4(a3)
1c003e6a:	4785                	li	a5,1
1c003e6c:	00a79533          	sll	a0,a5,a0
1c003e70:	fff54513          	not	a0,a0
1c003e74:	8d71                	and	a0,a0,a2
1c003e76:	00a6e723          	p.sw	a0,a4(a3)
1c003e7a:	8082                	ret

1c003e7c <__rt_pmu_cluster_power_down>:
1c003e7c:	1c0077b7          	lui	a5,0x1c007
1c003e80:	3e47a783          	lw	a5,996(a5) # 1c0073e4 <__rt_platform>
1c003e84:	0817a163          	p.beqimm	a5,1,1c003f06 <__rt_pmu_cluster_power_down+0x8a>
1c003e88:	1141                	addi	sp,sp,-16
1c003e8a:	1a1046b7          	lui	a3,0x1a104
1c003e8e:	c606                	sw	ra,12(sp)
1c003e90:	c422                	sw	s0,8(sp)
1c003e92:	c226                	sw	s1,4(sp)
1c003e94:	c04a                	sw	s2,0(sp)
1c003e96:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa104050>
1c003e9a:	1c007737          	lui	a4,0x1c007
1c003e9e:	3f070713          	addi	a4,a4,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
1c003ea2:	00874783          	lbu	a5,8(a4)
1c003ea6:	8436                	mv	s0,a3
1c003ea8:	c0079933          	p.extractu	s2,a5,0,0
1c003eac:	04193763          	p.bneimm	s2,1,1c003efa <__rt_pmu_cluster_power_down+0x7e>
1c003eb0:	01069613          	slli	a2,a3,0x10
1c003eb4:	04064363          	bltz	a2,1c003efa <__rt_pmu_cluster_power_down+0x7e>
1c003eb8:	c007b7b3          	p.bclr	a5,a5,0,0
1c003ebc:	c0a92433          	p.insert	s0,s2,0,10
1c003ec0:	1a1044b7          	lui	s1,0x1a104
1c003ec4:	00f70423          	sb	a5,8(a4)
1c003ec8:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa104050>
1c003ecc:	4585                	li	a1,1
1c003ece:	02300513          	li	a0,35
1c003ed2:	3d31                	jal	1c003cee <__rt_periph_wait_event>
1c003ed4:	4785                	li	a5,1
1c003ed6:	00f4a623          	sw	a5,12(s1)
1c003eda:	c0302433          	p.insert	s0,zero,0,3
1c003ede:	0684a823          	sw	s0,112(s1)
1c003ee2:	c0d92433          	p.insert	s0,s2,0,13
1c003ee6:	0684a823          	sw	s0,112(s1)
1c003eea:	4422                	lw	s0,8(sp)
1c003eec:	40b2                	lw	ra,12(sp)
1c003eee:	4492                	lw	s1,4(sp)
1c003ef0:	4902                	lw	s2,0(sp)
1c003ef2:	4585                	li	a1,1
1c003ef4:	457d                	li	a0,31
1c003ef6:	0141                	addi	sp,sp,16
1c003ef8:	bbdd                	j	1c003cee <__rt_periph_wait_event>
1c003efa:	40b2                	lw	ra,12(sp)
1c003efc:	4422                	lw	s0,8(sp)
1c003efe:	4492                	lw	s1,4(sp)
1c003f00:	4902                	lw	s2,0(sp)
1c003f02:	0141                	addi	sp,sp,16
1c003f04:	8082                	ret
1c003f06:	8082                	ret

1c003f08 <SetFllFrequency>:
1c003f08:	7179                	addi	sp,sp,-48
1c003f0a:	d422                	sw	s0,40(sp)
1c003f0c:	d226                	sw	s1,36(sp)
1c003f0e:	1c007437          	lui	s0,0x1c007
1c003f12:	84aa                	mv	s1,a0
1c003f14:	d606                	sw	ra,44(sp)
1c003f16:	852e                	mv	a0,a1
1c003f18:	3f040413          	addi	s0,s0,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
1c003f1c:	0014be63          	p.bneimm	s1,1,1c003f38 <SetFllFrequency+0x30>
1c003f20:	00844783          	lbu	a5,8(s0)
1c003f24:	c0079733          	p.extractu	a4,a5,0,0
1c003f28:	08172663          	p.beqimm	a4,1,1c003fb4 <SetFllFrequency+0xac>
1c003f2c:	4501                	li	a0,0
1c003f2e:	50b2                	lw	ra,44(sp)
1c003f30:	5422                	lw	s0,40(sp)
1c003f32:	5492                	lw	s1,36(sp)
1c003f34:	6145                	addi	sp,sp,48
1c003f36:	8082                	ret
1c003f38:	ce25                	beqz	a2,1c003fb0 <SetFllFrequency+0xa8>
1c003f3a:	00844783          	lbu	a5,8(s0)
1c003f3e:	03200713          	li	a4,50
1c003f42:	c21797b3          	p.extractu	a5,a5,1,1
1c003f46:	97a2                	add	a5,a5,s0
1c003f48:	00a7c783          	lbu	a5,10(a5)
1c003f4c:	00e787db          	p.mac	a5,a5,a4,zero
1c003f50:	22678793          	addi	a5,a5,550
1c003f54:	eca5                	bnez	s1,1c003fcc <SetFllFrequency+0xc4>
1c003f56:	0007a6b7          	lui	a3,0x7a
1c003f5a:	eb237737          	lui	a4,0xeb237
1c003f5e:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c003f62:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c003f66:	42d78733          	p.mac	a4,a5,a3
1c003f6a:	fcb761e3          	bltu	a4,a1,1c003f2c <SetFllFrequency+0x24>
1c003f6e:	c62a                	sw	a0,12(sp)
1c003f70:	dbaff0ef          	jal	ra,1c00352a <__rt_bridge_req_shutdown>
1c003f74:	4532                	lw	a0,12(sp)
1c003f76:	0870                	addi	a2,sp,28
1c003f78:	082c                	addi	a1,sp,24
1c003f7a:	3d45                	jal	1c003e2a <SetFllMultDivFactors>
1c003f7c:	4762                	lw	a4,24(sp)
1c003f7e:	800007b7          	lui	a5,0x80000
1c003f82:	1a1006b7          	lui	a3,0x1a100
1c003f86:	de0727b3          	p.insert	a5,a4,15,0
1c003f8a:	4772                	lw	a4,28(sp)
1c003f8c:	c7a727b3          	p.insert	a5,a4,3,26
1c003f90:	00449713          	slli	a4,s1,0x4
1c003f94:	0711                	addi	a4,a4,4
1c003f96:	00f6e723          	p.sw	a5,a4(a3)
1c003f9a:	00249793          	slli	a5,s1,0x2
1c003f9e:	943e                	add	s0,s0,a5
1c003fa0:	d008                	sw	a0,32(s0)
1c003fa2:	c808                	sw	a0,16(s0)
1c003fa4:	f4c9                	bnez	s1,1c003f2e <SetFllFrequency+0x26>
1c003fa6:	c62a                	sw	a0,12(sp)
1c003fa8:	cecff0ef          	jal	ra,1c003494 <__rt_bridge_set_available>
1c003fac:	4532                	lw	a0,12(sp)
1c003fae:	b741                	j	1c003f2e <SetFllFrequency+0x26>
1c003fb0:	f0f9                	bnez	s1,1c003f76 <SetFllFrequency+0x6e>
1c003fb2:	bf75                	j	1c003f6e <SetFllFrequency+0x66>
1c003fb4:	d269                	beqz	a2,1c003f76 <SetFllFrequency+0x6e>
1c003fb6:	c21797b3          	p.extractu	a5,a5,1,1
1c003fba:	97a2                	add	a5,a5,s0
1c003fbc:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c003fc0:	03200713          	li	a4,50
1c003fc4:	00e787db          	p.mac	a5,a5,a4,zero
1c003fc8:	22678793          	addi	a5,a5,550
1c003fcc:	0006b6b7          	lui	a3,0x6b
1c003fd0:	eaf5a737          	lui	a4,0xeaf5a
1c003fd4:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c003fd8:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c003fdc:	42d78733          	p.mac	a4,a5,a3
1c003fe0:	f8a77be3          	bleu	a0,a4,1c003f76 <SetFllFrequency+0x6e>
1c003fe4:	b7a1                	j	1c003f2c <SetFllFrequency+0x24>

1c003fe6 <InitOneFll>:
1c003fe6:	7179                	addi	sp,sp,-48
1c003fe8:	00451713          	slli	a4,a0,0x4
1c003fec:	ce4e                	sw	s3,28(sp)
1c003fee:	1a1007b7          	lui	a5,0x1a100
1c003ff2:	00470993          	addi	s3,a4,4
1c003ff6:	d606                	sw	ra,44(sp)
1c003ff8:	d422                	sw	s0,40(sp)
1c003ffa:	d226                	sw	s1,36(sp)
1c003ffc:	d04a                	sw	s2,32(sp)
1c003ffe:	2137f783          	p.lw	a5,s3(a5)
1c004002:	1c007437          	lui	s0,0x1c007
1c004006:	3f040413          	addi	s0,s0,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
1c00400a:	00251913          	slli	s2,a0,0x2
1c00400e:	c585                	beqz	a1,1c004036 <InitOneFll+0x50>
1c004010:	c7a79733          	p.extractu	a4,a5,3,26
1c004014:	1007d7b3          	p.exthz	a5,a5
1c004018:	07be                	slli	a5,a5,0xf
1c00401a:	c701                	beqz	a4,1c004022 <InitOneFll+0x3c>
1c00401c:	177d                	addi	a4,a4,-1
1c00401e:	00e7d7b3          	srl	a5,a5,a4
1c004022:	944a                	add	s0,s0,s2
1c004024:	d01c                	sw	a5,32(s0)
1c004026:	c81c                	sw	a5,16(s0)
1c004028:	50b2                	lw	ra,44(sp)
1c00402a:	5422                	lw	s0,40(sp)
1c00402c:	5492                	lw	s1,36(sp)
1c00402e:	5902                	lw	s2,32(sp)
1c004030:	49f2                	lw	s3,28(sp)
1c004032:	6145                	addi	sp,sp,48
1c004034:	8082                	ret
1c004036:	0007d363          	bgez	a5,1c00403c <InitOneFll+0x56>
1c00403a:	c105                	beqz	a0,1c00405a <InitOneFll+0x74>
1c00403c:	810047b7          	lui	a5,0x81004
1c004040:	1a1006b7          	lui	a3,0x1a100
1c004044:	00870613          	addi	a2,a4,8
1c004048:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c00404c:	00f6e623          	p.sw	a5,a2(a3)
1c004050:	014c04b7          	lui	s1,0x14c0
1c004054:	0731                	addi	a4,a4,12
1c004056:	0096e723          	p.sw	s1,a4(a3)
1c00405a:	02faf537          	lui	a0,0x2faf
1c00405e:	0070                	addi	a2,sp,12
1c004060:	002c                	addi	a1,sp,8
1c004062:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c004066:	33d1                	jal	1c003e2a <SetFllMultDivFactors>
1c004068:	47a2                	lw	a5,8(sp)
1c00406a:	c00004b7          	lui	s1,0xc0000
1c00406e:	de07a4b3          	p.insert	s1,a5,15,0
1c004072:	47b2                	lw	a5,12(sp)
1c004074:	c7a7a4b3          	p.insert	s1,a5,3,26
1c004078:	1a1007b7          	lui	a5,0x1a100
1c00407c:	0097e9a3          	p.sw	s1,s3(a5)
1c004080:	944a                	add	s0,s0,s2
1c004082:	d008                	sw	a0,32(s0)
1c004084:	c808                	sw	a0,16(s0)
1c004086:	b74d                	j	1c004028 <InitOneFll+0x42>

1c004088 <__rt_pmu_cluster_power_up>:
1c004088:	1141                	addi	sp,sp,-16
1c00408a:	c226                	sw	s1,4(sp)
1c00408c:	1c0074b7          	lui	s1,0x1c007
1c004090:	c606                	sw	ra,12(sp)
1c004092:	c422                	sw	s0,8(sp)
1c004094:	c04a                	sw	s2,0(sp)
1c004096:	3f048793          	addi	a5,s1,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
1c00409a:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffe8>
1c00409e:	4501                	li	a0,0
1c0040a0:	c00797b3          	p.extractu	a5,a5,0,0
1c0040a4:	e785                	bnez	a5,1c0040cc <__rt_pmu_cluster_power_up+0x44>
1c0040a6:	1c0077b7          	lui	a5,0x1c007
1c0040aa:	3e47a783          	lw	a5,996(a5) # 1c0073e4 <__rt_platform>
1c0040ae:	3f048493          	addi	s1,s1,1008
1c0040b2:	0217b363          	p.bneimm	a5,1,1c0040d8 <__rt_pmu_cluster_power_up+0x50>
1c0040b6:	1a1047b7          	lui	a5,0x1a104
1c0040ba:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fec>
1c0040be:	0084c783          	lbu	a5,8(s1)
1c0040c2:	4505                	li	a0,1
1c0040c4:	c007c7b3          	p.bset	a5,a5,0,0
1c0040c8:	00f48423          	sb	a5,8(s1)
1c0040cc:	40b2                	lw	ra,12(sp)
1c0040ce:	4422                	lw	s0,8(sp)
1c0040d0:	4492                	lw	s1,4(sp)
1c0040d2:	4902                	lw	s2,0(sp)
1c0040d4:	0141                	addi	sp,sp,16
1c0040d6:	8082                	ret
1c0040d8:	1a104437          	lui	s0,0x1a104
1c0040dc:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa104050>
1c0040e0:	c0a417b3          	p.extractu	a5,s0,0,10
1c0040e4:	ef89                	bnez	a5,1c0040fe <__rt_pmu_cluster_power_up+0x76>
1c0040e6:	4785                	li	a5,1
1c0040e8:	c0a7a433          	p.insert	s0,a5,0,10
1c0040ec:	1a1047b7          	lui	a5,0x1a104
1c0040f0:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c0040f4:	4585                	li	a1,1
1c0040f6:	02300513          	li	a0,35
1c0040fa:	bf5ff0ef          	jal	ra,1c003cee <__rt_periph_wait_event>
1c0040fe:	4785                	li	a5,1
1c004100:	c037a433          	p.insert	s0,a5,0,3
1c004104:	1a104937          	lui	s2,0x1a104
1c004108:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa104050>
1c00410c:	4585                	li	a1,1
1c00410e:	457d                	li	a0,31
1c004110:	bdfff0ef          	jal	ra,1c003cee <__rt_periph_wait_event>
1c004114:	00092623          	sw	zero,12(s2)
1c004118:	c0d02433          	p.insert	s0,zero,0,13
1c00411c:	06892823          	sw	s0,112(s2)
1c004120:	c0a02433          	p.insert	s0,zero,0,10
1c004124:	06892823          	sw	s0,112(s2)
1c004128:	4585                	li	a1,1
1c00412a:	02300513          	li	a0,35
1c00412e:	bc1ff0ef          	jal	ra,1c003cee <__rt_periph_wait_event>
1c004132:	01c4c783          	lbu	a5,28(s1)
1c004136:	0207f793          	andi	a5,a5,32
1c00413a:	e781                	bnez	a5,1c004142 <__rt_pmu_cluster_power_up+0xba>
1c00413c:	4581                	li	a1,0
1c00413e:	4505                	li	a0,1
1c004140:	355d                	jal	1c003fe6 <InitOneFll>
1c004142:	c0e44433          	p.bset	s0,s0,0,14
1c004146:	1a1047b7          	lui	a5,0x1a104
1c00414a:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa104050>
1c00414e:	bf85                	j	1c0040be <__rt_pmu_cluster_power_up+0x36>

1c004150 <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c004150:	1141                	addi	sp,sp,-16
1c004152:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c004154:	1c007437          	lui	s0,0x1c007
{
1c004158:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c00415a:	3f040413          	addi	s0,s0,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c00415e:	bccff0ef          	jal	ra,1c00352a <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c004162:	01c44583          	lbu	a1,28(s0)
1c004166:	4501                	li	a0,0
1c004168:	c04595b3          	p.extractu	a1,a1,0,4
1c00416c:	3dad                	jal	1c003fe6 <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c00416e:	00844783          	lbu	a5,8(s0)
1c004172:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c004176:	0017b863          	p.bneimm	a5,1,1c004186 <InitFlls+0x36>
1c00417a:	01c44583          	lbu	a1,28(s0)
1c00417e:	4505                	li	a0,1
1c004180:	c05595b3          	p.extractu	a1,a1,0,5
1c004184:	358d                	jal	1c003fe6 <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c004186:	4422                	lw	s0,8(sp)
1c004188:	40b2                	lw	ra,12(sp)
1c00418a:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c00418c:	b08ff06f          	j	1c003494 <__rt_bridge_set_available>

1c004190 <__rt_pmu_init>:
1c004190:	1c0077b7          	lui	a5,0x1c007
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c004194:	3e47a783          	lw	a5,996(a5) # 1c0073e4 <__rt_platform>
1c004198:	0a17a863          	p.beqimm	a5,1,1c004248 <__rt_pmu_init+0xb8>
{
1c00419c:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c00419e:	1c0087b7          	lui	a5,0x1c008
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c0041a2:	1a104637          	lui	a2,0x1a104
{
1c0041a6:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c0041a8:	8207a823          	sw	zero,-2000(a5) # 1c007830 <__rt_wakeup_use_fast>
1c0041ac:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040e0>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c0041b0:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c0041b4:	1c0077b7          	lui	a5,0x1c007
1c0041b8:	3f078793          	addi	a5,a5,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
1c0041bc:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c0041be:	c2e696b3          	p.extractu	a3,a3,1,14
1c0041c2:	96be                	add	a3,a3,a5
1c0041c4:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa100008>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c0041c8:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c0041cc:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c0041d0:	c80716b3          	p.extractu	a3,a4,4,0
1c0041d4:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c0041d8:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c0041dc:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c0041e0:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c0041e4:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c0041e8:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c0041ec:	4705                	li	a4,1
1c0041ee:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c0041f2:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c0041f6:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c0041fa:	3f99                	jal	1c004150 <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c0041fc:	457d                	li	a0,31
1c0041fe:	c59ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c004202:	02000513          	li	a0,32
1c004206:	c51ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c00420a:	02100513          	li	a0,33
1c00420e:	c49ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c004212:	02200513          	li	a0,34
1c004216:	c41ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c00421a:	02300513          	li	a0,35
1c00421e:	c39ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c004222:	02400513          	li	a0,36
1c004226:	c31ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c00422a:	02500513          	li	a0,37
1c00422e:	c29ff0ef          	jal	ra,1c003e56 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c004232:	1a1077b7          	lui	a5,0x1a107
1c004236:	471d                	li	a4,7
1c004238:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fec>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c00423c:	4761                	li	a4,24
1c00423e:	00e7a823          	sw	a4,16(a5)
}
1c004242:	40b2                	lw	ra,12(sp)
1c004244:	0141                	addi	sp,sp,16
1c004246:	8082                	ret
1c004248:	8082                	ret

1c00424a <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c00424a:	00251793          	slli	a5,a0,0x2
1c00424e:	1c007537          	lui	a0,0x1c007
1c004252:	3f050513          	addi	a0,a0,1008 # 1c0073f0 <SystemStateToSCUFastSeq>
1c004256:	953e                	add	a0,a0,a5
}
1c004258:	5108                	lw	a0,32(a0)
1c00425a:	8082                	ret

1c00425c <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c00425c:	8082                	ret

1c00425e <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c00425e:	8082                	ret

1c004260 <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c004260:	4601                	li	a2,0
1c004262:	ca7ff06f          	j	1c003f08 <SetFllFrequency>

1c004266 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c004266:	04050713          	addi	a4,a0,64
1c00426a:	00400793          	li	a5,4
1c00426e:	01671613          	slli	a2,a4,0x16
1c004272:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c004276:	1c0086b7          	lui	a3,0x1c008
1c00427a:	97b2                	add	a5,a5,a2
1c00427c:	86068693          	addi	a3,a3,-1952 # 1c007860 <_bss_end>
1c004280:	01c00713          	li	a4,28
1c004284:	8f95                	sub	a5,a5,a3
1c004286:	00f685b3          	add	a1,a3,a5
1c00428a:	02e04963          	bgtz	a4,1c0042bc <__rt_init_cluster_data+0x56>
1c00428e:	1c0087b7          	lui	a5,0x1c008
1c004292:	02800713          	li	a4,40
1c004296:	83878793          	addi	a5,a5,-1992 # 1c007838 <__rt_fc_cluster_data>
1c00429a:	42e507b3          	p.mac	a5,a0,a4
1c00429e:	00201737          	lui	a4,0x201
1c0042a2:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0042a6:	9732                	add	a4,a4,a2
1c0042a8:	cb98                	sw	a4,16(a5)
1c0042aa:	00400713          	li	a4,4
1c0042ae:	e6c73733          	p.bclr	a4,a4,19,12
1c0042b2:	9732                	add	a4,a4,a2
1c0042b4:	0007a423          	sw	zero,8(a5)
1c0042b8:	cbd8                	sw	a4,20(a5)
1c0042ba:	8082                	ret
1c0042bc:	0046a80b          	p.lw	a6,4(a3!)
1c0042c0:	1771                	addi	a4,a4,-4
1c0042c2:	0105a023          	sw	a6,0(a1)
1c0042c6:	b7c1                	j	1c004286 <__rt_init_cluster_data+0x20>

1c0042c8 <__rt_cluster_init>:
1c0042c8:	1c008537          	lui	a0,0x1c008
1c0042cc:	1141                	addi	sp,sp,-16
1c0042ce:	02800613          	li	a2,40
1c0042d2:	4581                	li	a1,0
1c0042d4:	83850513          	addi	a0,a0,-1992 # 1c007838 <__rt_fc_cluster_data>
1c0042d8:	c606                	sw	ra,12(sp)
1c0042da:	4ba010ef          	jal	ra,1c005794 <memset>
1c0042de:	1c0075b7          	lui	a1,0x1c007
1c0042e2:	b3458593          	addi	a1,a1,-1228 # 1c006b34 <__rt_dma_2d>
1c0042e6:	4525                	li	a0,9
1c0042e8:	d9ffe0ef          	jal	ra,1c003086 <rt_irq_set_handler>
1c0042ec:	1c0005b7          	lui	a1,0x1c000
1c0042f0:	1cc58593          	addi	a1,a1,460 # 1c0001cc <__rt_remote_enqueue_event>
1c0042f4:	4505                	li	a0,1
1c0042f6:	d91fe0ef          	jal	ra,1c003086 <rt_irq_set_handler>
1c0042fa:	4789                	li	a5,2
1c0042fc:	00204737          	lui	a4,0x204
1c004300:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c004304:	00f72423          	sw	a5,8(a4)
1c004308:	1c0005b7          	lui	a1,0x1c000
1c00430c:	19458593          	addi	a1,a1,404 # 1c000194 <__rt_bridge_enqueue_event>
1c004310:	4511                	li	a0,4
1c004312:	d75fe0ef          	jal	ra,1c003086 <rt_irq_set_handler>
1c004316:	47c1                	li	a5,16
1c004318:	00204737          	lui	a4,0x204
1c00431c:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c004320:	00f72423          	sw	a5,8(a4)
1c004324:	40b2                	lw	ra,12(sp)
1c004326:	4501                	li	a0,0
1c004328:	0141                	addi	sp,sp,16
1c00432a:	8082                	ret

1c00432c <__rt_cluster_mount_step>:
{
1c00432c:	7179                	addi	sp,sp,-48
1c00432e:	ce4e                	sw	s3,28(sp)
1c004330:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c004332:	1c000a37          	lui	s4,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c004336:	00400993          	li	s3,4
1c00433a:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c00433e:	d422                	sw	s0,40(sp)
1c004340:	d606                	sw	ra,44(sp)
1c004342:	d226                	sw	s1,36(sp)
1c004344:	d04a                	sw	s2,32(sp)
1c004346:	ca56                	sw	s5,20(sp)
1c004348:	842a                	mv	s0,a0
1c00434a:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00434e:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c004352:	4c5c                	lw	a5,28(s0)
1c004354:	0217ad63          	p.beqimm	a5,1,1c00438e <__rt_cluster_mount_step+0x62>
1c004358:	0c27a463          	p.beqimm	a5,2,1c004420 <__rt_cluster_mount_step+0xf4>
1c00435c:	efd5                	bnez	a5,1c004418 <__rt_cluster_mount_step+0xec>
  int cid = cluster->cid;
1c00435e:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c004360:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c004364:	eb01                	bnez	a4,1c004374 <__rt_cluster_mount_step+0x48>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c004366:	5048                	lw	a0,36(s0)
1c004368:	006c                	addi	a1,sp,12
    int pending = 0;
1c00436a:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00436c:	d1dff0ef          	jal	ra,1c004088 <__rt_pmu_cluster_power_up>
    return pending;
1c004370:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c004372:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c004374:	4c58                	lw	a4,28(s0)
1c004376:	0705                	addi	a4,a4,1
1c004378:	cc58                	sw	a4,28(s0)
  while(!end)
1c00437a:	dfe1                	beqz	a5,1c004352 <__rt_cluster_mount_step+0x26>
}
1c00437c:	50b2                	lw	ra,44(sp)
1c00437e:	5422                	lw	s0,40(sp)
1c004380:	5492                	lw	s1,36(sp)
1c004382:	5902                	lw	s2,32(sp)
1c004384:	49f2                	lw	s3,28(sp)
1c004386:	4a62                	lw	s4,24(sp)
1c004388:	4ad2                	lw	s5,20(sp)
1c00438a:	6145                	addi	sp,sp,48
1c00438c:	8082                	ret
1c00438e:	02042a83          	lw	s5,32(s0)
1c004392:	040a8493          	addi	s1,s5,64
1c004396:	04da                	slli	s1,s1,0x16
1c004398:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c00439c:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c0043a0:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c0043a4:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c0043a8:	100007b7          	lui	a5,0x10000
1c0043ac:	0007ae23          	sw	zero,28(a5) # 1000001c <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c0043b0:	1c0077b7          	lui	a5,0x1c007
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c0043b4:	3e47a783          	lw	a5,996(a5) # 1c0073e4 <__rt_platform>
1c0043b8:	0017ae63          	p.beqimm	a5,1,1c0043d4 <__rt_cluster_mount_step+0xa8>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c0043bc:	4505                	li	a0,1
1c0043be:	3571                	jal	1c00424a <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c0043c0:	1c0087b7          	lui	a5,0x1c008
1c0043c4:	82878793          	addi	a5,a5,-2008 # 1c007828 <__rt_freq_domains>
1c0043c8:	43cc                	lw	a1,4(a5)
      if (freq)
1c0043ca:	c9a9                	beqz	a1,1c00441c <__rt_cluster_mount_step+0xf0>
    return rt_freq_set_and_get(domain, freq, NULL);
1c0043cc:	4601                	li	a2,0
1c0043ce:	4505                	li	a0,1
1c0043d0:	9d3ff0ef          	jal	ra,1c003da2 <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c0043d4:	00200937          	lui	s2,0x200
1c0043d8:	01248733          	add	a4,s1,s2
1c0043dc:	4785                	li	a5,1
1c0043de:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c0043e2:	8556                	mv	a0,s5
1c0043e4:	3549                	jal	1c004266 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c0043e6:	8556                	mv	a0,s5
1c0043e8:	c92ff0ef          	jal	ra,1c00387a <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c0043ec:	002017b7          	lui	a5,0x201
1c0043f0:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c0043f4:	577d                	li	a4,-1
1c0043f6:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c0043fa:	00e4e7a3          	p.sw	a4,a5(s1)
1c0043fe:	9926                	add	s2,s2,s1
1c004400:	008250fb          	lp.setupi	x1,8,1c004408 <__rt_cluster_mount_step+0xdc>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c004404:	0149222b          	p.sw	s4,4(s2!)
1c004408:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c00440a:	002007b7          	lui	a5,0x200
1c00440e:	07a1                	addi	a5,a5,8
1c004410:	0ff00713          	li	a4,255
1c004414:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c004418:	4781                	li	a5,0
1c00441a:	bfa9                	j	1c004374 <__rt_cluster_mount_step+0x48>
    __rt_freq_domains[domain] = freq;
1c00441c:	c3c8                	sw	a0,4(a5)
1c00441e:	bf5d                	j	1c0043d4 <__rt_cluster_mount_step+0xa8>
        __rt_event_restore(cluster->mount_event);
1c004420:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c004422:	5bd8                	lw	a4,52(a5)
1c004424:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c004426:	57d8                	lw	a4,44(a5)
1c004428:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c00442a:	5b98                	lw	a4,48(a5)
1c00442c:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c00442e:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c004432:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c004434:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c004438:	01c00693          	li	a3,28
  event->next = NULL;
1c00443c:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c004440:	c611                	beqz	a2,1c00444c <__rt_cluster_mount_step+0x120>
    sched->last->next = event;
1c004442:	42d8                	lw	a4,4(a3)
1c004444:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c004446:	c2dc                	sw	a5,4(a3)
        end = 1;
1c004448:	4785                	li	a5,1
1c00444a:	b72d                	j	1c004374 <__rt_cluster_mount_step+0x48>
    sched->first = event;
1c00444c:	00f02e23          	sw	a5,28(zero) # 1c <_l1_preload_size>
1c004450:	bfdd                	j	1c004446 <__rt_cluster_mount_step+0x11a>

1c004452 <pi_cluster_conf_init>:
  conf->id = 0;
1c004452:	00052223          	sw	zero,4(a0)
}
1c004456:	8082                	ret

1c004458 <pi_cluster_open>:
{
1c004458:	1101                	addi	sp,sp,-32
1c00445a:	ce06                	sw	ra,28(sp)
1c00445c:	cc22                	sw	s0,24(sp)
1c00445e:	ca26                	sw	s1,20(sp)
1c004460:	c84a                	sw	s2,16(sp)
1c004462:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004464:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c004468:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c00446c:	1c0084b7          	lui	s1,0x1c008
1c004470:	02800793          	li	a5,40
  int cid = conf->id;
1c004474:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c004478:	83848493          	addi	s1,s1,-1992 # 1c007838 <__rt_fc_cluster_data>
1c00447c:	42f704b3          	p.mac	s1,a4,a5
1c004480:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c004482:	972ff0ef          	jal	ra,1c0035f4 <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c004486:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00448a:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00448e:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c004492:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c004494:	04e79463          	bne	a5,a4,1c0044dc <pi_cluster_open+0x84>
  event->implem.saved_pending = event->implem.pending;
1c004498:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c00449a:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c00449e:	d0c8                	sw	a0,36(s1)
1c0044a0:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c0044a2:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c0044a4:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c0044a8:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c0044aa:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c0044ac:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c0044ae:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c0044b0:	1c0047b7          	lui	a5,0x1c004
1c0044b4:	32c78793          	addi	a5,a5,812 # 1c00432c <__rt_cluster_mount_step>
1c0044b8:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;
1c0044ba:	4785                	li	a5,1
1c0044bc:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c0044be:	8526                	mv	a0,s1
1c0044c0:	35b5                	jal	1c00432c <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c0044c2:	8522                	mv	a0,s0
1c0044c4:	a80ff0ef          	jal	ra,1c003744 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c0044c8:	30091073          	csrw	mstatus,s2
}
1c0044cc:	40f2                	lw	ra,28(sp)
1c0044ce:	4462                	lw	s0,24(sp)
1c0044d0:	44d2                	lw	s1,20(sp)
1c0044d2:	4942                	lw	s2,16(sp)
1c0044d4:	49b2                	lw	s3,12(sp)
1c0044d6:	4501                	li	a0,0
1c0044d8:	6105                	addi	sp,sp,32
1c0044da:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c0044dc:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c0044e0:	8526                	mv	a0,s1
1c0044e2:	d85ff0ef          	jal	ra,1c004266 <__rt_init_cluster_data>
1c0044e6:	04048513          	addi	a0,s1,64
1c0044ea:	002017b7          	lui	a5,0x201
1c0044ee:	055a                	slli	a0,a0,0x16
1c0044f0:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c0044f4:	577d                	li	a4,-1
1c0044f6:	00e567a3          	p.sw	a4,a5(a0)
1c0044fa:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c0044fe:	1c000737          	lui	a4,0x1c000
1c004502:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c004506:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c00450a:	97aa                	add	a5,a5,a0
1c00450c:	ce073733          	p.bclr	a4,a4,7,0
1c004510:	007250fb          	lp.setupi	x1,7,1c004518 <pi_cluster_open+0xc0>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c004514:	00e7a22b          	p.sw	a4,4(a5!)
1c004518:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c00451a:	002007b7          	lui	a5,0x200
1c00451e:	07a1                	addi	a5,a5,8
1c004520:	577d                	li	a4,-1
1c004522:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c004526:	8522                	mv	a0,s0
1c004528:	994ff0ef          	jal	ra,1c0036bc <rt_event_push>
1c00452c:	bf59                	j	1c0044c2 <pi_cluster_open+0x6a>

1c00452e <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c00452e:	451c                	lw	a5,8(a0)
{
1c004530:	1101                	addi	sp,sp,-32
1c004532:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c004534:	5380                	lw	s0,32(a5)
1c004536:	1c0077b7          	lui	a5,0x1c007
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00453a:	3e47a783          	lw	a5,996(a5) # 1c0073e4 <__rt_platform>
{
1c00453e:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c004540:	0017a563          	p.beqimm	a5,1,1c00454a <pi_cluster_close+0x1c>
      __rt_fll_deinit(__RT_FLL_CL);
1c004544:	4505                	li	a0,1
1c004546:	d17ff0ef          	jal	ra,1c00425c <__rt_fll_deinit>
    int pending = 0;
1c00454a:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c00454c:	e409                	bnez	s0,1c004556 <pi_cluster_close+0x28>
1c00454e:	006c                	addi	a1,sp,12
1c004550:	4501                	li	a0,0
1c004552:	92bff0ef          	jal	ra,1c003e7c <__rt_pmu_cluster_power_down>
}
1c004556:	40f2                	lw	ra,28(sp)
1c004558:	4462                	lw	s0,24(sp)
1c00455a:	4501                	li	a0,0
1c00455c:	6105                	addi	sp,sp,32
1c00455e:	8082                	ret

1c004560 <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c004560:	100006b7          	lui	a3,0x10000
1c004564:	01c68693          	addi	a3,a3,28 # 1000001c <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c004568:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00456c:	4709                	li	a4,2
1c00456e:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c004572:	4190                	lw	a2,0(a1)
1c004574:	05f62063          	p.beqimm	a2,-1,1c0045b4 <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c004578:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c00457c:	1c0087b7          	lui	a5,0x1c008
  return (hart_id >> 5) & 0x3f;
1c004580:	8715                	srai	a4,a4,0x5
1c004582:	f2673733          	p.bclr	a4,a4,25,6
1c004586:	02800613          	li	a2,40
1c00458a:	83878793          	addi	a5,a5,-1992 # 1c007838 <__rt_fc_cluster_data>
1c00458e:	42c707b3          	p.mac	a5,a4,a2
1c004592:	4609                	li	a2,2
1c004594:	00204737          	lui	a4,0x204
1c004598:	43cc                	lw	a1,4(a5)
1c00459a:	e585                	bnez	a1,1c0045c2 <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c00459c:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c00459e:	1b2017b7          	lui	a5,0x1b201
1c0045a2:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
  *(volatile signed int *)addr = value;
1c0045a6:	0006a023          	sw	zero,0(a3)
1c0045aa:	002047b7          	lui	a5,0x204
1c0045ae:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c0045b2:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0045b4:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0045b8:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c0045bc:	00e7a223          	sw	a4,4(a5)
1c0045c0:	bf4d                	j	1c004572 <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c0045c2:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0045c6:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c0045ca:	00c72223          	sw	a2,4(a4)
1c0045ce:	b7e9                	j	1c004598 <__rt_cluster_push_fc_event+0x38>

1c0045d0 <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c0045d0:	1c0045b7          	lui	a1,0x1c004
{
1c0045d4:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c0045d6:	4601                	li	a2,0
1c0045d8:	2c858593          	addi	a1,a1,712 # 1c0042c8 <__rt_cluster_init>
1c0045dc:	4501                	li	a0,0
{
1c0045de:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c0045e0:	c13fe0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c0045e4:	c10d                	beqz	a0,1c004606 <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c0045e6:	01402673          	csrr	a2,uhartid
1c0045ea:	1c007537          	lui	a0,0x1c007
  return (hart_id >> 5) & 0x3f;
1c0045ee:	40565593          	srai	a1,a2,0x5
1c0045f2:	f265b5b3          	p.bclr	a1,a1,25,6
1c0045f6:	f4563633          	p.bclr	a2,a2,26,5
1c0045fa:	0c050513          	addi	a0,a0,192 # 1c0070c0 <__himax_reg_init+0x1d0>
1c0045fe:	4ee010ef          	jal	ra,1c005aec <printf>
1c004602:	450010ef          	jal	ra,1c005a52 <abort>
}
1c004606:	40b2                	lw	ra,12(sp)
1c004608:	0141                	addi	sp,sp,16
1c00460a:	8082                	ret

1c00460c <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c00460c:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c00460e:	45b1                	li	a1,12
1c004610:	4505                	li	a0,1
{
1c004612:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c004614:	a38ff0ef          	jal	ra,1c00384c <rt_alloc>
1c004618:	1c0077b7          	lui	a5,0x1c007
1c00461c:	7ea7a623          	sw	a0,2028(a5) # 1c0077ec <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c004620:	e10d                	bnez	a0,1c004642 <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c004622:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c004626:	1c007537          	lui	a0,0x1c007
  return (hart_id >> 5) & 0x3f;
1c00462a:	40565593          	srai	a1,a2,0x5
1c00462e:	f265b5b3          	p.bclr	a1,a1,25,6
1c004632:	f4563633          	p.bclr	a2,a2,26,5
1c004636:	10850513          	addi	a0,a0,264 # 1c007108 <__himax_reg_init+0x218>
1c00463a:	4b2010ef          	jal	ra,1c005aec <printf>
1c00463e:	414010ef          	jal	ra,1c005a52 <abort>
    return;
  }
}
1c004642:	40b2                	lw	ra,12(sp)
1c004644:	0141                	addi	sp,sp,16
1c004646:	8082                	ret

1c004648 <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c004648:	7139                	addi	sp,sp,-64
1c00464a:	d84a                	sw	s2,48(sp)
1c00464c:	4906                	lw	s2,64(sp)
1c00464e:	dc22                	sw	s0,56(sp)
1c004650:	842e                	mv	s0,a1
1c004652:	de06                	sw	ra,60(sp)
1c004654:	da26                	sw	s1,52(sp)
1c004656:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004658:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c00465c:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c00465e:	02091163          	bnez	s2,1c004680 <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c004662:	ce32                	sw	a2,28(sp)
1c004664:	cc36                	sw	a3,24(sp)
1c004666:	ca3a                	sw	a4,20(sp)
1c004668:	c83e                	sw	a5,16(sp)
1c00466a:	c642                	sw	a6,12(sp)
1c00466c:	c446                	sw	a7,8(sp)
1c00466e:	f87fe0ef          	jal	ra,1c0035f4 <__rt_wait_event_prepare_blocking>
1c004672:	48a2                	lw	a7,8(sp)
1c004674:	4832                	lw	a6,12(sp)
1c004676:	47c2                	lw	a5,16(sp)
1c004678:	4752                	lw	a4,20(sp)
1c00467a:	46e2                	lw	a3,24(sp)
1c00467c:	4672                	lw	a2,28(sp)
1c00467e:	84aa                	mv	s1,a0
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c004680:	1c0075b7          	lui	a1,0x1c007
1c004684:	5e858513          	addi	a0,a1,1512 # 1c0075e8 <__rt_pulpos_emu_global_cluster_task>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c004688:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c00468a:	1c0077b7          	lui	a5,0x1c007
1c00468e:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c004690:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c004692:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c004694:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c004698:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c00469c:	7ec7a503          	lw	a0,2028(a5) # 1c0077ec <__rt_fc_cluster_device>
1c0046a0:	47b1                	li	a5,12
1c0046a2:	8626                	mv	a2,s1
1c0046a4:	42f40533          	p.mac	a0,s0,a5
1c0046a8:	5e858593          	addi	a1,a1,1512
1c0046ac:	2061                	jal	1c004734 <pi_cluster_send_task_to_cl_async>
1c0046ae:	842a                	mv	s0,a0
1c0046b0:	cd01                	beqz	a0,1c0046c8 <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c0046b2:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c0046b6:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c0046b8:	8522                	mv	a0,s0
1c0046ba:	50f2                	lw	ra,60(sp)
1c0046bc:	5462                	lw	s0,56(sp)
1c0046be:	54d2                	lw	s1,52(sp)
1c0046c0:	5942                	lw	s2,48(sp)
1c0046c2:	59b2                	lw	s3,44(sp)
1c0046c4:	6121                	addi	sp,sp,64
1c0046c6:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c0046c8:	00091563          	bnez	s2,1c0046d2 <rt_cluster_call+0x8a>
1c0046cc:	8526                	mv	a0,s1
1c0046ce:	876ff0ef          	jal	ra,1c003744 <__rt_wait_event>
1c0046d2:	30099073          	csrw	mstatus,s3
  return 0;
1c0046d6:	b7cd                	j	1c0046b8 <rt_cluster_call+0x70>

1c0046d8 <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c0046d8:	7139                	addi	sp,sp,-64
1c0046da:	dc22                	sw	s0,56(sp)
1c0046dc:	da26                	sw	s1,52(sp)
1c0046de:	d84a                	sw	s2,48(sp)
1c0046e0:	4431                	li	s0,12
1c0046e2:	1c0074b7          	lui	s1,0x1c007
1c0046e6:	de06                	sw	ra,60(sp)
1c0046e8:	d64e                	sw	s3,44(sp)
1c0046ea:	8936                	mv	s2,a3
1c0046ec:	02858433          	mul	s0,a1,s0
1c0046f0:	7ec48493          	addi	s1,s1,2028 # 1c0077ec <__rt_fc_cluster_device>
  if (mount)
1c0046f4:	c91d                	beqz	a0,1c00472a <rt_cluster_mount+0x52>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c0046f6:	850a                	mv	a0,sp
1c0046f8:	89ae                	mv	s3,a1
1c0046fa:	d59ff0ef          	jal	ra,1c004452 <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c0046fe:	4088                	lw	a0,0(s1)
1c004700:	858a                	mv	a1,sp
1c004702:	9522                	add	a0,a0,s0
1c004704:	97ffe0ef          	jal	ra,1c003082 <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c004708:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c00470a:	c24e                	sw	s3,4(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c00470c:	9522                	add	a0,a0,s0
1c00470e:	d4bff0ef          	jal	ra,1c004458 <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c004712:	00090563          	beqz	s2,1c00471c <rt_cluster_mount+0x44>
    rt_event_push(event);
1c004716:	854a                	mv	a0,s2
1c004718:	fa5fe0ef          	jal	ra,1c0036bc <rt_event_push>
}
1c00471c:	50f2                	lw	ra,60(sp)
1c00471e:	5462                	lw	s0,56(sp)
1c004720:	54d2                	lw	s1,52(sp)
1c004722:	5942                	lw	s2,48(sp)
1c004724:	59b2                	lw	s3,44(sp)
1c004726:	6121                	addi	sp,sp,64
1c004728:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c00472a:	4088                	lw	a0,0(s1)
1c00472c:	9522                	add	a0,a0,s0
1c00472e:	e01ff0ef          	jal	ra,1c00452e <pi_cluster_close>
1c004732:	b7c5                	j	1c004712 <rt_cluster_mount+0x3a>

1c004734 <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c004734:	1101                	addi	sp,sp,-32
1c004736:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c004738:	4504                	lw	s1,8(a0)
{
1c00473a:	cc22                	sw	s0,24(sp)
1c00473c:	c256                	sw	s5,4(sp)
1c00473e:	842e                	mv	s0,a1
1c004740:	8ab2                	mv	s5,a2
1c004742:	ce06                	sw	ra,28(sp)
1c004744:	c84a                	sw	s2,16(sp)
1c004746:	c64e                	sw	s3,12(sp)
1c004748:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00474a:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c00474e:	4785                	li	a5,1
  task->done = 0;
1c004750:	00060a23          	sb	zero,20(a2)
1c004754:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c004756:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c004758:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c00475c:	e399                	bnez	a5,1c004762 <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c00475e:	47a1                	li	a5,8
1c004760:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c004762:	441c                	lw	a5,8(s0)
1c004764:	ef85                	bnez	a5,1c00479c <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c004766:	445c                	lw	a5,12(s0)
1c004768:	eb81                	bnez	a5,1c004778 <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c00476a:	6785                	lui	a5,0x1
1c00476c:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c004770:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c004772:	40000793          	li	a5,1024
1c004776:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c004778:	481c                	lw	a5,16(s0)
1c00477a:	00c42903          	lw	s2,12(s0)
1c00477e:	e399                	bnez	a5,1c004784 <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c004780:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c004784:	485c                	lw	a5,20(s0)
1c004786:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c004788:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c00478a:	17fd                	addi	a5,a5,-1
1c00478c:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c004790:	c9b5                	beqz	a1,1c004804 <pi_cluster_send_task_to_cl_async+0xd0>
1c004792:	44d0                	lw	a2,12(s1)
1c004794:	05261f63          	bne	a2,s2,1c0047f2 <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c004798:	449c                	lw	a5,8(s1)
1c00479a:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c00479c:	4858                	lw	a4,20(s0)
1c00479e:	4785                	li	a5,1
  task->completion_callback = async_task;
1c0047a0:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c0047a4:	00e797b3          	sll	a5,a5,a4
1c0047a8:	17fd                	addi	a5,a5,-1
1c0047aa:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c0047ac:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c0047b0:	0089a783          	lw	a5,8(s3)
1c0047b4:	cbb5                	beqz	a5,1c004828 <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c0047b6:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c0047b8:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c0047bc:	0009a783          	lw	a5,0(s3)
1c0047c0:	e399                	bnez	a5,1c0047c6 <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c0047c2:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c0047c6:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c0047c8:	00201737          	lui	a4,0x201
1c0047cc:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c0047d0:	04078793          	addi	a5,a5,64
1c0047d4:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c0047d6:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c0047da:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c0047de:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c0047e0:	40f2                	lw	ra,28(sp)
1c0047e2:	4462                	lw	s0,24(sp)
1c0047e4:	44d2                	lw	s1,20(sp)
1c0047e6:	4942                	lw	s2,16(sp)
1c0047e8:	49b2                	lw	s3,12(sp)
1c0047ea:	4a22                	lw	s4,8(sp)
1c0047ec:	4a92                	lw	s5,4(sp)
1c0047ee:	6105                	addi	sp,sp,32
1c0047f0:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c0047f2:	509c                	lw	a5,32(s1)
1c0047f4:	1c008737          	lui	a4,0x1c008
1c0047f8:	81872503          	lw	a0,-2024(a4) # 1c007818 <__rt_alloc_l1>
1c0047fc:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c0047fe:	953e                	add	a0,a0,a5
1c004800:	800ff0ef          	jal	ra,1c003800 <rt_user_free>
1c004804:	509c                	lw	a5,32(s1)
1c004806:	1c008737          	lui	a4,0x1c008
1c00480a:	81872503          	lw	a0,-2024(a4) # 1c007818 <__rt_alloc_l1>
1c00480e:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c004810:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c004814:	85ca                	mv	a1,s2
1c004816:	953e                	add	a0,a0,a5
1c004818:	fa1fe0ef          	jal	ra,1c0037b8 <rt_user_alloc>
1c00481c:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c00481e:	fd2d                	bnez	a0,1c004798 <pi_cluster_send_task_to_cl_async+0x64>
1c004820:	300a1073          	csrw	mstatus,s4
  return -1;
1c004824:	557d                	li	a0,-1
1c004826:	bf6d                	j	1c0047e0 <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c004828:	0089a223          	sw	s0,4(s3)
1c00482c:	b771                	j	1c0047b8 <pi_cluster_send_task_to_cl_async+0x84>

1c00482e <pi_cluster_send_task_to_cl>:



int pi_cluster_send_task_to_cl(struct pi_device *device, struct pi_cluster_task *task)
{
1c00482e:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c004830:	4785                	li	a5,1
  pi_task_t fc_task;

  pi_task_block(&fc_task);

  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c004832:	860a                	mv	a2,sp
{
1c004834:	c522                	sw	s0,136(sp)
1c004836:	c706                	sw	ra,140(sp)
1c004838:	c326                	sw	s1,132(sp)
1c00483a:	c14a                	sw	s2,128(sp)
1c00483c:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
1c00483e:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c004840:	d43e                	sw	a5,40(sp)
1c004842:	00010a23          	sb	zero,20(sp)
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c004846:	35fd                	jal	1c004734 <pi_cluster_send_task_to_cl_async>
  {
    return -1;
1c004848:	547d                	li	s0,-1
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c00484a:	e509                	bnez	a0,1c004854 <pi_cluster_send_task_to_cl+0x26>
1c00484c:	842a                	mv	s0,a0
  while(!task->done)
1c00484e:	01410783          	lb	a5,20(sp)
1c004852:	cb81                	beqz	a5,1c004862 <pi_cluster_send_task_to_cl+0x34>
  }

  pi_task_wait_on(&fc_task);

  return 0;
}
1c004854:	8522                	mv	a0,s0
1c004856:	40ba                	lw	ra,140(sp)
1c004858:	442a                	lw	s0,136(sp)
1c00485a:	449a                	lw	s1,132(sp)
1c00485c:	490a                	lw	s2,128(sp)
1c00485e:	6149                	addi	sp,sp,144
1c004860:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004862:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c004866:	4585                	li	a1,1
1c004868:	01c00513          	li	a0,28
1c00486c:	e75fe0ef          	jal	ra,1c0036e0 <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c004870:	30091073          	csrw	mstatus,s2
1c004874:	bfe9                	j	1c00484e <pi_cluster_send_task_to_cl+0x20>

1c004876 <pi_pad_init>:

void pi_pad_init(uint32_t pad_values[])
{
  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, pad_values[i]);
1c004876:	4114                	lw	a3,0(a0)
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c004878:	1a1047b7          	lui	a5,0x1a104
1c00487c:	14078713          	addi	a4,a5,320 # 1a104140 <__l1_end+0xa104120>
1c004880:	c314                	sw	a3,0(a4)
1c004882:	4154                	lw	a3,4(a0)
1c004884:	14478713          	addi	a4,a5,324
1c004888:	14878793          	addi	a5,a5,328
1c00488c:	c314                	sw	a3,0(a4)
1c00488e:	4518                	lw	a4,8(a0)
1c004890:	c398                	sw	a4,0(a5)
  }  
}
1c004892:	8082                	ret

1c004894 <pi_cpi_conf_init>:
1c004894:	20000793          	li	a5,512
1c004898:	00f51223          	sh	a5,4(a0)
1c00489c:	8082                	ret

1c00489e <pi_cpi_open>:
1c00489e:	414c                	lw	a1,4(a0)
1c0048a0:	1c007737          	lui	a4,0x1c007
1c0048a4:	61470713          	addi	a4,a4,1556 # 1c007614 <__rt_cpi>
1c0048a8:	0045c783          	lbu	a5,4(a1)
1c0048ac:	00579693          	slli	a3,a5,0x5
1c0048b0:	96ba                	add	a3,a3,a4
1c0048b2:	c514                	sw	a3,8(a0)
1c0048b4:	0796                	slli	a5,a5,0x5
1c0048b6:	4525                	li	a0,9
1c0048b8:	00a767a3          	p.sw	a0,a5(a4)
1c0048bc:	42d8                	lw	a4,4(a3)
1c0048be:	00170793          	addi	a5,a4,1
1c0048c2:	c2dc                	sw	a5,4(a3)
1c0048c4:	1a1027b7          	lui	a5,0x1a102
1c0048c8:	48078513          	addi	a0,a5,1152 # 1a102480 <__l1_end+0xa102460>
1c0048cc:	c688                	sw	a0,8(a3)
1c0048ce:	0055c583          	lbu	a1,5(a1)
1c0048d2:	00b68e23          	sb	a1,28(a3)
1c0048d6:	e71d                	bnez	a4,1c004904 <pi_cpi_open+0x66>
1c0048d8:	1a106637          	lui	a2,0x1a106
1c0048dc:	00862703          	lw	a4,8(a2) # 1a106008 <__l1_end+0xa105fe8>
1c0048e0:	c1273733          	p.bclr	a4,a4,0,18
1c0048e4:	00e62423          	sw	a4,8(a2)
1c0048e8:	78078793          	addi	a5,a5,1920
1c0048ec:	4398                	lw	a4,0(a5)
1c0048ee:	c0974733          	p.bset	a4,a4,0,9
1c0048f2:	c398                	sw	a4,0(a5)
1c0048f4:	1c0007b7          	lui	a5,0x1c000
1c0048f8:	52078793          	addi	a5,a5,1312 # 1c000520 <__rt_udma_handle_copy>
1c0048fc:	28f02623          	sw	a5,652(zero) # 28c <__cluster_text_size+0x80>
1c004900:	26d02823          	sw	a3,624(zero) # 270 <__cluster_text_size+0x64>
1c004904:	4501                	li	a0,0
1c004906:	8082                	ret

1c004908 <pi_cpi_close>:
1c004908:	4514                	lw	a3,8(a0)
1c00490a:	42d8                	lw	a4,4(a3)
1c00490c:	4290                	lw	a2,0(a3)
1c00490e:	177d                	addi	a4,a4,-1
1c004910:	c2d8                	sw	a4,4(a3)
1c004912:	ef15                	bnez	a4,1c00494e <pi_cpi_close+0x46>
1c004914:	00161713          	slli	a4,a2,0x1
1c004918:	47fd                	li	a5,31
1c00491a:	46a1                	li	a3,8
1c00491c:	00e7d463          	ble	a4,a5,1c004924 <pi_cpi_close+0x1c>
1c004920:	1701                	addi	a4,a4,-32
1c004922:	4691                	li	a3,4
1c004924:	1a1065b7          	lui	a1,0x1a106
1c004928:	20d5f503          	p.lw	a0,a3(a1)
1c00492c:	4785                	li	a5,1
1c00492e:	00e79733          	sll	a4,a5,a4
1c004932:	8f49                	or	a4,a4,a0
1c004934:	00e5e6a3          	p.sw	a4,a3(a1)
1c004938:	1a102737          	lui	a4,0x1a102
1c00493c:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c004940:	4314                	lw	a3,0(a4)
1c004942:	00c797b3          	sll	a5,a5,a2
1c004946:	fff7c793          	not	a5,a5
1c00494a:	8ff5                	and	a5,a5,a3
1c00494c:	c31c                	sw	a5,0(a4)
1c00494e:	8082                	ret

1c004950 <pi_cpi_capture_async>:
1c004950:	8732                	mv	a4,a2
1c004952:	4510                	lw	a2,8(a0)
1c004954:	1141                	addi	sp,sp,-16
1c004956:	8836                	mv	a6,a3
1c004958:	c606                	sw	ra,12(sp)
1c00495a:	c422                	sw	s0,8(sp)
1c00495c:	30047473          	csrrci	s0,mstatus,8
1c004960:	00068a23          	sb	zero,20(a3)
1c004964:	00062883          	lw	a7,0(a2)
1c004968:	01c64783          	lbu	a5,28(a2)
1c00496c:	86ae                	mv	a3,a1
1c00496e:	0631                	addi	a2,a2,12
1c004970:	00189593          	slli	a1,a7,0x1
1c004974:	8542                	mv	a0,a6
1c004976:	2ee5                	jal	1c004d6e <__rt_udma_copy_enqueue>
1c004978:	30041073          	csrw	mstatus,s0
1c00497c:	40b2                	lw	ra,12(sp)
1c00497e:	4422                	lw	s0,8(sp)
1c004980:	0141                	addi	sp,sp,16
1c004982:	8082                	ret

1c004984 <__rt_cpi_init>:

static void __attribute__((constructor)) __rt_cpi_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_CAM; i++)
  {
    __rt_cpi[i].open_count = 0;
1c004984:	1c0075b7          	lui	a1,0x1c007
1c004988:	61458593          	addi	a1,a1,1556 # 1c007614 <__rt_cpi>
1c00498c:	0005a223          	sw	zero,4(a1)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_CAM_ID(0) + i), &__rt_cpi[i].channel);
1c004990:	4549                	li	a0,18
1c004992:	05b1                	addi	a1,a1,12
1c004994:	a13d                	j	1c004dc2 <__rt_udma_channel_init>

1c004996 <soc_eu_fcEventMask_setEvent>:
  unsigned int reg;
  if (evt >= 32) {
    reg = msbReg;
    evt -= 32;
  } else {
    reg = lsbReg;
1c004996:	47fd                	li	a5,31
1c004998:	4721                	li	a4,8
1c00499a:	00a7d463          	ble	a0,a5,1c0049a2 <soc_eu_fcEventMask_setEvent+0xc>
1c00499e:	1501                	addi	a0,a0,-32
1c0049a0:	4711                	li	a4,4
1c0049a2:	1a1066b7          	lui	a3,0x1a106
1c0049a6:	20e6f603          	p.lw	a2,a4(a3)
1c0049aa:	4785                	li	a5,1
1c0049ac:	00a79533          	sll	a0,a5,a0
1c0049b0:	fff54513          	not	a0,a0
1c0049b4:	8d71                	and	a0,a0,a2
1c0049b6:	00a6e723          	p.sw	a0,a4(a3)
1c0049ba:	8082                	ret

1c0049bc <pi_task_wait_on.isra.3>:
1c0049bc:	1141                	addi	sp,sp,-16
1c0049be:	c422                	sw	s0,8(sp)
1c0049c0:	c226                	sw	s1,4(sp)
1c0049c2:	c606                	sw	ra,12(sp)
1c0049c4:	c04a                	sw	s2,0(sp)
1c0049c6:	842a                	mv	s0,a0
1c0049c8:	00040783          	lb	a5,0(s0)
1c0049cc:	c799                	beqz	a5,1c0049da <pi_task_wait_on.isra.3+0x1e>
1c0049ce:	40b2                	lw	ra,12(sp)
1c0049d0:	4422                	lw	s0,8(sp)
1c0049d2:	4492                	lw	s1,4(sp)
1c0049d4:	4902                	lw	s2,0(sp)
1c0049d6:	0141                	addi	sp,sp,16
1c0049d8:	8082                	ret
1c0049da:	30047973          	csrrci	s2,mstatus,8
1c0049de:	4585                	li	a1,1
1c0049e0:	01c00513          	li	a0,28
1c0049e4:	cfdfe0ef          	jal	ra,1c0036e0 <__rt_event_execute>
1c0049e8:	30091073          	csrw	mstatus,s2
1c0049ec:	bff1                	j	1c0049c8 <pi_task_wait_on.isra.3+0xc>

1c0049ee <pi_i2c_write_async>:
1c0049ee:	30047873          	csrrci	a6,mstatus,8
1c0049f2:	00070a23          	sb	zero,20(a4)
1c0049f6:	451c                	lw	a5,8(a0)
1c0049f8:	4388                	lw	a0,0(a5)
1c0049fa:	c105                	beqz	a0,1c004a1a <pi_i2c_write_async+0x2c>
1c0049fc:	c334                	sw	a3,64(a4)
1c0049fe:	43d4                	lw	a3,4(a5)
1c004a00:	df0c                	sw	a1,56(a4)
1c004a02:	df50                	sw	a2,60(a4)
1c004a04:	ca89                	beqz	a3,1c004a16 <pi_i2c_write_async+0x28>
1c004a06:	4794                	lw	a3,8(a5)
1c004a08:	ced8                	sw	a4,28(a3)
1c004a0a:	c798                	sw	a4,8(a5)
1c004a0c:	00072e23          	sw	zero,28(a4)
1c004a10:	30081073          	csrw	mstatus,a6
1c004a14:	8082                	ret
1c004a16:	c3d8                	sw	a4,4(a5)
1c004a18:	bfcd                	j	1c004a0a <pi_i2c_write_async+0x1c>
1c004a1a:	c398                	sw	a4,0(a5)
1c004a1c:	1c000737          	lui	a4,0x1c000
1c004a20:	0ac70713          	addi	a4,a4,172 # 1c0000ac <__rt_i2c_step1>
1c004a24:	cf98                	sw	a4,24(a5)
1c004a26:	fc16b733          	p.bclr	a4,a3,30,1
1c004a2a:	c759                	beqz	a4,1c004ab8 <pi_i2c_write_async+0xca>
1c004a2c:	1c000737          	lui	a4,0x1c000
1c004a30:	0e070713          	addi	a4,a4,224 # 1c0000e0 <__rt_i2c_step3>
1c004a34:	cfd8                	sw	a4,28(a5)
1c004a36:	5701                	li	a4,-32
1c004a38:	02e78223          	sb	a4,36(a5)
1c004a3c:	43b8                	lw	a4,64(a5)
1c004a3e:	8a89                	andi	a3,a3,2
1c004a40:	00875513          	srli	a0,a4,0x8
1c004a44:	02a782a3          	sb	a0,37(a5)
1c004a48:	02e78323          	sb	a4,38(a5)
1c004a4c:	450d                	li	a0,3
1c004a4e:	ea89                	bnez	a3,1c004a60 <pi_i2c_write_async+0x72>
1c004a50:	7761                	lui	a4,0xffff8
1c004a52:	02e793a3          	sh	a4,39(a5)
1c004a56:	0397c703          	lbu	a4,57(a5)
1c004a5a:	4519                	li	a0,6
1c004a5c:	02e784a3          	sb	a4,41(a5)
1c004a60:	4705                	li	a4,1
1c004a62:	00c75c63          	ble	a2,a4,1c004a7a <pi_i2c_write_async+0x8c>
1c004a66:	00a78733          	add	a4,a5,a0
1c004a6a:	fc000693          	li	a3,-64
1c004a6e:	02d70223          	sb	a3,36(a4) # ffff8024 <pulp__FC+0xffff8025>
1c004a72:	86b2                	mv	a3,a2
1c004a74:	02d702a3          	sb	a3,37(a4)
1c004a78:	0509                	addi	a0,a0,2
1c004a7a:	00a78733          	add	a4,a5,a0
1c004a7e:	f8000693          	li	a3,-128
1c004a82:	02d70223          	sb	a3,36(a4)
1c004a86:	5bd4                	lw	a3,52(a5)
1c004a88:	1a1028b7          	lui	a7,0x1a102
1c004a8c:	cb8c                	sw	a1,16(a5)
1c004a8e:	0685                	addi	a3,a3,1
1c004a90:	4016d713          	srai	a4,a3,0x1
1c004a94:	071e                	slli	a4,a4,0x7
1c004a96:	0692                	slli	a3,a3,0x4
1c004a98:	9746                	add	a4,a4,a7
1c004a9a:	8ac1                	andi	a3,a3,16
1c004a9c:	9736                	add	a4,a4,a3
1c004a9e:	c7d8                	sw	a4,12(a5)
1c004aa0:	cbd0                	sw	a2,20(a5)
1c004aa2:	02478793          	addi	a5,a5,36
1c004aa6:	00f72023          	sw	a5,0(a4)
1c004aaa:	0505                	addi	a0,a0,1
1c004aac:	00a72223          	sw	a0,4(a4)
1c004ab0:	47c1                	li	a5,16
1c004ab2:	00f72423          	sw	a5,8(a4)
1c004ab6:	bfa9                	j	1c004a10 <pi_i2c_write_async+0x22>
1c004ab8:	1c000737          	lui	a4,0x1c000
1c004abc:	0c270713          	addi	a4,a4,194 # 1c0000c2 <__rt_i2c_step2>
1c004ac0:	bf95                	j	1c004a34 <pi_i2c_write_async+0x46>

1c004ac2 <pi_i2c_write>:
1c004ac2:	7175                	addi	sp,sp,-144
1c004ac4:	4785                	li	a5,1
1c004ac6:	870a                	mv	a4,sp
1c004ac8:	c706                	sw	ra,140(sp)
1c004aca:	cc3e                	sw	a5,24(sp)
1c004acc:	d43e                	sw	a5,40(sp)
1c004ace:	c202                	sw	zero,4(sp)
1c004ad0:	00010a23          	sb	zero,20(sp)
1c004ad4:	3f29                	jal	1c0049ee <pi_i2c_write_async>
1c004ad6:	0848                	addi	a0,sp,20
1c004ad8:	35d5                	jal	1c0049bc <pi_task_wait_on.isra.3>
1c004ada:	40ba                	lw	ra,140(sp)
1c004adc:	4501                	li	a0,0
1c004ade:	6149                	addi	sp,sp,144
1c004ae0:	8082                	ret

1c004ae2 <pi_i2c_read_async>:
1c004ae2:	300478f3          	csrrci	a7,mstatus,8
1c004ae6:	00070a23          	sb	zero,20(a4)
1c004aea:	451c                	lw	a5,8(a0)
1c004aec:	fc16b6b3          	p.bclr	a3,a3,30,1
1c004af0:	c398                	sw	a4,0(a5)
1c004af2:	1c000737          	lui	a4,0x1c000
1c004af6:	4fc70713          	addi	a4,a4,1276 # 1c0004fc <udma_event_handler_end>
1c004afa:	cf98                	sw	a4,24(a5)
1c004afc:	5701                	li	a4,-32
1c004afe:	02e78223          	sb	a4,36(a5)
1c004b02:	43b8                	lw	a4,64(a5)
1c004b04:	00875513          	srli	a0,a4,0x8
1c004b08:	02e78323          	sb	a4,38(a5)
1c004b0c:	7761                	lui	a4,0xffff8
1c004b0e:	02e793a3          	sh	a4,39(a5)
1c004b12:	0397c703          	lbu	a4,57(a5)
1c004b16:	02a782a3          	sb	a0,37(a5)
1c004b1a:	c0074733          	p.bset	a4,a4,0,0
1c004b1e:	02e784a3          	sb	a4,41(a5)
1c004b22:	4505                	li	a0,1
1c004b24:	4719                	li	a4,6
1c004b26:	00c55f63          	ble	a2,a0,1c004b44 <pi_i2c_read_async+0x62>
1c004b2a:	fc000713          	li	a4,-64
1c004b2e:	02e78523          	sb	a4,42(a5)
1c004b32:	fff60713          	addi	a4,a2,-1
1c004b36:	02e785a3          	sb	a4,43(a5)
1c004b3a:	04000713          	li	a4,64
1c004b3e:	02e78623          	sb	a4,44(a5)
1c004b42:	4725                	li	a4,9
1c004b44:	00e78833          	add	a6,a5,a4
1c004b48:	06000313          	li	t1,96
1c004b4c:	02680223          	sb	t1,36(a6)
1c004b50:	00170513          	addi	a0,a4,1 # ffff8001 <pulp__FC+0xffff8002>
1c004b54:	ea81                	bnez	a3,1c004b64 <pi_i2c_read_async+0x82>
1c004b56:	953e                	add	a0,a0,a5
1c004b58:	02000693          	li	a3,32
1c004b5c:	02d50223          	sb	a3,36(a0)
1c004b60:	00270513          	addi	a0,a4,2
1c004b64:	5bd4                	lw	a3,52(a5)
1c004b66:	1a102837          	lui	a6,0x1a102
1c004b6a:	4016d713          	srai	a4,a3,0x1
1c004b6e:	071e                	slli	a4,a4,0x7
1c004b70:	0692                	slli	a3,a3,0x4
1c004b72:	9742                	add	a4,a4,a6
1c004b74:	8ac1                	andi	a3,a3,16
1c004b76:	9736                	add	a4,a4,a3
1c004b78:	00b72023          	sw	a1,0(a4)
1c004b7c:	00c72223          	sw	a2,4(a4)
1c004b80:	46c1                	li	a3,16
1c004b82:	00d72423          	sw	a3,8(a4)
1c004b86:	0741                	addi	a4,a4,16
1c004b88:	02478793          	addi	a5,a5,36
1c004b8c:	00f72023          	sw	a5,0(a4)
1c004b90:	00a72223          	sw	a0,4(a4)
1c004b94:	00d72423          	sw	a3,8(a4)
1c004b98:	30089073          	csrw	mstatus,a7
1c004b9c:	8082                	ret

1c004b9e <pi_i2c_read>:
1c004b9e:	7175                	addi	sp,sp,-144
1c004ba0:	4785                	li	a5,1
1c004ba2:	870a                	mv	a4,sp
1c004ba4:	c706                	sw	ra,140(sp)
1c004ba6:	cc3e                	sw	a5,24(sp)
1c004ba8:	d43e                	sw	a5,40(sp)
1c004baa:	c202                	sw	zero,4(sp)
1c004bac:	00010a23          	sb	zero,20(sp)
1c004bb0:	3f0d                	jal	1c004ae2 <pi_i2c_read_async>
1c004bb2:	0848                	addi	a0,sp,20
1c004bb4:	e09ff0ef          	jal	ra,1c0049bc <pi_task_wait_on.isra.3>
1c004bb8:	40ba                	lw	ra,140(sp)
1c004bba:	4501                	li	a0,0
1c004bbc:	6149                	addi	sp,sp,144
1c004bbe:	8082                	ret

1c004bc0 <pi_i2c_open>:
1c004bc0:	7179                	addi	sp,sp,-48
1c004bc2:	d606                	sw	ra,44(sp)
1c004bc4:	d422                	sw	s0,40(sp)
1c004bc6:	d226                	sw	s1,36(sp)
1c004bc8:	d04a                	sw	s2,32(sp)
1c004bca:	ce4e                	sw	s3,28(sp)
1c004bcc:	cc52                	sw	s4,24(sp)
1c004bce:	ca56                	sw	s5,20(sp)
1c004bd0:	c85a                	sw	s6,16(sp)
1c004bd2:	c65e                	sw	s7,12(sp)
1c004bd4:	c462                	sw	s8,8(sp)
1c004bd6:	30047b73          	csrrci	s6,mstatus,8
1c004bda:	00452b83          	lw	s7,4(a0)
1c004bde:	1c0079b7          	lui	s3,0x1c007
1c004be2:	41c98913          	addi	s2,s3,1052 # 1c00741c <__rt_i2c>
1c004be6:	004bca03          	lbu	s4,4(s7)
1c004bea:	41c98993          	addi	s3,s3,1052
1c004bee:	100a57b3          	p.exthz	a5,s4
1c004bf2:	00479413          	slli	s0,a5,0x4
1c004bf6:	943e                	add	s0,s0,a5
1c004bf8:	040a                	slli	s0,s0,0x2
1c004bfa:	04400793          	li	a5,68
1c004bfe:	944a                	add	s0,s0,s2
1c004c00:	42fa0933          	p.mac	s2,s4,a5
1c004c04:	c500                	sw	s0,8(a0)
1c004c06:	005a0493          	addi	s1,s4,5
1c004c0a:	00149c13          	slli	s8,s1,0x1
1c004c0e:	03894783          	lbu	a5,56(s2)
1c004c12:	0785                	addi	a5,a5,1
1c004c14:	0ff7f793          	andi	a5,a5,255
1c004c18:	02f90c23          	sb	a5,56(s2)
1c004c1c:	0417bb63          	p.bneimm	a5,1,1c004c72 <pi_i2c_open+0xb2>
1c004c20:	1a102737          	lui	a4,0x1a102
1c004c24:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c004c28:	4314                	lw	a3,0(a4)
1c004c2a:	009797b3          	sll	a5,a5,s1
1c004c2e:	8562                	mv	a0,s8
1c004c30:	8fd5                	or	a5,a5,a3
1c004c32:	c31c                	sw	a5,0(a4)
1c004c34:	d63ff0ef          	jal	ra,1c004996 <soc_eu_fcEventMask_setEvent>
1c004c38:	001c0a93          	addi	s5,s8,1
1c004c3c:	8556                	mv	a0,s5
1c004c3e:	d59ff0ef          	jal	ra,1c004996 <soc_eu_fcEventMask_setEvent>
1c004c42:	e3ffb517          	auipc	a0,0xe3ffb
1c004c46:	3ee50513          	addi	a0,a0,1006 # 30 <periph_channels>
1c004c4a:	049a                	slli	s1,s1,0x6
1c004c4c:	1c0007b7          	lui	a5,0x1c000
1c004c50:	94aa                	add	s1,s1,a0
1c004c52:	0ee78793          	addi	a5,a5,238 # 1c0000ee <__rt_i2c_handle_rx_copy>
1c004c56:	ccdc                	sw	a5,28(s1)
1c004c58:	0a96                	slli	s5,s5,0x5
1c004c5a:	1c0007b7          	lui	a5,0x1c000
1c004c5e:	c080                	sw	s0,0(s1)
1c004c60:	9556                	add	a0,a0,s5
1c004c62:	0a078793          	addi	a5,a5,160 # 1c0000a0 <__rt_i2c_handle_tx_copy>
1c004c66:	cd5c                	sw	a5,28(a0)
1c004c68:	c100                	sw	s0,0(a0)
1c004c6a:	00092023          	sw	zero,0(s2)
1c004c6e:	00092223          	sw	zero,4(s2)
1c004c72:	04400793          	li	a5,68
1c004c76:	874e                	mv	a4,s3
1c004c78:	42fa0733          	p.mac	a4,s4,a5
1c004c7c:	4685                	li	a3,1
1c004c7e:	87ba                	mv	a5,a4
1c004c80:	03872a23          	sw	s8,52(a4)
1c004c84:	006bd703          	lhu	a4,6(s7)
1c004c88:	02e78ca3          	sb	a4,57(a5)
1c004c8c:	00cba703          	lw	a4,12(s7)
1c004c90:	dfd8                	sw	a4,60(a5)
1c004c92:	1c0087b7          	lui	a5,0x1c008
1c004c96:	8287a783          	lw	a5,-2008(a5) # 1c007828 <__rt_freq_domains>
1c004c9a:	17fd                	addi	a5,a5,-1
1c004c9c:	97ba                	add	a5,a5,a4
1c004c9e:	070a                	slli	a4,a4,0x2
1c004ca0:	02e7d7b3          	divu	a5,a5,a4
1c004ca4:	4701                	li	a4,0
1c004ca6:	00f6d463          	ble	a5,a3,1c004cae <pi_i2c_open+0xee>
1c004caa:	fff78713          	addi	a4,a5,-1
1c004cae:	04400793          	li	a5,68
1c004cb2:	42fa09b3          	p.mac	s3,s4,a5
1c004cb6:	04e9a023          	sw	a4,64(s3)
1c004cba:	300b1073          	csrw	mstatus,s6
1c004cbe:	50b2                	lw	ra,44(sp)
1c004cc0:	5422                	lw	s0,40(sp)
1c004cc2:	5492                	lw	s1,36(sp)
1c004cc4:	5902                	lw	s2,32(sp)
1c004cc6:	49f2                	lw	s3,28(sp)
1c004cc8:	4a62                	lw	s4,24(sp)
1c004cca:	4ad2                	lw	s5,20(sp)
1c004ccc:	4b42                	lw	s6,16(sp)
1c004cce:	4bb2                	lw	s7,12(sp)
1c004cd0:	4c22                	lw	s8,8(sp)
1c004cd2:	4501                	li	a0,0
1c004cd4:	6145                	addi	sp,sp,48
1c004cd6:	8082                	ret

1c004cd8 <pi_i2c_conf_init>:


void pi_i2c_conf_init(pi_i2c_conf_t *conf)
{
  conf->cs = 0;
  conf->max_baudrate = 200000;
1c004cd8:	000317b7          	lui	a5,0x31
1c004cdc:	d4078793          	addi	a5,a5,-704 # 30d40 <__L1Cl+0x20d40>
  conf->cs = 0;
1c004ce0:	00051323          	sh	zero,6(a0)
  conf->max_baudrate = 200000;
1c004ce4:	c55c                	sw	a5,12(a0)
  conf->itf = 0;
1c004ce6:	00050223          	sb	zero,4(a0)
}
1c004cea:	8082                	ret

1c004cec <__rt_i2c_init>:

static void __attribute__((constructor)) __rt_i2c_init()
{
1c004cec:	1141                	addi	sp,sp,-16
1c004cee:	c226                	sw	s1,4(sp)
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c004cf0:	1c0074b7          	lui	s1,0x1c007
{
1c004cf4:	c606                	sw	ra,12(sp)
1c004cf6:	c422                	sw	s0,8(sp)
1c004cf8:	c04a                	sw	s2,0(sp)
    __rt_i2c[i].open_count = 0;
1c004cfa:	41c48413          	addi	s0,s1,1052 # 1c00741c <__rt_i2c>
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c004cfe:	02000913          	li	s2,32
1c004d02:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c004d06:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c004d0a:	41c48593          	addi	a1,s1,1052
1c004d0e:	4529                	li	a0,10
1c004d10:	20e9                	jal	1c004dda <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c004d12:	41c48593          	addi	a1,s1,1052
1c004d16:	452d                	li	a0,11
1c004d18:	20c9                	jal	1c004dda <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c004d1a:	04440413          	addi	s0,s0,68
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c004d1e:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c004d22:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c004d26:	4531                	li	a0,12
1c004d28:	85a2                	mv	a1,s0
1c004d2a:	2845                	jal	1c004dda <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c004d2c:	85a2                	mv	a1,s0
  }
}
1c004d2e:	4422                	lw	s0,8(sp)
1c004d30:	40b2                	lw	ra,12(sp)
1c004d32:	4492                	lw	s1,4(sp)
1c004d34:	4902                	lw	s2,0(sp)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c004d36:	4535                	li	a0,13
}
1c004d38:	0141                	addi	sp,sp,16
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c004d3a:	a045                	j	1c004dda <__rt_udma_channel_reg_data>

1c004d3c <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c004d3c:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c004d40:	4158                	lw	a4,4(a0)
1c004d42:	1a1047b7          	lui	a5,0x1a104
1c004d46:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa104120>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c004d4a:	430c                	lw	a1,0(a4)
1c004d4c:	c20c                	sw	a1,0(a2)
1c004d4e:	434c                	lw	a1,4(a4)
1c004d50:	14478613          	addi	a2,a5,324
1c004d54:	14878793          	addi	a5,a5,328
1c004d58:	c20c                	sw	a1,0(a2)
1c004d5a:	4718                	lw	a4,8(a4)
1c004d5c:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c004d5e:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c004d62:	8082                	ret

1c004d64 <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c004d64:	1c007537          	lui	a0,0x1c007
1c004d68:	30050513          	addi	a0,a0,768 # 1c007300 <__rt_padframe_profiles>
1c004d6c:	bfc1                	j	1c004d3c <rt_padframe_set>

1c004d6e <__rt_udma_copy_enqueue>:
1c004d6e:	4015d813          	srai	a6,a1,0x1
1c004d72:	081e                	slli	a6,a6,0x7
1c004d74:	1a1028b7          	lui	a7,0x1a102
1c004d78:	0592                	slli	a1,a1,0x4
1c004d7a:	9846                	add	a6,a6,a7
1c004d7c:	89c1                	andi	a1,a1,16
1c004d7e:	95c2                	add	a1,a1,a6
{
  unsigned int base = hal_udma_channel_base(channel_id);

  // A UDMA channel has 2 slots, enqueue the copy to the UDMA if one of them is available, otherwise
  // put the transfer on hold.
  if (channel->pendings[0] == NULL)
1c004d80:	00062803          	lw	a6,0(a2)
1c004d84:	00081c63          	bnez	a6,1c004d9c <__rt_udma_copy_enqueue+0x2e>
  {
    channel->pendings[0] = task;
1c004d88:	c208                	sw	a0,0(a2)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
1c004d8a:	00d5a023          	sw	a3,0(a1)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SIZE_OFFSET, size);
1c004d8e:	00e5a223          	sw	a4,4(a1)
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
  }
  else if (channel->pendings[1] == NULL)
  {
    channel->pendings[1] = task;
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
1c004d92:	c047c7b3          	p.bset	a5,a5,0,4
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_CFG_OFFSET, cfg | UDMA_CHANNEL_CFG_EN);
1c004d96:	00f5a423          	sw	a5,8(a1)
1c004d9a:	8082                	ret
  else if (channel->pendings[1] == NULL)
1c004d9c:	00462803          	lw	a6,4(a2)
1c004da0:	00081463          	bnez	a6,1c004da8 <__rt_udma_copy_enqueue+0x3a>
    channel->pendings[1] = task;
1c004da4:	c248                	sw	a0,4(a2)
1c004da6:	b7d5                	j	1c004d8a <__rt_udma_copy_enqueue+0x1c>
  }
  else
  {
    task->implem.data[0] = buffer;
    task->implem.data[1] = size;
    task->implem.data[2] = cfg;
1c004da8:	c13c                	sw	a5,64(a0)

    if (channel->waitings_first == NULL)
1c004daa:	461c                	lw	a5,8(a2)
    task->implem.data[0] = buffer;
1c004dac:	dd14                	sw	a3,56(a0)
    task->implem.data[1] = size;
1c004dae:	dd58                	sw	a4,60(a0)
    if (channel->waitings_first == NULL)
1c004db0:	e791                	bnez	a5,1c004dbc <__rt_udma_copy_enqueue+0x4e>
      channel->waitings_first = task;
1c004db2:	c608                	sw	a0,8(a2)
    else
      channel->waitings_last->implem.next = task;

    channel->waitings_last = task;
1c004db4:	c648                	sw	a0,12(a2)
    task->implem.next = NULL;
1c004db6:	00052e23          	sw	zero,28(a0)
  }
}
1c004dba:	8082                	ret
      channel->waitings_last->implem.next = task;
1c004dbc:	465c                	lw	a5,12(a2)
1c004dbe:	cfc8                	sw	a0,28(a5)
1c004dc0:	bfd5                	j	1c004db4 <__rt_udma_copy_enqueue+0x46>

1c004dc2 <__rt_udma_channel_init>:



void __rt_udma_channel_init(int channel_id, rt_udma_channel_t *channel)
{
  channel->pendings[0] = NULL;
1c004dc2:	0005a023          	sw	zero,0(a1)
  channel->pendings[1] = NULL;
1c004dc6:	0005a223          	sw	zero,4(a1)
  channel->waitings_first = NULL;
1c004dca:	0005a423          	sw	zero,8(a1)
  __rt_udma_channels[channel_id] = channel;
1c004dce:	050a                	slli	a0,a0,0x2
1c004dd0:	30800793          	li	a5,776
1c004dd4:	00b7e523          	p.sw	a1,a0(a5)
}
1c004dd8:	8082                	ret

1c004dda <__rt_udma_channel_reg_data>:

#ifndef __ZEPHYR__

void __rt_udma_channel_reg_data(int channel_id, void *data)
{
  __rt_udma_channels[channel_id] = data;
1c004dda:	050a                	slli	a0,a0,0x2
1c004ddc:	30800793          	li	a5,776
1c004de0:	00b7e523          	p.sw	a1,a0(a5)
}
1c004de4:	8082                	ret

1c004de6 <l2_memcpy>:
  req = __pi_hyper_cluster_reqs_first;
  if (req)
  {
    __pi_hyper_cluster_req_exec(req);
  }
}
1c004de6:	87aa                	mv	a5,a0
1c004de8:	962e                	add	a2,a2,a1
1c004dea:	00c59363          	bne	a1,a2,1c004df0 <l2_memcpy+0xa>
1c004dee:	8082                	ret
1c004df0:	0015c70b          	p.lbu	a4,1(a1!)
1c004df4:	00e780ab          	p.sb	a4,1(a5!)
1c004df8:	bfcd                	j	1c004dea <l2_memcpy+0x4>

1c004dfa <rt_event_enqueue>:
1c004dfa:	300476f3          	csrrci	a3,mstatus,8
1c004dfe:	01c02603          	lw	a2,28(zero) # 1c <_l1_preload_size>
1c004e02:	00052023          	sw	zero,0(a0)
1c004e06:	01c00713          	li	a4,28
1c004e0a:	c619                	beqz	a2,1c004e18 <rt_event_enqueue+0x1e>
1c004e0c:	435c                	lw	a5,4(a4)
1c004e0e:	c388                	sw	a0,0(a5)
1c004e10:	c348                	sw	a0,4(a4)
1c004e12:	30069073          	csrw	mstatus,a3
1c004e16:	8082                	ret
1c004e18:	00a02e23          	sw	a0,28(zero) # 1c <_l1_preload_size>
1c004e1c:	bfd5                	j	1c004e10 <rt_event_enqueue+0x16>

1c004e1e <__pi_hyper_copy_aligned>:
1c004e1e:	40155793          	srai	a5,a0,0x1
1c004e22:	1a102837          	lui	a6,0x1a102
1c004e26:	079e                	slli	a5,a5,0x7
1c004e28:	0512                	slli	a0,a0,0x4
1c004e2a:	97c2                	add	a5,a5,a6
1c004e2c:	8941                	andi	a0,a0,16
1c004e2e:	953e                	add	a0,a0,a5
1c004e30:	20000813          	li	a6,512
1c004e34:	35800793          	li	a5,856
1c004e38:	02d87c63          	bleu	a3,a6,1c004e70 <__pi_hyper_copy_aligned+0x52>
1c004e3c:	cbd4                	sw	a3,20(a5)
1c004e3e:	1c0006b7          	lui	a3,0x1c000
1c004e42:	64868693          	addi	a3,a3,1608 # 1c000648 <__rt_hyper_handle_burst>
1c004e46:	c394                	sw	a3,0(a5)
1c004e48:	c3c8                	sw	a0,4(a5)
1c004e4a:	c790                	sw	a2,8(a5)
1c004e4c:	c7cc                	sw	a1,12(a5)
1c004e4e:	0107a823          	sw	a6,16(a5)
1c004e52:	20000693          	li	a3,512
1c004e56:	cf98                	sw	a4,24(a5)
1c004e58:	1a1027b7          	lui	a5,0x1a102
1c004e5c:	1ac7a023          	sw	a2,416(a5) # 1a1021a0 <__l1_end+0xa102180>
1c004e60:	00b52023          	sw	a1,0(a0)
1c004e64:	00d52223          	sw	a3,4(a0)
1c004e68:	47c1                	li	a5,16
1c004e6a:	00f52423          	sw	a5,8(a0)
1c004e6e:	8082                	ret
1c004e70:	0007a823          	sw	zero,16(a5)
1c004e74:	b7cd                	j	1c004e56 <__pi_hyper_copy_aligned+0x38>

1c004e76 <__pi_hyper_copy_exec>:
1c004e76:	35800813          	li	a6,856
1c004e7a:	00e82e23          	sw	a4,28(a6) # 1a10201c <__l1_end+0xa101ffc>
1c004e7e:	fa25b833          	p.bclr	a6,a1,29,2
1c004e82:	35800793          	li	a5,856
1c004e86:	00081a63          	bnez	a6,1c004e9a <__pi_hyper_copy_exec+0x24>
1c004e8a:	fc163833          	p.bclr	a6,a2,30,1
1c004e8e:	00081663          	bnez	a6,1c004e9a <__pi_hyper_copy_exec+0x24>
1c004e92:	fa26b833          	p.bclr	a6,a3,29,2
1c004e96:	00080863          	beqz	a6,1c004ea6 <__pi_hyper_copy_exec+0x30>
1c004e9a:	fc153833          	p.bclr	a6,a0,30,1
1c004e9e:	00080563          	beqz	a6,1c004ea8 <__pi_hyper_copy_exec+0x32>
1c004ea2:	0026b363          	p.bneimm	a3,2,1c004ea8 <__pi_hyper_copy_exec+0x32>
1c004ea6:	bfa5                	j	1c004e1e <__pi_hyper_copy_aligned>
1c004ea8:	d388                	sw	a0,32(a5)
1c004eaa:	853a                	mv	a0,a4
1c004eac:	d3d0                	sw	a2,36(a5)
1c004eae:	d78c                	sw	a1,40(a5)
1c004eb0:	d7d4                	sw	a3,44(a5)
1c004eb2:	02078823          	sb	zero,48(a5)
1c004eb6:	dbd8                	sw	a4,52(a5)
1c004eb8:	a889                	j	1c004f0a <__pi_hyper_copy_misaligned>

1c004eba <exec_pending_task>:
1c004eba:	35800793          	li	a5,856
1c004ebe:	5f98                	lw	a4,56(a5)
1c004ec0:	c721                	beqz	a4,1c004f08 <exec_pending_task+0x4e>
1c004ec2:	4f54                	lw	a3,28(a4)
1c004ec4:	03872803          	lw	a6,56(a4)
1c004ec8:	5f4c                	lw	a1,60(a4)
1c004eca:	df94                	sw	a3,56(a5)
1c004ecc:	ee883533          	p.bclr	a0,a6,23,8
1c004ed0:	ce881833          	p.extractu	a6,a6,7,8
1c004ed4:	4330                	lw	a2,64(a4)
1c004ed6:	4374                	lw	a3,68(a4)
1c004ed8:	00081363          	bnez	a6,1c004ede <exec_pending_task+0x24>
1c004edc:	bf69                	j	1c004e76 <__pi_hyper_copy_exec>
1c004ede:	04c72803          	lw	a6,76(a4)
1c004ee2:	04872883          	lw	a7,72(a4)
1c004ee6:	d388                	sw	a0,32(a5)
1c004ee8:	d3d0                	sw	a2,36(a5)
1c004eea:	853a                	mv	a0,a4
1c004eec:	0506d633          	p.minu	a2,a3,a6
1c004ef0:	cfd8                	sw	a4,28(a5)
1c004ef2:	d78c                	sw	a1,40(a5)
1c004ef4:	d7d0                	sw	a2,44(a5)
1c004ef6:	02078823          	sb	zero,48(a5)
1c004efa:	dbd8                	sw	a4,52(a5)
1c004efc:	c3b4                	sw	a3,64(a5)
1c004efe:	0507a223          	sw	a6,68(a5)
1c004f02:	0517a423          	sw	a7,72(a5)
1c004f06:	a011                	j	1c004f0a <__pi_hyper_copy_misaligned>
1c004f08:	8082                	ret

1c004f0a <__pi_hyper_copy_misaligned>:
1c004f0a:	7179                	addi	sp,sp,-48
1c004f0c:	d422                	sw	s0,40(sp)
1c004f0e:	35800793          	li	a5,856
1c004f12:	ce4e                	sw	s3,28(sp)
1c004f14:	89aa                	mv	s3,a0
1c004f16:	5388                	lw	a0,32(a5)
1c004f18:	d606                	sw	ra,44(sp)
1c004f1a:	d226                	sw	s1,36(sp)
1c004f1c:	d04a                	sw	s2,32(sp)
1c004f1e:	cc52                	sw	s4,24(sp)
1c004f20:	ca56                	sw	s5,20(sp)
1c004f22:	c85a                	sw	s6,16(sp)
1c004f24:	c65e                	sw	s7,12(sp)
1c004f26:	c462                	sw	s8,8(sp)
1c004f28:	fc1537b3          	p.bclr	a5,a0,30,1
1c004f2c:	35800413          	li	s0,856
1c004f30:	e7a1                	bnez	a5,1c004f78 <__pi_hyper_copy_misaligned+0x6e>
1c004f32:	1c007c37          	lui	s8,0x1c007
1c004f36:	634c0913          	addi	s2,s8,1588 # 1c007634 <__pi_hyper_temp_buffer>
1c004f3a:	4a0d                	li	s4,3
1c004f3c:	07c00a93          	li	s5,124
1c004f40:	00190b13          	addi	s6,s2,1
1c004f44:	5408                	lw	a0,40(s0)
1c004f46:	5444                	lw	s1,44(s0)
1c004f48:	5050                	lw	a2,36(s0)
1c004f4a:	00350793          	addi	a5,a0,3
1c004f4e:	c207b7b3          	p.bclr	a5,a5,1,0
1c004f52:	8f89                	sub	a5,a5,a0
1c004f54:	8bbe                	mv	s7,a5
1c004f56:	009a6363          	bltu	s4,s1,1c004f5c <__pi_hyper_copy_misaligned+0x52>
1c004f5a:	8ba6                	mv	s7,s1
1c004f5c:	1c0b8663          	beqz	s7,1c005128 <__pi_hyper_copy_misaligned+0x21e>
1c004f60:	03044783          	lbu	a5,48(s0)
1c004f64:	16079f63          	bnez	a5,1c0050e2 <__pi_hyper_copy_misaligned+0x1d8>
1c004f68:	4701                	li	a4,0
1c004f6a:	4691                	li	a3,4
1c004f6c:	c0063633          	p.bclr	a2,a2,0,0
1c004f70:	634c0593          	addi	a1,s8,1588
1c004f74:	5008                	lw	a0,32(s0)
1c004f76:	a889                	j	1c004fc8 <__pi_hyper_copy_misaligned+0xbe>
1c004f78:	540c                	lw	a1,40(s0)
1c004f7a:	04442883          	lw	a7,68(s0)
1c004f7e:	04842303          	lw	t1,72(s0)
1c004f82:	00358793          	addi	a5,a1,3
1c004f86:	5050                	lw	a2,36(s0)
1c004f88:	5454                	lw	a3,44(s0)
1c004f8a:	4038                	lw	a4,64(s0)
1c004f8c:	c207b7b3          	p.bclr	a5,a5,1,0
1c004f90:	8f8d                	sub	a5,a5,a1
1c004f92:	41130333          	sub	t1,t1,a7
1c004f96:	4801                	li	a6,0
1c004f98:	4e0d                	li	t3,3
1c004f9a:	84be                	mv	s1,a5
1c004f9c:	00de6363          	bltu	t3,a3,1c004fa2 <__pi_hyper_copy_misaligned+0x98>
1c004fa0:	84b6                	mv	s1,a3
1c004fa2:	c4b5                	beqz	s1,1c00500e <__pi_hyper_copy_misaligned+0x104>
1c004fa4:	00080563          	beqz	a6,1c004fae <__pi_hyper_copy_misaligned+0xa4>
1c004fa8:	d050                	sw	a2,36(s0)
1c004faa:	d454                	sw	a3,44(s0)
1c004fac:	c038                	sw	a4,64(s0)
1c004fae:	03044703          	lbu	a4,48(s0)
1c004fb2:	1c007937          	lui	s2,0x1c007
1c004fb6:	63490793          	addi	a5,s2,1588 # 1c007634 <__pi_hyper_temp_buffer>
1c004fba:	ef09                	bnez	a4,1c004fd4 <__pi_hyper_copy_misaligned+0xca>
1c004fbc:	4691                	li	a3,4
1c004fbe:	c0063633          	p.bclr	a2,a2,0,0
1c004fc2:	63490593          	addi	a1,s2,1588
1c004fc6:	157d                	addi	a0,a0,-1
1c004fc8:	e57ff0ef          	jal	ra,1c004e1e <__pi_hyper_copy_aligned>
1c004fcc:	4785                	li	a5,1
1c004fce:	02f40823          	sb	a5,48(s0)
1c004fd2:	aa3d                	j	1c005110 <__pi_hyper_copy_misaligned+0x206>
1c004fd4:	fc163533          	p.bclr	a0,a2,30,1
1c004fd8:	953e                	add	a0,a0,a5
1c004fda:	8626                	mv	a2,s1
1c004fdc:	02040823          	sb	zero,48(s0)
1c004fe0:	e07ff0ef          	jal	ra,1c004de6 <l2_memcpy>
1c004fe4:	5050                	lw	a2,36(s0)
1c004fe6:	5008                	lw	a0,32(s0)
1c004fe8:	4701                	li	a4,0
1c004fea:	4691                	li	a3,4
1c004fec:	c0063633          	p.bclr	a2,a2,0,0
1c004ff0:	63490593          	addi	a1,s2,1588
1c004ff4:	e2bff0ef          	jal	ra,1c004e1e <__pi_hyper_copy_aligned>
1c004ff8:	505c                	lw	a5,36(s0)
1c004ffa:	97a6                	add	a5,a5,s1
1c004ffc:	d05c                	sw	a5,36(s0)
1c004ffe:	541c                	lw	a5,40(s0)
1c005000:	97a6                	add	a5,a5,s1
1c005002:	d41c                	sw	a5,40(s0)
1c005004:	545c                	lw	a5,44(s0)
1c005006:	409784b3          	sub	s1,a5,s1
1c00500a:	d444                	sw	s1,44(s0)
1c00500c:	a211                	j	1c005110 <__pi_hyper_copy_misaligned+0x206>
1c00500e:	c2d1                	beqz	a3,1c005092 <__pi_hyper_copy_misaligned+0x188>
1c005010:	00080563          	beqz	a6,1c00501a <__pi_hyper_copy_misaligned+0x110>
1c005014:	d050                	sw	a2,36(s0)
1c005016:	d454                	sw	a3,44(s0)
1c005018:	c038                	sw	a4,64(s0)
1c00501a:	97b2                	add	a5,a5,a2
1c00501c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c005020:	c206b4b3          	p.bclr	s1,a3,1,0
1c005024:	ef89                	bnez	a5,1c00503e <__pi_hyper_copy_misaligned+0x134>
1c005026:	4701                	li	a4,0
1c005028:	86a6                	mv	a3,s1
1c00502a:	df5ff0ef          	jal	ra,1c004e1e <__pi_hyper_copy_aligned>
1c00502e:	505c                	lw	a5,36(s0)
1c005030:	5454                	lw	a3,44(s0)
1c005032:	97a6                	add	a5,a5,s1
1c005034:	d05c                	sw	a5,36(s0)
1c005036:	541c                	lw	a5,40(s0)
1c005038:	97a6                	add	a5,a5,s1
1c00503a:	d41c                	sw	a5,40(s0)
1c00503c:	a881                	j	1c00508c <__pi_hyper_copy_misaligned+0x182>
1c00503e:	03044703          	lbu	a4,48(s0)
1c005042:	1c007937          	lui	s2,0x1c007
1c005046:	63490793          	addi	a5,s2,1588 # 1c007634 <__pi_hyper_temp_buffer>
1c00504a:	db2d                	beqz	a4,1c004fbc <__pi_hyper_copy_misaligned+0xb2>
1c00504c:	07c00693          	li	a3,124
1c005050:	04d4d4b3          	p.minu	s1,s1,a3
1c005054:	00178513          	addi	a0,a5,1
1c005058:	fff48613          	addi	a2,s1,-1
1c00505c:	02040823          	sb	zero,48(s0)
1c005060:	d87ff0ef          	jal	ra,1c004de6 <l2_memcpy>
1c005064:	5050                	lw	a2,36(s0)
1c005066:	5008                	lw	a0,32(s0)
1c005068:	86a6                	mv	a3,s1
1c00506a:	4701                	li	a4,0
1c00506c:	c0063633          	p.bclr	a2,a2,0,0
1c005070:	63490593          	addi	a1,s2,1588
1c005074:	dabff0ef          	jal	ra,1c004e1e <__pi_hyper_copy_aligned>
1c005078:	505c                	lw	a5,36(s0)
1c00507a:	5454                	lw	a3,44(s0)
1c00507c:	17fd                	addi	a5,a5,-1
1c00507e:	97a6                	add	a5,a5,s1
1c005080:	d05c                	sw	a5,36(s0)
1c005082:	541c                	lw	a5,40(s0)
1c005084:	0685                	addi	a3,a3,1
1c005086:	17fd                	addi	a5,a5,-1
1c005088:	97a6                	add	a5,a5,s1
1c00508a:	d41c                	sw	a5,40(s0)
1c00508c:	409684b3          	sub	s1,a3,s1
1c005090:	bfad                	j	1c00500a <__pi_hyper_copy_misaligned+0x100>
1c005092:	e719                	bnez	a4,1c0050a0 <__pi_hyper_copy_misaligned+0x196>
1c005094:	00080c63          	beqz	a6,1c0050ac <__pi_hyper_copy_misaligned+0x1a2>
1c005098:	d050                	sw	a2,36(s0)
1c00509a:	02042623          	sw	zero,44(s0)
1c00509e:	a029                	j	1c0050a8 <__pi_hyper_copy_misaligned+0x19e>
1c0050a0:	02e8ea63          	bltu	a7,a4,1c0050d4 <__pi_hyper_copy_misaligned+0x1ca>
1c0050a4:	fe081ae3          	bnez	a6,1c005098 <__pi_hyper_copy_misaligned+0x18e>
1c0050a8:	04042023          	sw	zero,64(s0)
1c0050ac:	854e                	mv	a0,s3
1c0050ae:	02042a23          	sw	zero,52(s0)
1c0050b2:	00042e23          	sw	zero,28(s0)
1c0050b6:	d45ff0ef          	jal	ra,1c004dfa <rt_event_enqueue>
1c0050ba:	5422                	lw	s0,40(sp)
1c0050bc:	50b2                	lw	ra,44(sp)
1c0050be:	5492                	lw	s1,36(sp)
1c0050c0:	5902                	lw	s2,32(sp)
1c0050c2:	49f2                	lw	s3,28(sp)
1c0050c4:	4a62                	lw	s4,24(sp)
1c0050c6:	4ad2                	lw	s5,20(sp)
1c0050c8:	4b42                	lw	s6,16(sp)
1c0050ca:	4bb2                	lw	s7,12(sp)
1c0050cc:	4c22                	lw	s8,8(sp)
1c0050ce:	6145                	addi	sp,sp,48
1c0050d0:	debff06f          	j	1c004eba <exec_pending_task>
1c0050d4:	41170733          	sub	a4,a4,a7
1c0050d8:	961a                	add	a2,a2,t1
1c0050da:	4805                	li	a6,1
1c0050dc:	04e8d6b3          	p.minu	a3,a7,a4
1c0050e0:	bd6d                	j	1c004f9a <__pi_hyper_copy_misaligned+0x90>
1c0050e2:	fc1635b3          	p.bclr	a1,a2,30,1
1c0050e6:	95ca                	add	a1,a1,s2
1c0050e8:	865e                	mv	a2,s7
1c0050ea:	02040823          	sb	zero,48(s0)
1c0050ee:	cf9ff0ef          	jal	ra,1c004de6 <l2_memcpy>
1c0050f2:	505c                	lw	a5,36(s0)
1c0050f4:	97de                	add	a5,a5,s7
1c0050f6:	d05c                	sw	a5,36(s0)
1c0050f8:	541c                	lw	a5,40(s0)
1c0050fa:	97de                	add	a5,a5,s7
1c0050fc:	d41c                	sw	a5,40(s0)
1c0050fe:	545c                	lw	a5,44(s0)
1c005100:	41778bb3          	sub	s7,a5,s7
1c005104:	03742623          	sw	s7,44(s0)
1c005108:	e20b9ee3          	bnez	s7,1c004f44 <__pi_hyper_copy_misaligned+0x3a>
1c00510c:	545c                	lw	a5,44(s0)
1c00510e:	c7a5                	beqz	a5,1c005176 <__pi_hyper_copy_misaligned+0x26c>
1c005110:	50b2                	lw	ra,44(sp)
1c005112:	5422                	lw	s0,40(sp)
1c005114:	5492                	lw	s1,36(sp)
1c005116:	5902                	lw	s2,32(sp)
1c005118:	49f2                	lw	s3,28(sp)
1c00511a:	4a62                	lw	s4,24(sp)
1c00511c:	4ad2                	lw	s5,20(sp)
1c00511e:	4b42                	lw	s6,16(sp)
1c005120:	4bb2                	lw	s7,12(sp)
1c005122:	4c22                	lw	s8,8(sp)
1c005124:	6145                	addi	sp,sp,48
1c005126:	8082                	ret
1c005128:	d0f5                	beqz	s1,1c00510c <__pi_hyper_copy_misaligned+0x202>
1c00512a:	97b2                	add	a5,a5,a2
1c00512c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c005130:	c204b4b3          	p.bclr	s1,s1,1,0
1c005134:	e791                	bnez	a5,1c005140 <__pi_hyper_copy_misaligned+0x236>
1c005136:	85aa                	mv	a1,a0
1c005138:	4701                	li	a4,0
1c00513a:	86a6                	mv	a3,s1
1c00513c:	5008                	lw	a0,32(s0)
1c00513e:	b5f5                	j	1c00502a <__pi_hyper_copy_misaligned+0x120>
1c005140:	03044783          	lbu	a5,48(s0)
1c005144:	0554d4b3          	p.minu	s1,s1,s5
1c005148:	e789                	bnez	a5,1c005152 <__pi_hyper_copy_misaligned+0x248>
1c00514a:	4701                	li	a4,0
1c00514c:	00448693          	addi	a3,s1,4
1c005150:	bd31                	j	1c004f6c <__pi_hyper_copy_misaligned+0x62>
1c005152:	8626                	mv	a2,s1
1c005154:	85da                	mv	a1,s6
1c005156:	02040823          	sb	zero,48(s0)
1c00515a:	c8dff0ef          	jal	ra,1c004de6 <l2_memcpy>
1c00515e:	505c                	lw	a5,36(s0)
1c005160:	5454                	lw	a3,44(s0)
1c005162:	97a6                	add	a5,a5,s1
1c005164:	d05c                	sw	a5,36(s0)
1c005166:	541c                	lw	a5,40(s0)
1c005168:	97a6                	add	a5,a5,s1
1c00516a:	409684b3          	sub	s1,a3,s1
1c00516e:	d41c                	sw	a5,40(s0)
1c005170:	d444                	sw	s1,44(s0)
1c005172:	dcc9                	beqz	s1,1c00510c <__pi_hyper_copy_misaligned+0x202>
1c005174:	bbc1                	j	1c004f44 <__pi_hyper_copy_misaligned+0x3a>
1c005176:	4038                	lw	a4,64(s0)
1c005178:	db15                	beqz	a4,1c0050ac <__pi_hyper_copy_misaligned+0x1a2>
1c00517a:	407c                	lw	a5,68(s0)
1c00517c:	00e7ff63          	bleu	a4,a5,1c00519a <__pi_hyper_copy_misaligned+0x290>
1c005180:	8f1d                	sub	a4,a4,a5
1c005182:	c038                	sw	a4,64(s0)
1c005184:	4034                	lw	a3,64(s0)
1c005186:	d29d                	beqz	a3,1c0050ac <__pi_hyper_copy_misaligned+0x1a2>
1c005188:	5058                	lw	a4,36(s0)
1c00518a:	4430                	lw	a2,72(s0)
1c00518c:	9732                	add	a4,a4,a2
1c00518e:	8f1d                	sub	a4,a4,a5
1c005190:	04d7d7b3          	p.minu	a5,a5,a3
1c005194:	d058                	sw	a4,36(s0)
1c005196:	d45c                	sw	a5,44(s0)
1c005198:	b375                	j	1c004f44 <__pi_hyper_copy_misaligned+0x3a>
1c00519a:	04042023          	sw	zero,64(s0)
1c00519e:	b7dd                	j	1c005184 <__pi_hyper_copy_misaligned+0x27a>

1c0051a0 <__rt_hyper_resume_emu_task>:
  __pi_hyper_copy_misaligned(__rt_hyper_pending_emu_task);
1c0051a0:	38c02503          	lw	a0,908(zero) # 38c <__rt_hyper_pending_emu_task>
1c0051a4:	d67ff06f          	j	1c004f0a <__pi_hyper_copy_misaligned>

1c0051a8 <__rt_hyper_resume_copy>:
  exec_pending_task();
1c0051a8:	d13ff06f          	j	1c004eba <exec_pending_task>

1c0051ac <__rt_hyper_init>:
{
1c0051ac:	1141                	addi	sp,sp,-16
  __pi_hyper_cluster_reqs_first = NULL;
1c0051ae:	1c007737          	lui	a4,0x1c007
{
1c0051b2:	c422                	sw	s0,8(sp)
1c0051b4:	c606                	sw	ra,12(sp)
  __rt_hyper_end_task = NULL;
1c0051b6:	35800793          	li	a5,856
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c0051ba:	1c000437          	lui	s0,0x1c000
  __pi_hyper_cluster_reqs_first = NULL;
1c0051be:	7e072823          	sw	zero,2032(a4) # 1c0077f0 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c0051c2:	577d                	li	a4,-1
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c0051c4:	63240593          	addi	a1,s0,1586 # 1c000632 <__rt_hyper_handler>
  __rt_hyper_pending_emu_channel = -1;
1c0051c8:	d398                	sw	a4,32(a5)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c0051ca:	4579                	li	a0,30
  __rt_hyper_open_count = 0;
1c0051cc:	1c007737          	lui	a4,0x1c007
  __rt_hyper_end_task = NULL;
1c0051d0:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c0051d4:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c0051d8:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c0051dc:	7e072a23          	sw	zero,2036(a4) # 1c0077f4 <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c0051e0:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c0051e4:	0407a023          	sw	zero,64(a5)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_RX, __rt_hyper_handler);
1c0051e8:	e9ffd0ef          	jal	ra,1c003086 <rt_irq_set_handler>
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c0051ec:	63240593          	addi	a1,s0,1586
}
1c0051f0:	4422                	lw	s0,8(sp)
1c0051f2:	40b2                	lw	ra,12(sp)
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c0051f4:	4575                	li	a0,29
}
1c0051f6:	0141                	addi	sp,sp,16
  rt_irq_set_handler(ARCHI_FC_IRQ_HYPER_TX, __rt_hyper_handler);
1c0051f8:	e8ffd06f          	j	1c003086 <rt_irq_set_handler>

1c0051fc <__pi_gpio_handler>:
  }
}


void __pi_gpio_handler(void *arg)
{
1c0051fc:	1141                	addi	sp,sp,-16
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTTYPE(id));
}

static inline unsigned int hal_gpio_intstatus_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_INTSTATUS);
1c0051fe:	1a1017b7          	lui	a5,0x1a101
  (void) arg;

  /* Retrieve IRQ status from GPIO. Handle task if needed. */
  pi_gpio_t *gpio = &__rt_gpio[0];
  gpio->irq_status = hal_gpio_intstatus_get();
1c005202:	1c0076b7          	lui	a3,0x1c007
{
1c005206:	c422                	sw	s0,8(sp)
1c005208:	4f80                	lw	s0,24(a5)
  gpio->irq_status = hal_gpio_intstatus_get();
1c00520a:	6b468793          	addi	a5,a3,1716 # 1c0076b4 <__rt_gpio>
{
1c00520e:	c226                	sw	s1,4(sp)

  if (gpio->cb != NULL)
1c005210:	4bc4                	lw	s1,20(a5)
{
1c005212:	c606                	sw	ra,12(sp)
  gpio->irq_status = hal_gpio_intstatus_get();
1c005214:	c780                	sw	s0,8(a5)
  if (gpio->cb != NULL)
1c005216:	cc91                	beqz	s1,1c005232 <__pi_gpio_handler+0x36>
    if (irq_mask & tmp_cb->pin_mask)
1c005218:	409c                	lw	a5,0(s1)
1c00521a:	8fe1                	and	a5,a5,s0
1c00521c:	c781                	beqz	a5,1c005224 <__pi_gpio_handler+0x28>
      tmp_cb->handler(tmp_cb->args);
1c00521e:	40dc                	lw	a5,4(s1)
1c005220:	4488                	lw	a0,8(s1)
1c005222:	9782                	jalr	a5
    tmp_cb = tmp_cb->next;
1c005224:	44c4                	lw	s1,12(s1)
  while (tmp_cb != NULL)
1c005226:	f8ed                	bnez	s1,1c005218 <__pi_gpio_handler+0x1c>
      }
      irq_mask = irq_mask >> 1;
      pin++;
    }
  }
}
1c005228:	40b2                	lw	ra,12(sp)
1c00522a:	4422                	lw	s0,8(sp)
1c00522c:	4492                	lw	s1,4(sp)
1c00522e:	0141                	addi	sp,sp,16
1c005230:	8082                	ret
1c005232:	6b468693          	addi	a3,a3,1716
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c005236:	46dc                	lw	a5,12(a3)
    uint8_t pin = 0;
1c005238:	4701                	li	a4,0
    irq_mask = (gpio->irq_status & gpio->input_mask);
1c00523a:	8fe1                	and	a5,a5,s0
1c00523c:	01c00513          	li	a0,28
    while (irq_mask)
1c005240:	d7e5                	beqz	a5,1c005228 <__pi_gpio_handler+0x2c>
      if (irq_mask & 0x1)
1c005242:	fc17b633          	p.bclr	a2,a5,30,1
1c005246:	c615                	beqz	a2,1c005272 <__pi_gpio_handler+0x76>
        task = gpio->event_task[pin];
1c005248:	00470613          	addi	a2,a4,4
1c00524c:	060a                	slli	a2,a2,0x2
1c00524e:	9636                	add	a2,a2,a3
1c005250:	4610                	lw	a2,8(a2)
        if (task != NULL)
1c005252:	c205                	beqz	a2,1c005272 <__pi_gpio_handler+0x76>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c005254:	30047873          	csrrci	a6,mstatus,8
  if (sched->first) {
1c005258:	01c02883          	lw	a7,28(zero) # 1c <_l1_preload_size>
  event->next = NULL;
1c00525c:	00062023          	sw	zero,0(a2)
  if (sched->first) {
1c005260:	00088e63          	beqz	a7,1c00527c <__pi_gpio_handler+0x80>
    sched->last->next = event;
1c005264:	00452883          	lw	a7,4(a0)
1c005268:	00c8a023          	sw	a2,0(a7) # 1a102000 <__l1_end+0xa101fe0>
  sched->last = event;
1c00526c:	c150                	sw	a2,4(a0)
  __builtin_pulp_spr_write(reg, val);
1c00526e:	30081073          	csrw	mstatus,a6
      pin++;
1c005272:	0705                	addi	a4,a4,1
      irq_mask = irq_mask >> 1;
1c005274:	8385                	srli	a5,a5,0x1
      pin++;
1c005276:	0ff77713          	andi	a4,a4,255
1c00527a:	b7d9                	j	1c005240 <__pi_gpio_handler+0x44>
    sched->first = event;
1c00527c:	00c02e23          	sw	a2,28(zero) # 1c <_l1_preload_size>
1c005280:	b7f5                	j	1c00526c <__pi_gpio_handler+0x70>

1c005282 <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c005282:	1c0087b7          	lui	a5,0x1c008
1c005286:	4d18                	lw	a4,24(a0)
1c005288:	8287a783          	lw	a5,-2008(a5) # 1c007828 <__rt_freq_domains>
1c00528c:	068416b7          	lui	a3,0x6841
1c005290:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c005294:	02e7c7b3          	div	a5,a5,a4
1c005298:	02954703          	lbu	a4,41(a0)
1c00529c:	177d                	addi	a4,a4,-1
1c00529e:	c0874733          	p.bset	a4,a4,0,8
1c0052a2:	17fd                	addi	a5,a5,-1
1c0052a4:	8785                	srai	a5,a5,0x1
1c0052a6:	07c2                	slli	a5,a5,0x10
1c0052a8:	8fd9                	or	a5,a5,a4
1c0052aa:	02554703          	lbu	a4,37(a0)
1c0052ae:	9736                	add	a4,a4,a3
1c0052b0:	070a                	slli	a4,a4,0x2
1c0052b2:	c31c                	sw	a5,0(a4)
1c0052b4:	8082                	ret

1c0052b6 <__rt_i2s_setfreq_after>:
1c0052b6:	1141                	addi	sp,sp,-16
1c0052b8:	1c0077b7          	lui	a5,0x1c007
1c0052bc:	c422                	sw	s0,8(sp)
1c0052be:	7f87a403          	lw	s0,2040(a5) # 1c0077f8 <__rt_i2s_first>
1c0052c2:	c606                	sw	ra,12(sp)
1c0052c4:	e411                	bnez	s0,1c0052d0 <__rt_i2s_setfreq_after+0x1a>
1c0052c6:	40b2                	lw	ra,12(sp)
1c0052c8:	4422                	lw	s0,8(sp)
1c0052ca:	4501                	li	a0,0
1c0052cc:	0141                	addi	sp,sp,16
1c0052ce:	8082                	ret
1c0052d0:	02844783          	lbu	a5,40(s0)
1c0052d4:	c399                	beqz	a5,1c0052da <__rt_i2s_setfreq_after+0x24>
1c0052d6:	8522                	mv	a0,s0
1c0052d8:	376d                	jal	1c005282 <__rt_i2s_resume>
1c0052da:	4c40                	lw	s0,28(s0)
1c0052dc:	b7e5                	j	1c0052c4 <__rt_i2s_setfreq_after+0xe>

1c0052de <__rt_i2s_setfreq_before>:
1c0052de:	1c0077b7          	lui	a5,0x1c007
1c0052e2:	7f87a783          	lw	a5,2040(a5) # 1c0077f8 <__rt_i2s_first>
1c0052e6:	068416b7          	lui	a3,0x6841
1c0052ea:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c0052ee:	e399                	bnez	a5,1c0052f4 <__rt_i2s_setfreq_before+0x16>
1c0052f0:	4501                	li	a0,0
1c0052f2:	8082                	ret
1c0052f4:	0287c703          	lbu	a4,40(a5)
1c0052f8:	c719                	beqz	a4,1c005306 <__rt_i2s_setfreq_before+0x28>
1c0052fa:	0257c703          	lbu	a4,37(a5)
1c0052fe:	9736                	add	a4,a4,a3
1c005300:	070a                	slli	a4,a4,0x2
1c005302:	00072023          	sw	zero,0(a4)
1c005306:	4fdc                	lw	a5,28(a5)
1c005308:	b7dd                	j	1c0052ee <__rt_i2s_setfreq_before+0x10>

1c00530a <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00530a:	1c0055b7          	lui	a1,0x1c005
{
1c00530e:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c005310:	4601                	li	a2,0
1c005312:	2de58593          	addi	a1,a1,734 # 1c0052de <__rt_i2s_setfreq_before>
1c005316:	4511                	li	a0,4
{
1c005318:	c606                	sw	ra,12(sp)
1c00531a:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00531c:	ed7fd0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c005320:	1c0055b7          	lui	a1,0x1c005
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c005324:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c005326:	4601                	li	a2,0
1c005328:	2b658593          	addi	a1,a1,694 # 1c0052b6 <__rt_i2s_setfreq_after>
1c00532c:	4515                	li	a0,5
1c00532e:	ec5fd0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>
1c005332:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c005334:	c105                	beqz	a0,1c005354 <__rt_i2s_init+0x4a>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c005336:	01402673          	csrr	a2,uhartid
1c00533a:	1c007537          	lui	a0,0x1c007
  return (hart_id >> 5) & 0x3f;
1c00533e:	40565593          	srai	a1,a2,0x5
1c005342:	f265b5b3          	p.bclr	a1,a1,25,6
1c005346:	f4563633          	p.bclr	a2,a2,26,5
1c00534a:	17850513          	addi	a0,a0,376 # 1c007178 <__himax_reg_init+0x288>
1c00534e:	79e000ef          	jal	ra,1c005aec <printf>
1c005352:	2701                	jal	1c005a52 <abort>
}
1c005354:	40b2                	lw	ra,12(sp)
1c005356:	4422                	lw	s0,8(sp)
1c005358:	0141                	addi	sp,sp,16
1c00535a:	8082                	ret

1c00535c <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c00535c:	1b0017b7          	lui	a5,0x1b001
1c005360:	c0078423          	sb	zero,-1016(a5) # 1b000c08 <camera_isAwaked>
}
1c005364:	8082                	ret

1c005366 <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c005366:	3a800793          	li	a5,936
1c00536a:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c00536e:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c005372:	0207aa23          	sw	zero,52(a5)
}
1c005376:	8082                	ret

1c005378 <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c005378:	1c0077b7          	lui	a5,0x1c007
1c00537c:	7fc78793          	addi	a5,a5,2044 # 1c0077fc <__rt_spim_open_count>
1c005380:	0007a023          	sw	zero,0(a5)
1c005384:	0007a223          	sw	zero,4(a5)
  }
}
1c005388:	8082                	ret

1c00538a <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c00538a:	1c0087b7          	lui	a5,0x1c008
1c00538e:	8007a423          	sw	zero,-2040(a5) # 1c007808 <__rt_io_pending_flush>
1c005392:	00052c23          	sw	zero,24(a0)
1c005396:	8082                	ret

1c005398 <__rt_io_uart_wait_req>:
1c005398:	1141                	addi	sp,sp,-16
1c00539a:	c226                	sw	s1,4(sp)
1c00539c:	84aa                	mv	s1,a0
1c00539e:	c606                	sw	ra,12(sp)
1c0053a0:	c422                	sw	s0,8(sp)
1c0053a2:	c04a                	sw	s2,0(sp)
1c0053a4:	30047973          	csrrci	s2,mstatus,8
1c0053a8:	1c008437          	lui	s0,0x1c008
1c0053ac:	80440413          	addi	s0,s0,-2044 # 1c007804 <__rt_io_event_current>
1c0053b0:	4008                	lw	a0,0(s0)
1c0053b2:	c509                	beqz	a0,1c0053bc <__rt_io_uart_wait_req+0x24>
1c0053b4:	bbafe0ef          	jal	ra,1c00376e <rt_event_wait>
1c0053b8:	00042023          	sw	zero,0(s0)
1c0053bc:	4785                	li	a5,1
1c0053be:	08f48023          	sb	a5,128(s1)
1c0053c2:	0814c783          	lbu	a5,129(s1)
1c0053c6:	00201737          	lui	a4,0x201
1c0053ca:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c0053ce:	04078793          	addi	a5,a5,64
1c0053d2:	07da                	slli	a5,a5,0x16
1c0053d4:	0007e723          	p.sw	zero,a4(a5)
1c0053d8:	30091073          	csrw	mstatus,s2
1c0053dc:	40b2                	lw	ra,12(sp)
1c0053de:	4422                	lw	s0,8(sp)
1c0053e0:	4492                	lw	s1,4(sp)
1c0053e2:	4902                	lw	s2,0(sp)
1c0053e4:	0141                	addi	sp,sp,16
1c0053e6:	8082                	ret

1c0053e8 <__rt_do_putc_host>:
1c0053e8:	1c008737          	lui	a4,0x1c008
1c0053ec:	80c70793          	addi	a5,a4,-2036 # 1c00780c <__rt_putc_host_buffer_index>
1c0053f0:	4390                	lw	a2,0(a5)
1c0053f2:	80c70713          	addi	a4,a4,-2036
1c0053f6:	00160693          	addi	a3,a2,1
1c0053fa:	c394                	sw	a3,0(a5)
1c0053fc:	1c0077b7          	lui	a5,0x1c007
1c005400:	4a478593          	addi	a1,a5,1188 # 1c0074a4 <__rt_putc_host_buffer>
1c005404:	00a5c623          	p.sb	a0,a2(a1)
1c005408:	07f00593          	li	a1,127
1c00540c:	4a478613          	addi	a2,a5,1188
1c005410:	00b68463          	beq	a3,a1,1c005418 <__rt_do_putc_host+0x30>
1c005414:	00a53963          	p.bneimm	a0,10,1c005426 <__rt_do_putc_host+0x3e>
1c005418:	4a478513          	addi	a0,a5,1188
1c00541c:	000646a3          	p.sb	zero,a3(a2)
1c005420:	00072023          	sw	zero,0(a4)
1c005424:	ad65                	j	1c005adc <semihost_write0>
1c005426:	8082                	ret

1c005428 <__rt_io_start>:
1c005428:	1101                	addi	sp,sp,-32
1c00542a:	0028                	addi	a0,sp,8
1c00542c:	ce06                	sw	ra,28(sp)
1c00542e:	cc22                	sw	s0,24(sp)
1c005430:	40a010ef          	jal	ra,1c00683a <rt_uart_conf_init>
1c005434:	4585                	li	a1,1
1c005436:	4501                	li	a0,0
1c005438:	9d4fe0ef          	jal	ra,1c00360c <rt_event_alloc>
1c00543c:	547d                	li	s0,-1
1c00543e:	ed0d                	bnez	a0,1c005478 <__rt_io_start+0x50>
1c005440:	1c0077b7          	lui	a5,0x1c007
1c005444:	3e07a783          	lw	a5,992(a5) # 1c0073e0 <__rt_iodev_uart_baudrate>
1c005448:	842a                	mv	s0,a0
1c00544a:	1c007537          	lui	a0,0x1c007
1c00544e:	01c00593          	li	a1,28
1c005452:	74c50513          	addi	a0,a0,1868 # 1c00774c <__rt_io_event>
1c005456:	c43e                	sw	a5,8(sp)
1c005458:	974fe0ef          	jal	ra,1c0035cc <__rt_event_init>
1c00545c:	1c0077b7          	lui	a5,0x1c007
1c005460:	7e07a503          	lw	a0,2016(a5) # 1c0077e0 <__rt_iodev_uart_channel>
1c005464:	4681                	li	a3,0
1c005466:	4601                	li	a2,0
1c005468:	002c                	addi	a1,sp,8
1c00546a:	0511                	addi	a0,a0,4
1c00546c:	3de010ef          	jal	ra,1c00684a <__rt_uart_open>
1c005470:	1c0087b7          	lui	a5,0x1c008
1c005474:	80a7a823          	sw	a0,-2032(a5) # 1c007810 <_rt_io_uart>
1c005478:	8522                	mv	a0,s0
1c00547a:	40f2                	lw	ra,28(sp)
1c00547c:	4462                	lw	s0,24(sp)
1c00547e:	6105                	addi	sp,sp,32
1c005480:	8082                	ret

1c005482 <rt_event_execute.isra.4.constprop.12>:
1c005482:	1141                	addi	sp,sp,-16
1c005484:	c606                	sw	ra,12(sp)
1c005486:	c422                	sw	s0,8(sp)
1c005488:	30047473          	csrrci	s0,mstatus,8
1c00548c:	4585                	li	a1,1
1c00548e:	01c00513          	li	a0,28
1c005492:	a4efe0ef          	jal	ra,1c0036e0 <__rt_event_execute>
1c005496:	30041073          	csrw	mstatus,s0
1c00549a:	40b2                	lw	ra,12(sp)
1c00549c:	4422                	lw	s0,8(sp)
1c00549e:	0141                	addi	sp,sp,16
1c0054a0:	8082                	ret

1c0054a2 <__rt_io_lock>:
1c0054a2:	1c0077b7          	lui	a5,0x1c007
1c0054a6:	3287a783          	lw	a5,808(a5) # 1c007328 <__hal_debug_struct+0x10>
1c0054aa:	cf81                	beqz	a5,1c0054c2 <__rt_io_lock+0x20>
1c0054ac:	1c0087b7          	lui	a5,0x1c008
1c0054b0:	8107a783          	lw	a5,-2032(a5) # 1c007810 <_rt_io_uart>
1c0054b4:	e799                	bnez	a5,1c0054c2 <__rt_io_lock+0x20>
1c0054b6:	1c0077b7          	lui	a5,0x1c007
1c0054ba:	3dc7a783          	lw	a5,988(a5) # 1c0073dc <__rt_iodev>
1c0054be:	0427b963          	p.bneimm	a5,2,1c005510 <__rt_io_lock+0x6e>
1c0054c2:	7135                	addi	sp,sp,-160
1c0054c4:	014027f3          	csrr	a5,uhartid
1c0054c8:	cf06                	sw	ra,156(sp)
1c0054ca:	ca5797b3          	p.extractu	a5,a5,5,5
1c0054ce:	02000713          	li	a4,32
1c0054d2:	1b001537          	lui	a0,0x1b001
1c0054d6:	00e79963          	bne	a5,a4,1c0054e8 <__rt_io_lock+0x46>
1c0054da:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c0054de:	da5fd0ef          	jal	ra,1c003282 <__rt_fc_lock>
1c0054e2:	40fa                	lw	ra,156(sp)
1c0054e4:	610d                	addi	sp,sp,160
1c0054e6:	8082                	ret
1c0054e8:	004c                	addi	a1,sp,4
1c0054ea:	c0c50513          	addi	a0,a0,-1012
1c0054ee:	dfbfd0ef          	jal	ra,1c0032e8 <__rt_fc_cluster_lock>
1c0054f2:	4689                	li	a3,2
1c0054f4:	00204737          	lui	a4,0x204
1c0054f8:	08c14783          	lbu	a5,140(sp)
1c0054fc:	0ff7f793          	andi	a5,a5,255
1c005500:	f3ed                	bnez	a5,1c0054e2 <__rt_io_lock+0x40>
1c005502:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c005506:	03c76783          	p.elw	a5,60(a4)
1c00550a:	00d72223          	sw	a3,4(a4)
1c00550e:	b7ed                	j	1c0054f8 <__rt_io_lock+0x56>
1c005510:	8082                	ret

1c005512 <__rt_putc_host_cluster_req>:
1c005512:	1141                	addi	sp,sp,-16
1c005514:	c422                	sw	s0,8(sp)
1c005516:	c606                	sw	ra,12(sp)
1c005518:	842a                	mv	s0,a0
1c00551a:	08954503          	lbu	a0,137(a0)
1c00551e:	ecbff0ef          	jal	ra,1c0053e8 <__rt_do_putc_host>
1c005522:	08844783          	lbu	a5,136(s0)
1c005526:	4705                	li	a4,1
1c005528:	08e42223          	sw	a4,132(s0)
1c00552c:	00201737          	lui	a4,0x201
1c005530:	40b2                	lw	ra,12(sp)
1c005532:	4422                	lw	s0,8(sp)
1c005534:	04078793          	addi	a5,a5,64
1c005538:	07da                	slli	a5,a5,0x16
1c00553a:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00553e:	0007e723          	p.sw	zero,a4(a5)
1c005542:	0141                	addi	sp,sp,16
1c005544:	8082                	ret

1c005546 <__rt_io_unlock>:
1c005546:	1c0077b7          	lui	a5,0x1c007
1c00554a:	3287a783          	lw	a5,808(a5) # 1c007328 <__hal_debug_struct+0x10>
1c00554e:	cf81                	beqz	a5,1c005566 <__rt_io_unlock+0x20>
1c005550:	1c0087b7          	lui	a5,0x1c008
1c005554:	8107a783          	lw	a5,-2032(a5) # 1c007810 <_rt_io_uart>
1c005558:	e799                	bnez	a5,1c005566 <__rt_io_unlock+0x20>
1c00555a:	1c0077b7          	lui	a5,0x1c007
1c00555e:	3dc7a783          	lw	a5,988(a5) # 1c0073dc <__rt_iodev>
1c005562:	0427b963          	p.bneimm	a5,2,1c0055b4 <__rt_io_unlock+0x6e>
1c005566:	7135                	addi	sp,sp,-160
1c005568:	014027f3          	csrr	a5,uhartid
1c00556c:	cf06                	sw	ra,156(sp)
1c00556e:	ca5797b3          	p.extractu	a5,a5,5,5
1c005572:	02000713          	li	a4,32
1c005576:	1b001537          	lui	a0,0x1b001
1c00557a:	00e79963          	bne	a5,a4,1c00558c <__rt_io_unlock+0x46>
1c00557e:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c005582:	d33fd0ef          	jal	ra,1c0032b4 <__rt_fc_unlock>
1c005586:	40fa                	lw	ra,156(sp)
1c005588:	610d                	addi	sp,sp,160
1c00558a:	8082                	ret
1c00558c:	004c                	addi	a1,sp,4
1c00558e:	c0c50513          	addi	a0,a0,-1012
1c005592:	d8ffd0ef          	jal	ra,1c003320 <__rt_fc_cluster_unlock>
1c005596:	4689                	li	a3,2
1c005598:	00204737          	lui	a4,0x204
1c00559c:	08c14783          	lbu	a5,140(sp)
1c0055a0:	0ff7f793          	andi	a5,a5,255
1c0055a4:	f3ed                	bnez	a5,1c005586 <__rt_io_unlock+0x40>
1c0055a6:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0055aa:	03c76783          	p.elw	a5,60(a4)
1c0055ae:	00d72223          	sw	a3,4(a4)
1c0055b2:	b7ed                	j	1c00559c <__rt_io_unlock+0x56>
1c0055b4:	8082                	ret

1c0055b6 <__rt_io_uart_flush.constprop.11>:
1c0055b6:	7171                	addi	sp,sp,-176
1c0055b8:	d522                	sw	s0,168(sp)
1c0055ba:	d706                	sw	ra,172(sp)
1c0055bc:	d326                	sw	s1,164(sp)
1c0055be:	d14a                	sw	s2,160(sp)
1c0055c0:	cf4e                	sw	s3,156(sp)
1c0055c2:	cd52                	sw	s4,152(sp)
1c0055c4:	1c008437          	lui	s0,0x1c008
1c0055c8:	80842783          	lw	a5,-2040(s0) # 1c007808 <__rt_io_pending_flush>
1c0055cc:	80840993          	addi	s3,s0,-2040
1c0055d0:	efad                	bnez	a5,1c00564a <__rt_io_uart_flush.constprop.11+0x94>
1c0055d2:	1c007637          	lui	a2,0x1c007
1c0055d6:	31860793          	addi	a5,a2,792 # 1c007318 <__hal_debug_struct>
1c0055da:	4f80                	lw	s0,24(a5)
1c0055dc:	31860a13          	addi	s4,a2,792
1c0055e0:	cc29                	beqz	s0,1c00563a <__rt_io_uart_flush.constprop.11+0x84>
1c0055e2:	1c008737          	lui	a4,0x1c008
1c0055e6:	014027f3          	csrr	a5,uhartid
1c0055ea:	81072483          	lw	s1,-2032(a4) # 1c007810 <_rt_io_uart>
1c0055ee:	ca5797b3          	p.extractu	a5,a5,5,5
1c0055f2:	02000713          	li	a4,32
1c0055f6:	1c007937          	lui	s2,0x1c007
1c0055fa:	06e79263          	bne	a5,a4,1c00565e <__rt_io_uart_flush.constprop.11+0xa8>
1c0055fe:	1c0055b7          	lui	a1,0x1c005
1c005602:	4785                	li	a5,1
1c005604:	31860613          	addi	a2,a2,792
1c005608:	38a58593          	addi	a1,a1,906 # 1c00538a <__rt_io_end_of_flush>
1c00560c:	4501                	li	a0,0
1c00560e:	00f9a023          	sw	a5,0(s3)
1c005612:	86efe0ef          	jal	ra,1c003680 <rt_event_get>
1c005616:	40cc                	lw	a1,4(s1)
1c005618:	87aa                	mv	a5,a0
1c00561a:	4701                	li	a4,0
1c00561c:	0586                	slli	a1,a1,0x1
1c00561e:	86a2                	mv	a3,s0
1c005620:	33490613          	addi	a2,s2,820 # 1c007334 <__hal_debug_struct+0x1c>
1c005624:	0585                	addi	a1,a1,1
1c005626:	4501                	li	a0,0
1c005628:	d92fe0ef          	jal	ra,1c003bba <rt_periph_copy>
1c00562c:	f1bff0ef          	jal	ra,1c005546 <__rt_io_unlock>
1c005630:	0009a783          	lw	a5,0(s3)
1c005634:	e395                	bnez	a5,1c005658 <__rt_io_uart_flush.constprop.11+0xa2>
1c005636:	e6dff0ef          	jal	ra,1c0054a2 <__rt_io_lock>
1c00563a:	50ba                	lw	ra,172(sp)
1c00563c:	542a                	lw	s0,168(sp)
1c00563e:	549a                	lw	s1,164(sp)
1c005640:	590a                	lw	s2,160(sp)
1c005642:	49fa                	lw	s3,156(sp)
1c005644:	4a6a                	lw	s4,152(sp)
1c005646:	614d                	addi	sp,sp,176
1c005648:	8082                	ret
1c00564a:	efdff0ef          	jal	ra,1c005546 <__rt_io_unlock>
1c00564e:	e35ff0ef          	jal	ra,1c005482 <rt_event_execute.isra.4.constprop.12>
1c005652:	e51ff0ef          	jal	ra,1c0054a2 <__rt_io_lock>
1c005656:	bf8d                	j	1c0055c8 <__rt_io_uart_flush.constprop.11+0x12>
1c005658:	e2bff0ef          	jal	ra,1c005482 <rt_event_execute.isra.4.constprop.12>
1c00565c:	bfd1                	j	1c005630 <__rt_io_uart_flush.constprop.11+0x7a>
1c00565e:	868a                	mv	a3,sp
1c005660:	8622                	mv	a2,s0
1c005662:	33490593          	addi	a1,s2,820
1c005666:	8526                	mv	a0,s1
1c005668:	2be010ef          	jal	ra,1c006926 <rt_uart_cluster_write>
1c00566c:	4689                	li	a3,2
1c00566e:	00204737          	lui	a4,0x204
1c005672:	08c14783          	lbu	a5,140(sp)
1c005676:	0ff7f793          	andi	a5,a5,255
1c00567a:	c781                	beqz	a5,1c005682 <__rt_io_uart_flush.constprop.11+0xcc>
1c00567c:	000a2c23          	sw	zero,24(s4)
1c005680:	bf6d                	j	1c00563a <__rt_io_uart_flush.constprop.11+0x84>
1c005682:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c005686:	03c76783          	p.elw	a5,60(a4)
1c00568a:	00d72223          	sw	a3,4(a4)
1c00568e:	b7d5                	j	1c005672 <__rt_io_uart_flush.constprop.11+0xbc>

1c005690 <__rt_io_uart_wait_pending>:
1c005690:	7135                	addi	sp,sp,-160
1c005692:	cd22                	sw	s0,152(sp)
1c005694:	cf06                	sw	ra,156(sp)
1c005696:	1c008437          	lui	s0,0x1c008
1c00569a:	80842783          	lw	a5,-2040(s0) # 1c007808 <__rt_io_pending_flush>
1c00569e:	eb85                	bnez	a5,1c0056ce <__rt_io_uart_wait_pending+0x3e>
1c0056a0:	1c008437          	lui	s0,0x1c008
1c0056a4:	80440413          	addi	s0,s0,-2044 # 1c007804 <__rt_io_event_current>
1c0056a8:	4008                	lw	a0,0(s0)
1c0056aa:	cd11                	beqz	a0,1c0056c6 <__rt_io_uart_wait_pending+0x36>
1c0056ac:	014027f3          	csrr	a5,uhartid
1c0056b0:	8795                	srai	a5,a5,0x5
1c0056b2:	f267b7b3          	p.bclr	a5,a5,25,6
1c0056b6:	02000713          	li	a4,32
1c0056ba:	02e79163          	bne	a5,a4,1c0056dc <__rt_io_uart_wait_pending+0x4c>
1c0056be:	8b0fe0ef          	jal	ra,1c00376e <rt_event_wait>
1c0056c2:	00042023          	sw	zero,0(s0)
1c0056c6:	40fa                	lw	ra,156(sp)
1c0056c8:	446a                	lw	s0,152(sp)
1c0056ca:	610d                	addi	sp,sp,160
1c0056cc:	8082                	ret
1c0056ce:	e79ff0ef          	jal	ra,1c005546 <__rt_io_unlock>
1c0056d2:	db1ff0ef          	jal	ra,1c005482 <rt_event_execute.isra.4.constprop.12>
1c0056d6:	dcdff0ef          	jal	ra,1c0054a2 <__rt_io_lock>
1c0056da:	b7c1                	j	1c00569a <__rt_io_uart_wait_pending+0xa>
1c0056dc:	08f106a3          	sb	a5,141(sp)
1c0056e0:	1c0057b7          	lui	a5,0x1c005
1c0056e4:	39878793          	addi	a5,a5,920 # 1c005398 <__rt_io_uart_wait_req>
1c0056e8:	4705                	li	a4,1
1c0056ea:	c83e                	sw	a5,16(sp)
1c0056ec:	0068                	addi	a0,sp,12
1c0056ee:	1c0077b7          	lui	a5,0x1c007
1c0056f2:	76e7a823          	sw	a4,1904(a5) # 1c007770 <__rt_io_event+0x24>
1c0056f6:	08010623          	sb	zero,140(sp)
1c0056fa:	d802                	sw	zero,48(sp)
1c0056fc:	da02                	sw	zero,52(sp)
1c0056fe:	ca2a                	sw	a0,20(sp)
1c005700:	e61fe0ef          	jal	ra,1c004560 <__rt_cluster_push_fc_event>
1c005704:	4689                	li	a3,2
1c005706:	00204737          	lui	a4,0x204
1c00570a:	08c14783          	lbu	a5,140(sp)
1c00570e:	0ff7f793          	andi	a5,a5,255
1c005712:	fbd5                	bnez	a5,1c0056c6 <__rt_io_uart_wait_pending+0x36>
1c005714:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c005718:	03c76783          	p.elw	a5,60(a4)
1c00571c:	00d72223          	sw	a3,4(a4)
1c005720:	b7ed                	j	1c00570a <__rt_io_uart_wait_pending+0x7a>

1c005722 <__rt_io_stop>:
1c005722:	1141                	addi	sp,sp,-16
1c005724:	c422                	sw	s0,8(sp)
1c005726:	1c008437          	lui	s0,0x1c008
1c00572a:	c606                	sw	ra,12(sp)
1c00572c:	81040413          	addi	s0,s0,-2032 # 1c007810 <_rt_io_uart>
1c005730:	f61ff0ef          	jal	ra,1c005690 <__rt_io_uart_wait_pending>
1c005734:	4008                	lw	a0,0(s0)
1c005736:	4581                	li	a1,0
1c005738:	1a0010ef          	jal	ra,1c0068d8 <rt_uart_close>
1c00573c:	40b2                	lw	ra,12(sp)
1c00573e:	00042023          	sw	zero,0(s0)
1c005742:	4422                	lw	s0,8(sp)
1c005744:	4501                	li	a0,0
1c005746:	0141                	addi	sp,sp,16
1c005748:	8082                	ret

1c00574a <strcmp>:
1c00574a:	0015478b          	p.lbu	a5,1(a0!)
1c00574e:	0015c70b          	p.lbu	a4,1(a1!)
1c005752:	c399                	beqz	a5,1c005758 <strcmp+0xe>
1c005754:	fee78be3          	beq	a5,a4,1c00574a <strcmp>
1c005758:	40e78533          	sub	a0,a5,a4
1c00575c:	8082                	ret

1c00575e <strncmp>:
1c00575e:	ce11                	beqz	a2,1c00577a <strncmp+0x1c>
1c005760:	962a                	add	a2,a2,a0
1c005762:	0015478b          	p.lbu	a5,1(a0!)
1c005766:	0015c70b          	p.lbu	a4,1(a1!)
1c00576a:	00e79563          	bne	a5,a4,1c005774 <strncmp+0x16>
1c00576e:	00c50363          	beq	a0,a2,1c005774 <strncmp+0x16>
1c005772:	fbe5                	bnez	a5,1c005762 <strncmp+0x4>
1c005774:	40e78533          	sub	a0,a5,a4
1c005778:	8082                	ret
1c00577a:	4501                	li	a0,0
1c00577c:	8082                	ret

1c00577e <strlen>:
1c00577e:	87aa                	mv	a5,a0
1c005780:	0007c703          	lbu	a4,0(a5)
1c005784:	00178693          	addi	a3,a5,1
1c005788:	e701                	bnez	a4,1c005790 <strlen+0x12>
1c00578a:	40a78533          	sub	a0,a5,a0
1c00578e:	8082                	ret
1c005790:	87b6                	mv	a5,a3
1c005792:	b7fd                	j	1c005780 <strlen+0x2>

1c005794 <memset>:
1c005794:	962a                	add	a2,a2,a0
1c005796:	87aa                	mv	a5,a0
1c005798:	00c79363          	bne	a5,a2,1c00579e <memset+0xa>
1c00579c:	8082                	ret
1c00579e:	00b780ab          	p.sb	a1,1(a5!)
1c0057a2:	bfdd                	j	1c005798 <memset+0x4>

1c0057a4 <memcpy>:
1c0057a4:	00a5e733          	or	a4,a1,a0
1c0057a8:	fa273733          	p.bclr	a4,a4,29,2
1c0057ac:	87aa                	mv	a5,a0
1c0057ae:	c709                	beqz	a4,1c0057b8 <memcpy+0x14>
1c0057b0:	962e                	add	a2,a2,a1
1c0057b2:	00c59f63          	bne	a1,a2,1c0057d0 <memcpy+0x2c>
1c0057b6:	8082                	ret
1c0057b8:	fa263733          	p.bclr	a4,a2,29,2
1c0057bc:	fb75                	bnez	a4,1c0057b0 <memcpy+0xc>
1c0057be:	962e                	add	a2,a2,a1
1c0057c0:	00c59363          	bne	a1,a2,1c0057c6 <memcpy+0x22>
1c0057c4:	8082                	ret
1c0057c6:	0045a70b          	p.lw	a4,4(a1!)
1c0057ca:	00e7a22b          	p.sw	a4,4(a5!)
1c0057ce:	bfcd                	j	1c0057c0 <memcpy+0x1c>
1c0057d0:	0015c70b          	p.lbu	a4,1(a1!)
1c0057d4:	00e780ab          	p.sb	a4,1(a5!)
1c0057d8:	bfe9                	j	1c0057b2 <memcpy+0xe>

1c0057da <strchr>:
1c0057da:	0ff5f593          	andi	a1,a1,255
1c0057de:	00054703          	lbu	a4,0(a0)
1c0057e2:	87aa                	mv	a5,a0
1c0057e4:	0505                	addi	a0,a0,1
1c0057e6:	00b70563          	beq	a4,a1,1c0057f0 <strchr+0x16>
1c0057ea:	fb75                	bnez	a4,1c0057de <strchr+0x4>
1c0057ec:	c191                	beqz	a1,1c0057f0 <strchr+0x16>
1c0057ee:	4781                	li	a5,0
1c0057f0:	853e                	mv	a0,a5
1c0057f2:	8082                	ret

1c0057f4 <__rt_putc_debug_bridge>:
1c0057f4:	1141                	addi	sp,sp,-16
1c0057f6:	c422                	sw	s0,8(sp)
1c0057f8:	1c007437          	lui	s0,0x1c007
1c0057fc:	c226                	sw	s1,4(sp)
1c0057fe:	c606                	sw	ra,12(sp)
1c005800:	84aa                	mv	s1,a0
1c005802:	31840413          	addi	s0,s0,792 # 1c007318 <__hal_debug_struct>
1c005806:	485c                	lw	a5,20(s0)
1c005808:	c791                	beqz	a5,1c005814 <__rt_putc_debug_bridge+0x20>
1c00580a:	06400513          	li	a0,100
1c00580e:	a0cfe0ef          	jal	ra,1c003a1a <rt_time_wait_us>
1c005812:	bfd5                	j	1c005806 <__rt_putc_debug_bridge+0x12>
1c005814:	4c1c                	lw	a5,24(s0)
1c005816:	00178713          	addi	a4,a5,1
1c00581a:	97a2                	add	a5,a5,s0
1c00581c:	00978e23          	sb	s1,28(a5)
1c005820:	cc18                	sw	a4,24(s0)
1c005822:	4c14                	lw	a3,24(s0)
1c005824:	08000793          	li	a5,128
1c005828:	00f68463          	beq	a3,a5,1c005830 <__rt_putc_debug_bridge+0x3c>
1c00582c:	00a4b663          	p.bneimm	s1,10,1c005838 <__rt_putc_debug_bridge+0x44>
1c005830:	c701                	beqz	a4,1c005838 <__rt_putc_debug_bridge+0x44>
1c005832:	c858                	sw	a4,20(s0)
1c005834:	00042c23          	sw	zero,24(s0)
1c005838:	4c1c                	lw	a5,24(s0)
1c00583a:	e799                	bnez	a5,1c005848 <__rt_putc_debug_bridge+0x54>
1c00583c:	4422                	lw	s0,8(sp)
1c00583e:	40b2                	lw	ra,12(sp)
1c005840:	4492                	lw	s1,4(sp)
1c005842:	0141                	addi	sp,sp,16
1c005844:	cadfd06f          	j	1c0034f0 <__rt_bridge_printf_flush>
1c005848:	40b2                	lw	ra,12(sp)
1c00584a:	4422                	lw	s0,8(sp)
1c00584c:	4492                	lw	s1,4(sp)
1c00584e:	0141                	addi	sp,sp,16
1c005850:	8082                	ret

1c005852 <__rt_putc_uart>:
1c005852:	1101                	addi	sp,sp,-32
1c005854:	c62a                	sw	a0,12(sp)
1c005856:	ce06                	sw	ra,28(sp)
1c005858:	e39ff0ef          	jal	ra,1c005690 <__rt_io_uart_wait_pending>
1c00585c:	1c0077b7          	lui	a5,0x1c007
1c005860:	31878793          	addi	a5,a5,792 # 1c007318 <__hal_debug_struct>
1c005864:	4f94                	lw	a3,24(a5)
1c005866:	4532                	lw	a0,12(sp)
1c005868:	00168713          	addi	a4,a3,1
1c00586c:	cf98                	sw	a4,24(a5)
1c00586e:	97b6                	add	a5,a5,a3
1c005870:	00a78e23          	sb	a0,28(a5)
1c005874:	08000793          	li	a5,128
1c005878:	00f70463          	beq	a4,a5,1c005880 <__rt_putc_uart+0x2e>
1c00587c:	00a53663          	p.bneimm	a0,10,1c005888 <__rt_putc_uart+0x36>
1c005880:	40f2                	lw	ra,28(sp)
1c005882:	6105                	addi	sp,sp,32
1c005884:	d33ff06f          	j	1c0055b6 <__rt_io_uart_flush.constprop.11>
1c005888:	40f2                	lw	ra,28(sp)
1c00588a:	6105                	addi	sp,sp,32
1c00588c:	8082                	ret

1c00588e <tfp_putc.isra.9>:
1c00588e:	1c0077b7          	lui	a5,0x1c007
1c005892:	3dc7a783          	lw	a5,988(a5) # 1c0073dc <__rt_iodev>
1c005896:	7135                	addi	sp,sp,-160
1c005898:	cf06                	sw	ra,156(sp)
1c00589a:	0427bf63          	p.bneimm	a5,2,1c0058f8 <tfp_putc.isra.9+0x6a>
1c00589e:	014027f3          	csrr	a5,uhartid
1c0058a2:	8795                	srai	a5,a5,0x5
1c0058a4:	f267b7b3          	p.bclr	a5,a5,25,6
1c0058a8:	02000713          	li	a4,32
1c0058ac:	00e79763          	bne	a5,a4,1c0058ba <tfp_putc.isra.9+0x2c>
1c0058b0:	b39ff0ef          	jal	ra,1c0053e8 <__rt_do_putc_host>
1c0058b4:	40fa                	lw	ra,156(sp)
1c0058b6:	610d                	addi	sp,sp,160
1c0058b8:	8082                	ret
1c0058ba:	08f10623          	sb	a5,140(sp)
1c0058be:	1c0057b7          	lui	a5,0x1c005
1c0058c2:	4705                	li	a4,1
1c0058c4:	51278793          	addi	a5,a5,1298 # 1c005512 <__rt_putc_host_cluster_req>
1c0058c8:	08a106a3          	sb	a0,141(sp)
1c0058cc:	0048                	addi	a0,sp,4
1c0058ce:	d63a                	sw	a4,44(sp)
1c0058d0:	c43e                	sw	a5,8(sp)
1c0058d2:	c502                	sw	zero,136(sp)
1c0058d4:	ce02                	sw	zero,28(sp)
1c0058d6:	c62a                	sw	a0,12(sp)
1c0058d8:	00010c23          	sb	zero,24(sp)
1c0058dc:	c85fe0ef          	jal	ra,1c004560 <__rt_cluster_push_fc_event>
1c0058e0:	4709                	li	a4,2
1c0058e2:	002047b7          	lui	a5,0x204
1c0058e6:	46aa                	lw	a3,136(sp)
1c0058e8:	f6f1                	bnez	a3,1c0058b4 <tfp_putc.isra.9+0x26>
1c0058ea:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0058ee:	03c7e683          	p.elw	a3,60(a5)
1c0058f2:	00e7a223          	sw	a4,4(a5)
1c0058f6:	bfc5                	j	1c0058e6 <tfp_putc.isra.9+0x58>
1c0058f8:	1c0087b7          	lui	a5,0x1c008
1c0058fc:	8107a783          	lw	a5,-2032(a5) # 1c007810 <_rt_io_uart>
1c005900:	c781                	beqz	a5,1c005908 <tfp_putc.isra.9+0x7a>
1c005902:	f51ff0ef          	jal	ra,1c005852 <__rt_putc_uart>
1c005906:	b77d                	j	1c0058b4 <tfp_putc.isra.9+0x26>
1c005908:	1c0077b7          	lui	a5,0x1c007
1c00590c:	3287a783          	lw	a5,808(a5) # 1c007328 <__hal_debug_struct+0x10>
1c005910:	c395                	beqz	a5,1c005934 <tfp_putc.isra.9+0xa6>
1c005912:	014027f3          	csrr	a5,uhartid
1c005916:	00379713          	slli	a4,a5,0x3
1c00591a:	1a1106b7          	lui	a3,0x1a110
1c00591e:	ee873733          	p.bclr	a4,a4,23,8
1c005922:	9736                	add	a4,a4,a3
1c005924:	6689                	lui	a3,0x2
1c005926:	078a                	slli	a5,a5,0x2
1c005928:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c00592c:	8ff5                	and	a5,a5,a3
1c00592e:	00a767a3          	p.sw	a0,a5(a4)
1c005932:	b749                	j	1c0058b4 <tfp_putc.isra.9+0x26>
1c005934:	ec1ff0ef          	jal	ra,1c0057f4 <__rt_putc_debug_bridge>
1c005938:	bfb5                	j	1c0058b4 <tfp_putc.isra.9+0x26>

1c00593a <puts>:
1c00593a:	1141                	addi	sp,sp,-16
1c00593c:	c422                	sw	s0,8(sp)
1c00593e:	c606                	sw	ra,12(sp)
1c005940:	842a                	mv	s0,a0
1c005942:	b61ff0ef          	jal	ra,1c0054a2 <__rt_io_lock>
1c005946:	0014450b          	p.lbu	a0,1(s0!)
1c00594a:	c501                	beqz	a0,1c005952 <puts+0x18>
1c00594c:	f43ff0ef          	jal	ra,1c00588e <tfp_putc.isra.9>
1c005950:	bfdd                	j	1c005946 <puts+0xc>
1c005952:	4529                	li	a0,10
1c005954:	f3bff0ef          	jal	ra,1c00588e <tfp_putc.isra.9>
1c005958:	befff0ef          	jal	ra,1c005546 <__rt_io_unlock>
1c00595c:	40b2                	lw	ra,12(sp)
1c00595e:	4422                	lw	s0,8(sp)
1c005960:	4501                	li	a0,0
1c005962:	0141                	addi	sp,sp,16
1c005964:	8082                	ret

1c005966 <fputc_locked>:
1c005966:	1141                	addi	sp,sp,-16
1c005968:	c422                	sw	s0,8(sp)
1c00596a:	842a                	mv	s0,a0
1c00596c:	0ff57513          	andi	a0,a0,255
1c005970:	c606                	sw	ra,12(sp)
1c005972:	f1dff0ef          	jal	ra,1c00588e <tfp_putc.isra.9>
1c005976:	8522                	mv	a0,s0
1c005978:	40b2                	lw	ra,12(sp)
1c00597a:	4422                	lw	s0,8(sp)
1c00597c:	0141                	addi	sp,sp,16
1c00597e:	8082                	ret

1c005980 <fputc>:
1c005980:	1141                	addi	sp,sp,-16
1c005982:	c606                	sw	ra,12(sp)
1c005984:	c422                	sw	s0,8(sp)
1c005986:	842a                	mv	s0,a0
1c005988:	b1bff0ef          	jal	ra,1c0054a2 <__rt_io_lock>
1c00598c:	0ff47513          	andi	a0,s0,255
1c005990:	effff0ef          	jal	ra,1c00588e <tfp_putc.isra.9>
1c005994:	1c0077b7          	lui	a5,0x1c007
1c005998:	3287a783          	lw	a5,808(a5) # 1c007328 <__hal_debug_struct+0x10>
1c00599c:	e399                	bnez	a5,1c0059a2 <fputc+0x22>
1c00599e:	b53fd0ef          	jal	ra,1c0034f0 <__rt_bridge_printf_flush>
1c0059a2:	ba5ff0ef          	jal	ra,1c005546 <__rt_io_unlock>
1c0059a6:	8522                	mv	a0,s0
1c0059a8:	40b2                	lw	ra,12(sp)
1c0059aa:	4422                	lw	s0,8(sp)
1c0059ac:	0141                	addi	sp,sp,16
1c0059ae:	8082                	ret

1c0059b0 <putchar>:
1c0059b0:	4589                	li	a1,2
1c0059b2:	fcfff06f          	j	1c005980 <fputc>

1c0059b6 <_prf_locked>:
1c0059b6:	1101                	addi	sp,sp,-32
1c0059b8:	ce06                	sw	ra,28(sp)
1c0059ba:	c02a                	sw	a0,0(sp)
1c0059bc:	c62e                	sw	a1,12(sp)
1c0059be:	c432                	sw	a2,8(sp)
1c0059c0:	c236                	sw	a3,4(sp)
1c0059c2:	ae1ff0ef          	jal	ra,1c0054a2 <__rt_io_lock>
1c0059c6:	4692                	lw	a3,4(sp)
1c0059c8:	4622                	lw	a2,8(sp)
1c0059ca:	45b2                	lw	a1,12(sp)
1c0059cc:	4502                	lw	a0,0(sp)
1c0059ce:	2c95                	jal	1c005c42 <_prf>
1c0059d0:	c02a                	sw	a0,0(sp)
1c0059d2:	b75ff0ef          	jal	ra,1c005546 <__rt_io_unlock>
1c0059d6:	40f2                	lw	ra,28(sp)
1c0059d8:	4502                	lw	a0,0(sp)
1c0059da:	6105                	addi	sp,sp,32
1c0059dc:	8082                	ret

1c0059de <exit>:
1c0059de:	1101                	addi	sp,sp,-32
1c0059e0:	cc22                	sw	s0,24(sp)
1c0059e2:	c84a                	sw	s2,16(sp)
1c0059e4:	c62a                	sw	a0,12(sp)
1c0059e6:	ce06                	sw	ra,28(sp)
1c0059e8:	ca26                	sw	s1,20(sp)
1c0059ea:	e70fd0ef          	jal	ra,1c00305a <__rt_deinit>
1c0059ee:	4532                	lw	a0,12(sp)
1c0059f0:	1a104437          	lui	s0,0x1a104
1c0059f4:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa104080>
1c0059f8:	c1f54933          	p.bset	s2,a0,0,31
1c0059fc:	0127a023          	sw	s2,0(a5)
1c005a00:	1c0077b7          	lui	a5,0x1c007
1c005a04:	3dc7a783          	lw	a5,988(a5) # 1c0073dc <__rt_iodev>
1c005a08:	0027be63          	p.bneimm	a5,2,1c005a24 <exit+0x46>
1c005a0c:	c519                	beqz	a0,1c005a1a <exit+0x3c>
1c005a0e:	00020537          	lui	a0,0x20
1c005a12:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c005a16:	20f9                	jal	1c005ae4 <semihost_exit>
1c005a18:	a001                	j	1c005a18 <exit+0x3a>
1c005a1a:	00020537          	lui	a0,0x20
1c005a1e:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c005a22:	bfd5                	j	1c005a16 <exit+0x38>
1c005a24:	1c0074b7          	lui	s1,0x1c007
1c005a28:	31848493          	addi	s1,s1,792 # 1c007318 <__hal_debug_struct>
1c005a2c:	ac5fd0ef          	jal	ra,1c0034f0 <__rt_bridge_printf_flush>
1c005a30:	0124a623          	sw	s2,12(s1)
1c005a34:	a7ffd0ef          	jal	ra,1c0034b2 <__rt_bridge_send_notif>
1c005a38:	449c                	lw	a5,8(s1)
1c005a3a:	dff9                	beqz	a5,1c005a18 <exit+0x3a>
1c005a3c:	07440413          	addi	s0,s0,116
1c005a40:	401c                	lw	a5,0(s0)
1c005a42:	83a5                	srli	a5,a5,0x9
1c005a44:	f837b7b3          	p.bclr	a5,a5,28,3
1c005a48:	fe77bce3          	p.bneimm	a5,7,1c005a40 <exit+0x62>
1c005a4c:	a87fd0ef          	jal	ra,1c0034d2 <__rt_bridge_clear_notif>
1c005a50:	b7e1                	j	1c005a18 <exit+0x3a>

1c005a52 <abort>:
1c005a52:	1141                	addi	sp,sp,-16
1c005a54:	557d                	li	a0,-1
1c005a56:	c606                	sw	ra,12(sp)
1c005a58:	f87ff0ef          	jal	ra,1c0059de <exit>

1c005a5c <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c005a5c:	1c0087b7          	lui	a5,0x1c008
1c005a60:	8007a623          	sw	zero,-2036(a5) # 1c00780c <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c005a64:	1b0017b7          	lui	a5,0x1b001
1c005a68:	c0c78793          	addi	a5,a5,-1012 # 1b000c0c <__rt_io_fc_lock>
1c005a6c:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c005a70:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c005a74:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c005a78:	1c0087b7          	lui	a5,0x1c008
1c005a7c:	8007a823          	sw	zero,-2032(a5) # 1c007810 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c005a80:	1c0087b7          	lui	a5,0x1c008
1c005a84:	8007a223          	sw	zero,-2044(a5) # 1c007804 <__rt_io_event_current>
  return __rt_iodev;
1c005a88:	1c0077b7          	lui	a5,0x1c007

  if (rt_iodev() == RT_IODEV_UART)
1c005a8c:	3dc7a783          	lw	a5,988(a5) # 1c0073dc <__rt_iodev>
1c005a90:	0217be63          	p.bneimm	a5,1,1c005acc <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c005a94:	1c0055b7          	lui	a1,0x1c005
{
1c005a98:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c005a9a:	4601                	li	a2,0
1c005a9c:	42858593          	addi	a1,a1,1064 # 1c005428 <__rt_io_start>
1c005aa0:	4501                	li	a0,0
{
1c005aa2:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c005aa4:	f4efd0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c005aa8:	1c0055b7          	lui	a1,0x1c005
1c005aac:	72258593          	addi	a1,a1,1826 # 1c005722 <__rt_io_stop>
1c005ab0:	4601                	li	a2,0
1c005ab2:	4505                	li	a0,1
1c005ab4:	f3efd0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c005ab8:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c005aba:	1c0087b7          	lui	a5,0x1c008
1c005abe:	8007a423          	sw	zero,-2040(a5) # 1c007808 <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c005ac2:	4585                	li	a1,1
1c005ac4:	4501                	li	a0,0
}
1c005ac6:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c005ac8:	b45fd06f          	j	1c00360c <rt_event_alloc>
1c005acc:	8082                	ret

1c005ace <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c005ace:	01f01013          	slli	zero,zero,0x1f
1c005ad2:	00100073          	ebreak
1c005ad6:	40705013          	srai	zero,zero,0x7
1c005ada:	8082                	ret

1c005adc <semihost_write0>:
1c005adc:	85aa                	mv	a1,a0
1c005ade:	4511                	li	a0,4
1c005ae0:	fefff06f          	j	1c005ace <__internal_semihost>

1c005ae4 <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c005ae4:	85aa                	mv	a1,a0
1c005ae6:	4561                	li	a0,24
1c005ae8:	fe7ff06f          	j	1c005ace <__internal_semihost>

1c005aec <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c005aec:	7139                	addi	sp,sp,-64
1c005aee:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c005af0:	862a                	mv	a2,a0
1c005af2:	1c006537          	lui	a0,0x1c006
{
1c005af6:	d22e                	sw	a1,36(sp)
1c005af8:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c005afa:	4589                	li	a1,2
	va_start(vargs, format);
1c005afc:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c005afe:	96650513          	addi	a0,a0,-1690 # 1c005966 <fputc_locked>
{
1c005b02:	ce06                	sw	ra,28(sp)
1c005b04:	d83a                	sw	a4,48(sp)
1c005b06:	da3e                	sw	a5,52(sp)
1c005b08:	dc42                	sw	a6,56(sp)
1c005b0a:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c005b0c:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c005b0e:	ea9ff0ef          	jal	ra,1c0059b6 <_prf_locked>
	va_end(vargs);

	return r;
}
1c005b12:	40f2                	lw	ra,28(sp)
1c005b14:	6121                	addi	sp,sp,64
1c005b16:	8082                	ret

1c005b18 <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c005b18:	7179                	addi	sp,sp,-48
1c005b1a:	d422                	sw	s0,40(sp)
1c005b1c:	d226                	sw	s1,36(sp)
1c005b1e:	ce4e                	sw	s3,28(sp)
1c005b20:	cc52                	sw	s4,24(sp)
1c005b22:	ca56                	sw	s5,20(sp)
1c005b24:	c85a                	sw	s6,16(sp)
1c005b26:	d606                	sw	ra,44(sp)
1c005b28:	d04a                	sw	s2,32(sp)
1c005b2a:	c65e                	sw	s7,12(sp)
1c005b2c:	84aa                	mv	s1,a0
1c005b2e:	89ae                	mv	s3,a1
1c005b30:	8a32                	mv	s4,a2
1c005b32:	8ab6                	mv	s5,a3
1c005b34:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c005b36:	4b25                	li	s6,9
		unsigned int d = n % base;
1c005b38:	8656                	mv	a2,s5
1c005b3a:	4681                	li	a3,0
1c005b3c:	854e                	mv	a0,s3
1c005b3e:	85d2                	mv	a1,s4
1c005b40:	eadfa0ef          	jal	ra,1c0009ec <__umoddi3>
		n /= base;
1c005b44:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c005b46:	892a                	mv	s2,a0
		n /= base;
1c005b48:	8656                	mv	a2,s5
1c005b4a:	854e                	mv	a0,s3
1c005b4c:	4681                	li	a3,0
1c005b4e:	b63fa0ef          	jal	ra,1c0006b0 <__udivdi3>
1c005b52:	89aa                	mv	s3,a0
1c005b54:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c005b56:	02700713          	li	a4,39
1c005b5a:	012b6363          	bltu	s6,s2,1c005b60 <_to_x+0x48>
1c005b5e:	4701                	li	a4,0
1c005b60:	03090913          	addi	s2,s2,48
1c005b64:	974a                	add	a4,a4,s2
1c005b66:	00e40023          	sb	a4,0(s0)
	} while (n);
1c005b6a:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c005b6c:	00140793          	addi	a5,s0,1
	} while (n);
1c005b70:	e195                	bnez	a1,1c005b94 <_to_x+0x7c>

	*buf = 0;
1c005b72:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c005b76:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c005b7a:	0084ef63          	bltu	s1,s0,1c005b98 <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c005b7e:	50b2                	lw	ra,44(sp)
1c005b80:	5422                	lw	s0,40(sp)
1c005b82:	5492                	lw	s1,36(sp)
1c005b84:	5902                	lw	s2,32(sp)
1c005b86:	49f2                	lw	s3,28(sp)
1c005b88:	4a62                	lw	s4,24(sp)
1c005b8a:	4ad2                	lw	s5,20(sp)
1c005b8c:	4b42                	lw	s6,16(sp)
1c005b8e:	4bb2                	lw	s7,12(sp)
1c005b90:	6145                	addi	sp,sp,48
1c005b92:	8082                	ret
1c005b94:	843e                	mv	s0,a5
1c005b96:	b74d                	j	1c005b38 <_to_x+0x20>
		*buf = *start;
1c005b98:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c005b9c:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c005ba0:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c005ba4:	00f480ab          	p.sb	a5,1(s1!)
1c005ba8:	bfc9                	j	1c005b7a <_to_x+0x62>

1c005baa <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c005baa:	411c                	lw	a5,0(a0)
1c005bac:	4154                	lw	a3,4(a0)
1c005bae:	fc17b733          	p.bclr	a4,a5,30,1
1c005bb2:	01f69613          	slli	a2,a3,0x1f
1c005bb6:	8385                	srli	a5,a5,0x1
1c005bb8:	8fd1                	or	a5,a5,a2
1c005bba:	97ba                	add	a5,a5,a4
1c005bbc:	8285                	srli	a3,a3,0x1
1c005bbe:	00e7b733          	sltu	a4,a5,a4
1c005bc2:	9736                	add	a4,a4,a3
1c005bc4:	c11c                	sw	a5,0(a0)
1c005bc6:	c158                	sw	a4,4(a0)
}
1c005bc8:	8082                	ret

1c005bca <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c005bca:	4118                	lw	a4,0(a0)
1c005bcc:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c005bce:	4615                	li	a2,5
	rem += 2U;
1c005bd0:	00270793          	addi	a5,a4,2
1c005bd4:	00e7b733          	sltu	a4,a5,a4
1c005bd8:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c005bda:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c005bde:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c005be2:	01d71693          	slli	a3,a4,0x1d
1c005be6:	0037d713          	srli	a4,a5,0x3
1c005bea:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c005bec:	02c75733          	divu	a4,a4,a2
1c005bf0:	01d75693          	srli	a3,a4,0x1d
1c005bf4:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c005bf6:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c005bfa:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c005bfc:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c005c00:	973e                	add	a4,a4,a5
1c005c02:	00f737b3          	sltu	a5,a4,a5
1c005c06:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c005c08:	c118                	sw	a4,0(a0)
1c005c0a:	c15c                	sw	a5,4(a0)
}
1c005c0c:	8082                	ret

1c005c0e <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c005c0e:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c005c10:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c005c14:	02f05563          	blez	a5,1c005c3e <_get_digit+0x30>
		*digit_count -= 1;
1c005c18:	17fd                	addi	a5,a5,-1
1c005c1a:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c005c1c:	411c                	lw	a5,0(a0)
1c005c1e:	4729                	li	a4,10
1c005c20:	4150                	lw	a2,4(a0)
1c005c22:	02f706b3          	mul	a3,a4,a5
1c005c26:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c005c2a:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c005c2c:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c005c30:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c005c34:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c005c38:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c005c3c:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c005c3e:	853a                	mv	a0,a4
1c005c40:	8082                	ret

1c005c42 <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c005c42:	7135                	addi	sp,sp,-160
1c005c44:	c94a                	sw	s2,144(sp)
1c005c46:	c74e                	sw	s3,140(sp)
1c005c48:	c15a                	sw	s6,128(sp)
1c005c4a:	dede                	sw	s7,124(sp)
1c005c4c:	cf06                	sw	ra,156(sp)
1c005c4e:	cd22                	sw	s0,152(sp)
1c005c50:	cb26                	sw	s1,148(sp)
1c005c52:	c552                	sw	s4,136(sp)
1c005c54:	c356                	sw	s5,132(sp)
1c005c56:	dce2                	sw	s8,120(sp)
1c005c58:	dae6                	sw	s9,116(sp)
1c005c5a:	d8ea                	sw	s10,112(sp)
1c005c5c:	d6ee                	sw	s11,108(sp)
1c005c5e:	8b2a                	mv	s6,a0
1c005c60:	8bae                	mv	s7,a1
1c005c62:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c005c64:	4981                	li	s3,0

	while ((c = *format++)) {
1c005c66:	00064503          	lbu	a0,0(a2)
1c005c6a:	00160c13          	addi	s8,a2,1
1c005c6e:	c911                	beqz	a0,1c005c82 <_prf+0x40>
		if (c != '%') {
1c005c70:	02500793          	li	a5,37
1c005c74:	14f50563          	beq	a0,a5,1c005dbe <_prf+0x17c>
			PUTC(c);
1c005c78:	85de                	mv	a1,s7
1c005c7a:	9b02                	jalr	s6
1c005c7c:	13f53fe3          	p.bneimm	a0,-1,1c0065ba <_prf+0x978>
1c005c80:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c005c82:	40fa                	lw	ra,156(sp)
1c005c84:	446a                	lw	s0,152(sp)
1c005c86:	854e                	mv	a0,s3
1c005c88:	44da                	lw	s1,148(sp)
1c005c8a:	494a                	lw	s2,144(sp)
1c005c8c:	49ba                	lw	s3,140(sp)
1c005c8e:	4a2a                	lw	s4,136(sp)
1c005c90:	4a9a                	lw	s5,132(sp)
1c005c92:	4b0a                	lw	s6,128(sp)
1c005c94:	5bf6                	lw	s7,124(sp)
1c005c96:	5c66                	lw	s8,120(sp)
1c005c98:	5cd6                	lw	s9,116(sp)
1c005c9a:	5d46                	lw	s10,112(sp)
1c005c9c:	5db6                	lw	s11,108(sp)
1c005c9e:	610d                	addi	sp,sp,160
1c005ca0:	8082                	ret
				switch (c) {
1c005ca2:	108d8663          	beq	s11,s0,1c005dae <_prf+0x16c>
1c005ca6:	0fb46863          	bltu	s0,s11,1c005d96 <_prf+0x154>
1c005caa:	fc0d8ce3          	beqz	s11,1c005c82 <_prf+0x40>
1c005cae:	0ecd8d63          	beq	s11,a2,1c005da8 <_prf+0x166>
					fplus = true;
1c005cb2:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c005cb4:	000c4d83          	lbu	s11,0(s8)
1c005cb8:	1c007737          	lui	a4,0x1c007
1c005cbc:	1c070513          	addi	a0,a4,448 # 1c0071c0 <__himax_reg_init+0x2d0>
1c005cc0:	85ee                	mv	a1,s11
1c005cc2:	c232                	sw	a2,4(sp)
1c005cc4:	b17ff0ef          	jal	ra,1c0057da <strchr>
1c005cc8:	001c0a13          	addi	s4,s8,1
1c005ccc:	4612                	lw	a2,4(sp)
1c005cce:	f971                	bnez	a0,1c005ca2 <_prf+0x60>
			if (c == '*') {
1c005cd0:	02a00713          	li	a4,42
1c005cd4:	10ed9563          	bne	s11,a4,1c005dde <_prf+0x19c>
				width = va_arg(vargs, int);
1c005cd8:	00092c83          	lw	s9,0(s2)
1c005cdc:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c005ce0:	000cd663          	bgez	s9,1c005cec <_prf+0xaa>
					fminus = true;
1c005ce4:	4785                	li	a5,1
					width = -width;
1c005ce6:	41900cb3          	neg	s9,s9
					fminus = true;
1c005cea:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c005cec:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c005cf0:	893a                	mv	s2,a4
				c = *format++;
1c005cf2:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c005cf6:	02e00713          	li	a4,46
			precision = -1;
1c005cfa:	547d                	li	s0,-1
			if (c == '.') {
1c005cfc:	00ed9f63          	bne	s11,a4,1c005d1a <_prf+0xd8>
				if (c == '*') {
1c005d00:	000a4703          	lbu	a4,0(s4)
1c005d04:	02a00793          	li	a5,42
1c005d08:	10f71e63          	bne	a4,a5,1c005e24 <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c005d0c:	00092403          	lw	s0,0(s2)
				c = *format++;
1c005d10:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c005d12:	0911                	addi	s2,s2,4
				c = *format++;
1c005d14:	000a4d83          	lbu	s11,0(s4)
1c005d18:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c005d1a:	1c007737          	lui	a4,0x1c007
1c005d1e:	85ee                	mv	a1,s11
1c005d20:	1c870513          	addi	a0,a4,456 # 1c0071c8 <__himax_reg_init+0x2d8>
1c005d24:	84ee                	mv	s1,s11
1c005d26:	ab5ff0ef          	jal	ra,1c0057da <strchr>
1c005d2a:	10050e63          	beqz	a0,1c005e46 <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c005d2e:	06c00693          	li	a3,108
				c = *format++;
1c005d32:	001a0c13          	addi	s8,s4,1
1c005d36:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c005d3a:	0ed49963          	bne	s1,a3,1c005e2c <_prf+0x1ea>
1c005d3e:	009d9863          	bne	s11,s1,1c005d4e <_prf+0x10c>
					c = *format++;
1c005d42:	001a4d83          	lbu	s11,1(s4)
1c005d46:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c005d4a:	04c00493          	li	s1,76
			switch (c) {
1c005d4e:	06700693          	li	a3,103
1c005d52:	17b6e263          	bltu	a3,s11,1c005eb6 <_prf+0x274>
1c005d56:	06500693          	li	a3,101
1c005d5a:	32ddfc63          	bleu	a3,s11,1c006092 <_prf+0x450>
1c005d5e:	04700693          	li	a3,71
1c005d62:	0fb6e563          	bltu	a3,s11,1c005e4c <_prf+0x20a>
1c005d66:	04500713          	li	a4,69
1c005d6a:	32edf463          	bleu	a4,s11,1c006092 <_prf+0x450>
1c005d6e:	f00d8ae3          	beqz	s11,1c005c82 <_prf+0x40>
1c005d72:	02500713          	li	a4,37
1c005d76:	02ed8de3          	beq	s11,a4,1c0065b0 <_prf+0x96e>
				PUTC('%');
1c005d7a:	85de                	mv	a1,s7
1c005d7c:	02500513          	li	a0,37
1c005d80:	9b02                	jalr	s6
1c005d82:	eff52fe3          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
				PUTC(c);
1c005d86:	85de                	mv	a1,s7
1c005d88:	856e                	mv	a0,s11
1c005d8a:	9b02                	jalr	s6
1c005d8c:	eff52ae3          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
				count += 2;
1c005d90:	0989                	addi	s3,s3,2
1c005d92:	02b0006f          	j	1c0065bc <_prf+0x97a>
				switch (c) {
1c005d96:	039d8163          	beq	s11,s9,1c005db8 <_prf+0x176>
1c005d9a:	009d8c63          	beq	s11,s1,1c005db2 <_prf+0x170>
1c005d9e:	f1ad9ae3          	bne	s11,s10,1c005cb2 <_prf+0x70>
					fplus = true;
1c005da2:	4705                	li	a4,1
1c005da4:	c63a                	sw	a4,12(sp)
					break;
1c005da6:	b731                	j	1c005cb2 <_prf+0x70>
					fspace = true;
1c005da8:	4785                	li	a5,1
1c005daa:	c83e                	sw	a5,16(sp)
					break;
1c005dac:	b719                	j	1c005cb2 <_prf+0x70>
					falt = true;
1c005dae:	4a85                	li	s5,1
					break;
1c005db0:	b709                	j	1c005cb2 <_prf+0x70>
					fzero = true;
1c005db2:	4705                	li	a4,1
1c005db4:	ce3a                	sw	a4,28(sp)
					break;
1c005db6:	bdf5                	j	1c005cb2 <_prf+0x70>
					fminus = true;
1c005db8:	4785                	li	a5,1
1c005dba:	cc3e                	sw	a5,24(sp)
1c005dbc:	bddd                	j	1c005cb2 <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c005dbe:	ce02                	sw	zero,28(sp)
1c005dc0:	c802                	sw	zero,16(sp)
1c005dc2:	c602                	sw	zero,12(sp)
1c005dc4:	cc02                	sw	zero,24(sp)
1c005dc6:	4a81                	li	s5,0
				switch (c) {
1c005dc8:	02300413          	li	s0,35
1c005dcc:	02d00c93          	li	s9,45
1c005dd0:	03000493          	li	s1,48
1c005dd4:	02b00d13          	li	s10,43
1c005dd8:	02000613          	li	a2,32
1c005ddc:	bde1                	j	1c005cb4 <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c005dde:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c005de2:	46a5                	li	a3,9
				width = 0;
1c005de4:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c005de6:	f0e6e8e3          	bltu	a3,a4,1c005cf6 <_prf+0xb4>
	while (isdigit(*p)) {
1c005dea:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c005dec:	4629                	li	a2,10
	while (isdigit(*p)) {
1c005dee:	8a62                	mv	s4,s8
1c005df0:	001a4d8b          	p.lbu	s11,1(s4!)
1c005df4:	fd0d8693          	addi	a3,s11,-48
1c005df8:	eed76fe3          	bltu	a4,a3,1c005cf6 <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c005dfc:	87ee                	mv	a5,s11
1c005dfe:	42cc87b3          	p.mac	a5,s9,a2
1c005e02:	8c52                	mv	s8,s4
1c005e04:	fd078c93          	addi	s9,a5,-48
1c005e08:	b7dd                	j	1c005dee <_prf+0x1ac>
1c005e0a:	42b407b3          	p.mac	a5,s0,a1
1c005e0e:	8a3a                	mv	s4,a4
1c005e10:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c005e14:	8752                	mv	a4,s4
1c005e16:	0017478b          	p.lbu	a5,1(a4!)
1c005e1a:	fd078613          	addi	a2,a5,-48
1c005e1e:	fec6f6e3          	bleu	a2,a3,1c005e0a <_prf+0x1c8>
1c005e22:	bdcd                	j	1c005d14 <_prf+0xd2>
	int i = 0;
1c005e24:	4401                	li	s0,0
	while (isdigit(*p)) {
1c005e26:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c005e28:	45a9                	li	a1,10
1c005e2a:	b7ed                	j	1c005e14 <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c005e2c:	06800693          	li	a3,104
1c005e30:	f0d49fe3          	bne	s1,a3,1c005d4e <_prf+0x10c>
1c005e34:	f09d9de3          	bne	s11,s1,1c005d4e <_prf+0x10c>
					c = *format++;
1c005e38:	002a0c13          	addi	s8,s4,2
1c005e3c:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c005e40:	04800493          	li	s1,72
1c005e44:	b729                	j	1c005d4e <_prf+0x10c>
1c005e46:	8c52                	mv	s8,s4
			i = 0;
1c005e48:	4481                	li	s1,0
1c005e4a:	b711                	j	1c005d4e <_prf+0x10c>
			switch (c) {
1c005e4c:	06300693          	li	a3,99
1c005e50:	12dd8a63          	beq	s11,a3,1c005f84 <_prf+0x342>
1c005e54:	09b6e163          	bltu	a3,s11,1c005ed6 <_prf+0x294>
1c005e58:	05800693          	li	a3,88
1c005e5c:	f0dd9fe3          	bne	s11,a3,1c005d7a <_prf+0x138>
				switch (i) {
1c005e60:	06c00693          	li	a3,108
1c005e64:	6cd48363          	beq	s1,a3,1c00652a <_prf+0x8e8>
1c005e68:	07a00693          	li	a3,122
1c005e6c:	6ad48f63          	beq	s1,a3,1c00652a <_prf+0x8e8>
1c005e70:	04c00693          	li	a3,76
1c005e74:	6ad49b63          	bne	s1,a3,1c00652a <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c005e78:	091d                	addi	s2,s2,7
1c005e7a:	c4093933          	p.bclr	s2,s2,2,0
1c005e7e:	00092583          	lw	a1,0(s2)
1c005e82:	00492603          	lw	a2,4(s2)
1c005e86:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c005e8a:	06f00713          	li	a4,111
1c005e8e:	00c4                	addi	s1,sp,68
1c005e90:	6aed9d63          	bne	s11,a4,1c00654a <_prf+0x908>
	if (alt_form) {
1c005e94:	6a0a8163          	beqz	s5,1c006536 <_prf+0x8f4>
		*buf++ = '0';
1c005e98:	03000793          	li	a5,48
1c005e9c:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c005ea0:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c005ea4:	04510513          	addi	a0,sp,69
		if (!value) {
1c005ea8:	68079863          	bnez	a5,1c006538 <_prf+0x8f6>
			*buf++ = 0;
1c005eac:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c005eb0:	4901                	li	s2,0
			return 1;
1c005eb2:	4d85                	li	s11,1
1c005eb4:	a069                	j	1c005f3e <_prf+0x2fc>
			switch (c) {
1c005eb6:	07000693          	li	a3,112
1c005eba:	62dd8f63          	beq	s11,a3,1c0064f8 <_prf+0x8b6>
1c005ebe:	09b6e663          	bltu	a3,s11,1c005f4a <_prf+0x308>
1c005ec2:	06e00693          	li	a3,110
1c005ec6:	5edd8463          	beq	s11,a3,1c0064ae <_prf+0x86c>
1c005eca:	f9b6ebe3          	bltu	a3,s11,1c005e60 <_prf+0x21e>
1c005ece:	06900693          	li	a3,105
1c005ed2:	eadd94e3          	bne	s11,a3,1c005d7a <_prf+0x138>
				switch (i) {
1c005ed6:	06c00793          	li	a5,108
1c005eda:	18f48563          	beq	s1,a5,1c006064 <_prf+0x422>
1c005ede:	07a00793          	li	a5,122
1c005ee2:	18f48163          	beq	s1,a5,1c006064 <_prf+0x422>
1c005ee6:	04c00793          	li	a5,76
1c005eea:	16f49d63          	bne	s1,a5,1c006064 <_prf+0x422>
					val = va_arg(vargs, long long);
1c005eee:	091d                	addi	s2,s2,7
1c005ef0:	c4093933          	p.bclr	s2,s2,2,0
1c005ef4:	00092583          	lw	a1,0(s2)
1c005ef8:	00492a83          	lw	s5,4(s2)
1c005efc:	00890a13          	addi	s4,s2,8
1c005f00:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c005f04:	160ad763          	bgez	s5,1c006072 <_prf+0x430>
		*buf++ = '-';
1c005f08:	02d00793          	li	a5,45
		value = -value;
1c005f0c:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c005f10:	04f10223          	sb	a5,68(sp)
		value = -value;
1c005f14:	41500633          	neg	a2,s5
1c005f18:	00b037b3          	snez	a5,a1
1c005f1c:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c005f1e:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c005f22:	854a                	mv	a0,s2
1c005f24:	46a9                	li	a3,10
1c005f26:	bf3ff0ef          	jal	ra,1c005b18 <_to_x>
				if (fplus || fspace || val < 0) {
1c005f2a:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c005f2c:	954a                	add	a0,a0,s2
1c005f2e:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c005f32:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c005f34:	e789                	bnez	a5,1c005f3e <_prf+0x2fc>
1c005f36:	4742                	lw	a4,16(sp)
1c005f38:	e319                	bnez	a4,1c005f3e <_prf+0x2fc>
1c005f3a:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c005f3e:	04045c63          	bgez	s0,1c005f96 <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c005f42:	4401                	li	s0,0
1c005f44:	4a81                	li	s5,0
1c005f46:	4681                	li	a3,0
1c005f48:	a401                	j	1c006148 <_prf+0x506>
			switch (c) {
1c005f4a:	07500693          	li	a3,117
1c005f4e:	f0dd89e3          	beq	s11,a3,1c005e60 <_prf+0x21e>
1c005f52:	07800693          	li	a3,120
1c005f56:	f0dd85e3          	beq	s11,a3,1c005e60 <_prf+0x21e>
1c005f5a:	07300713          	li	a4,115
1c005f5e:	e0ed9ee3          	bne	s11,a4,1c005d7a <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c005f62:	00490a13          	addi	s4,s2,4
1c005f66:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c005f6a:	00045663          	bgez	s0,1c005f76 <_prf+0x334>
					precision = INT_MAX;
1c005f6e:	80000737          	lui	a4,0x80000
1c005f72:	fff74413          	not	s0,a4
1c005f76:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c005f78:	4d81                	li	s11,0
1c005f7a:	5bb41263          	bne	s0,s11,1c00651e <_prf+0x8dc>
1c005f7e:	4901                	li	s2,0
1c005f80:	4401                	li	s0,0
1c005f82:	a819                	j	1c005f98 <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c005f84:	00092783          	lw	a5,0(s2)
1c005f88:	00490a13          	addi	s4,s2,4
				clen = 1;
1c005f8c:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c005f8e:	04f10223          	sb	a5,68(sp)
				break;
1c005f92:	4901                	li	s2,0
1c005f94:	4401                	li	s0,0
1c005f96:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c005f98:	41b40d33          	sub	s10,s0,s11
1c005f9c:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c005f9e:	4401                	li	s0,0
1c005fa0:	4a81                	li	s5,0
1c005fa2:	4681                	li	a3,0
1c005fa4:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c005fa8:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c005faa:	01bd0633          	add	a2,s10,s11
1c005fae:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c005fb2:	e701                	bnez	a4,1c005fba <_prf+0x378>
1c005fb4:	84e6                	mv	s1,s9
1c005fb6:	63904263          	bgtz	s9,1c0065da <_prf+0x998>
1c005fba:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c005fbe:	62979463          	bne	a5,s1,1c0065e6 <_prf+0x9a4>
1c005fc2:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c005fc4:	14fd                	addi	s1,s1,-1
1c005fc6:	63f4bc63          	p.bneimm	s1,-1,1c0065fe <_prf+0x9bc>
			clen -= prefix;
1c005fca:	412d84b3          	sub	s1,s11,s2
1c005fce:	8726                	mv	a4,s1
			if (zero.predot) {
1c005fd0:	c295                	beqz	a3,1c005ff4 <_prf+0x3b2>
				c = *cptr;
1c005fd2:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c005fd6:	8dbe                	mv	s11,a5
1c005fd8:	00978833          	add	a6,a5,s1
1c005fdc:	4625                	li	a2,9
1c005fde:	fd050593          	addi	a1,a0,-48
1c005fe2:	41b80733          	sub	a4,a6,s11
1c005fe6:	62b67863          	bleu	a1,a2,1c006616 <_prf+0x9d4>
1c005fea:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c005fec:	64061363          	bnez	a2,1c006632 <_prf+0x9f0>
				clen -= zero.predot;
1c005ff0:	8f15                	sub	a4,a4,a3
1c005ff2:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c005ff4:	020a8e63          	beqz	s5,1c006030 <_prf+0x3ee>
1c005ff8:	8dbe                	mv	s11,a5
1c005ffa:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c005ffe:	02e00613          	li	a2,46
					c = *cptr++;
1c006002:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c006006:	85de                	mv	a1,s7
1c006008:	c232                	sw	a2,4(sp)
1c00600a:	8536                	mv	a0,a3
1c00600c:	c036                	sw	a3,0(sp)
1c00600e:	c442                	sw	a6,8(sp)
1c006010:	9b02                	jalr	s6
1c006012:	4612                	lw	a2,4(sp)
1c006014:	4682                	lw	a3,0(sp)
1c006016:	4822                	lw	a6,8(sp)
1c006018:	c7f524e3          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
1c00601c:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c006020:	fec691e3          	bne	a3,a2,1c006002 <_prf+0x3c0>
1c006024:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c006026:	62d04563          	bgtz	a3,1c006650 <_prf+0xa0e>
				clen -= zero.postdot;
1c00602a:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c00602e:	87ee                	mv	a5,s11
			if (zero.trail) {
1c006030:	c415                	beqz	s0,1c00605c <_prf+0x41a>
				c = *cptr;
1c006032:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c006036:	8dbe                	mv	s11,a5
1c006038:	973e                	add	a4,a4,a5
1c00603a:	4625                	li	a2,9
1c00603c:	02e00693          	li	a3,46
1c006040:	fd050593          	addi	a1,a0,-48
1c006044:	41b70ab3          	sub	s5,a4,s11
1c006048:	62b67163          	bleu	a1,a2,1c00666a <_prf+0xa28>
1c00604c:	60d50f63          	beq	a0,a3,1c00666a <_prf+0xa28>
1c006050:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c006052:	62e04a63          	bgtz	a4,1c006686 <_prf+0xa44>
				clen -= zero.trail;
1c006056:	408a8733          	sub	a4,s5,s0
1c00605a:	87ee                	mv	a5,s11
1c00605c:	843e                	mv	s0,a5
1c00605e:	00e78ab3          	add	s5,a5,a4
1c006062:	a599                	j	1c0066a8 <_prf+0xa66>
					val = va_arg(vargs, int);
1c006064:	00092583          	lw	a1,0(s2)
1c006068:	00490a13          	addi	s4,s2,4
1c00606c:	41f5da93          	srai	s5,a1,0x1f
					break;
1c006070:	bd41                	j	1c005f00 <_prf+0x2be>
	} else if (fplus) {
1c006072:	47b2                	lw	a5,12(sp)
1c006074:	c799                	beqz	a5,1c006082 <_prf+0x440>
		*buf++ = '+';
1c006076:	02b00793          	li	a5,43
		*buf++ = ' ';
1c00607a:	04f10223          	sb	a5,68(sp)
1c00607e:	8656                	mv	a2,s5
1c006080:	bd79                	j	1c005f1e <_prf+0x2dc>
	} else if (fspace) {
1c006082:	4742                	lw	a4,16(sp)
1c006084:	c701                	beqz	a4,1c00608c <_prf+0x44a>
		*buf++ = ' ';
1c006086:	02000793          	li	a5,32
1c00608a:	bfc5                	j	1c00607a <_prf+0x438>
	} else if (fspace) {
1c00608c:	8656                	mv	a2,s5
1c00608e:	896e                	mv	s2,s11
1c006090:	bd49                	j	1c005f22 <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c006092:	091d                	addi	s2,s2,7
1c006094:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c006098:	00092583          	lw	a1,0(s2)
1c00609c:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c0060a0:	800007b7          	lui	a5,0x80000
1c0060a4:	0155d613          	srli	a2,a1,0x15
1c0060a8:	00b69713          	slli	a4,a3,0xb
1c0060ac:	8f51                	or	a4,a4,a2
1c0060ae:	fff7c793          	not	a5,a5
1c0060b2:	05ae                	slli	a1,a1,0xb
1c0060b4:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c0060b6:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c0060ba:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c0060bc:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c0060c0:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c0060c2:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c0060c6:	0806d863          	bgez	a3,1c006156 <_prf+0x514>
		*buf++ = '-';
1c0060ca:	02d00693          	li	a3,45
		*buf++ = ' ';
1c0060ce:	04d10223          	sb	a3,68(sp)
1c0060d2:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c0060d6:	7ff00693          	li	a3,2047
1c0060da:	0cd91363          	bne	s2,a3,1c0061a0 <_prf+0x55e>
		if (!fract) {
1c0060de:	8f4d                	or	a4,a4,a1
1c0060e0:	fbfd8793          	addi	a5,s11,-65
1c0060e4:	00348513          	addi	a0,s1,3
1c0060e8:	eb49                	bnez	a4,1c00617a <_prf+0x538>
			if (isupper(c)) {
1c0060ea:	4765                	li	a4,25
1c0060ec:	06f76f63          	bltu	a4,a5,1c00616a <_prf+0x528>
				*buf++ = 'I';
1c0060f0:	6795                	lui	a5,0x5
1c0060f2:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c0060f6:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c0060fa:	04600793          	li	a5,70
		return buf - start;
1c0060fe:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c006102:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c006106:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c00610a:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c00610e:	4401                	li	s0,0
1c006110:	4a81                	li	s5,0
1c006112:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c006114:	4732                	lw	a4,12(sp)
					prefix = 1;
1c006116:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c006118:	eb09                	bnez	a4,1c00612a <_prf+0x4e8>
1c00611a:	47c2                	lw	a5,16(sp)
1c00611c:	e799                	bnez	a5,1c00612a <_prf+0x4e8>
1c00611e:	04414903          	lbu	s2,68(sp)
1c006122:	fd390913          	addi	s2,s2,-45
1c006126:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c00612a:	1098                	addi	a4,sp,96
1c00612c:	012707b3          	add	a5,a4,s2
1c006130:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c006134:	015684b3          	add	s1,a3,s5
1c006138:	94a2                	add	s1,s1,s0
1c00613a:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c00613e:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c006140:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c006144:	46f66e63          	bltu	a2,a5,1c0065c0 <_prf+0x97e>
			} else if (fzero) {
1c006148:	47f2                	lw	a5,28(sp)
1c00614a:	46078b63          	beqz	a5,1c0065c0 <_prf+0x97e>
				zero_head = width - clen;
1c00614e:	41bc8d33          	sub	s10,s9,s11
1c006152:	00dc                	addi	a5,sp,68
1c006154:	bd81                	j	1c005fa4 <_prf+0x362>
	} else if (fplus) {
1c006156:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c006158:	02b00693          	li	a3,43
	} else if (fplus) {
1c00615c:	fbad                	bnez	a5,1c0060ce <_prf+0x48c>
	} else if (fspace) {
1c00615e:	47c2                	lw	a5,16(sp)
1c006160:	00c4                	addi	s1,sp,68
1c006162:	dbb5                	beqz	a5,1c0060d6 <_prf+0x494>
		*buf++ = ' ';
1c006164:	02000693          	li	a3,32
1c006168:	b79d                	j	1c0060ce <_prf+0x48c>
				*buf++ = 'i';
1c00616a:	679d                	lui	a5,0x7
1c00616c:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c006170:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c006174:	06600793          	li	a5,102
1c006178:	b759                	j	1c0060fe <_prf+0x4bc>
			if (isupper(c)) {
1c00617a:	4765                	li	a4,25
1c00617c:	00f76a63          	bltu	a4,a5,1c006190 <_prf+0x54e>
				*buf++ = 'N';
1c006180:	6791                	lui	a5,0x4
1c006182:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c006186:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c00618a:	04e00793          	li	a5,78
1c00618e:	bf85                	j	1c0060fe <_prf+0x4bc>
				*buf++ = 'n';
1c006190:	6799                	lui	a5,0x6
1c006192:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c006196:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c00619a:	06e00793          	li	a5,110
1c00619e:	b785                	j	1c0060fe <_prf+0x4bc>
	if (c == 'F') {
1c0061a0:	04600693          	li	a3,70
1c0061a4:	00dd9463          	bne	s11,a3,1c0061ac <_prf+0x56a>
		c = 'f';
1c0061a8:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c0061ac:	41f95613          	srai	a2,s2,0x1f
1c0061b0:	00b966b3          	or	a3,s2,a1
1c0061b4:	8e59                	or	a2,a2,a4
1c0061b6:	8ed1                	or	a3,a3,a2
1c0061b8:	1c068263          	beqz	a3,1c00637c <_prf+0x73a>
		if (exp == 0) {
1c0061bc:	10090d63          	beqz	s2,1c0062d6 <_prf+0x694>
		fract |= HIGHBIT64;
1c0061c0:	5752                	lw	a4,52(sp)
1c0061c2:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c0061c6:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c0061ca:	8f5d                	or	a4,a4,a5
1c0061cc:	da3a                	sw	a4,52(sp)
1c0061ce:	4d01                	li	s10,0
	while (exp <= -3) {
1c0061d0:	5779                	li	a4,-2
1c0061d2:	10e94f63          	blt	s2,a4,1c0062f0 <_prf+0x6ae>
	while (exp > 0) {
1c0061d6:	17204663          	bgtz	s2,1c006342 <_prf+0x700>
		_rlrshift(&fract);
1c0061da:	1808                	addi	a0,sp,48
		exp++;
1c0061dc:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c0061de:	9cdff0ef          	jal	ra,1c005baa <_rlrshift>
	while (exp < (0 + 4)) {
1c0061e2:	fe493ce3          	p.bneimm	s2,4,1c0061da <_prf+0x598>
	if (precision < 0) {
1c0061e6:	00045363          	bgez	s0,1c0061ec <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c0061ea:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c0061ec:	0dfdf713          	andi	a4,s11,223
1c0061f0:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c0061f4:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c0061f6:	02d71563          	bne	a4,a3,1c006220 <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c0061fa:	5775                	li	a4,-3
1c0061fc:	00ed4463          	blt	s10,a4,1c006204 <_prf+0x5c2>
1c006200:	19a45163          	ble	s10,s0,1c006382 <_prf+0x740>
			c += 'e' - 'g';
1c006204:	ffed8793          	addi	a5,s11,-2
1c006208:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c00620c:	4c040e63          	beqz	s0,1c0066e8 <_prf+0xaa6>
				precision--;
1c006210:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c006212:	4c0a9b63          	bnez	s5,1c0066e8 <_prf+0xaa6>
1c006216:	00802933          	sgtz	s2,s0
1c00621a:	0ff97913          	andi	s2,s2,255
1c00621e:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c006220:	06600713          	li	a4,102
1c006224:	4ced9363          	bne	s11,a4,1c0066ea <_prf+0xaa8>
		exp = precision + decexp;
1c006228:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c00622c:	06600d93          	li	s11,102
1c006230:	4a075f63          	bgez	a4,1c0066ee <_prf+0xaac>
	digit_count = 16;
1c006234:	4741                	li	a4,16
1c006236:	d63a                	sw	a4,44(sp)
			exp = 0;
1c006238:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c00623a:	4601                	li	a2,0
1c00623c:	080006b7          	lui	a3,0x8000
1c006240:	dc32                	sw	a2,56(sp)
1c006242:	de36                	sw	a3,60(sp)
	while (exp--) {
1c006244:	197d                	addi	s2,s2,-1
1c006246:	15f93563          	p.bneimm	s2,-1,1c006390 <_prf+0x74e>
	fract += ltemp;
1c00624a:	5742                	lw	a4,48(sp)
1c00624c:	56e2                	lw	a3,56(sp)
1c00624e:	5652                	lw	a2,52(sp)
1c006250:	55f2                	lw	a1,60(sp)
1c006252:	96ba                	add	a3,a3,a4
1c006254:	00e6b733          	sltu	a4,a3,a4
1c006258:	962e                	add	a2,a2,a1
1c00625a:	9732                	add	a4,a4,a2
1c00625c:	da3a                	sw	a4,52(sp)
1c00625e:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c006260:	f6073733          	p.bclr	a4,a4,27,0
1c006264:	cb01                	beqz	a4,1c006274 <_prf+0x632>
		_ldiv5(&fract);
1c006266:	1808                	addi	a0,sp,48
1c006268:	963ff0ef          	jal	ra,1c005bca <_ldiv5>
		_rlrshift(&fract);
1c00626c:	1808                	addi	a0,sp,48
1c00626e:	93dff0ef          	jal	ra,1c005baa <_rlrshift>
		decexp++;
1c006272:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c006274:	06600713          	li	a4,102
1c006278:	16ed9163          	bne	s11,a4,1c0063da <_prf+0x798>
		if (decexp > 0) {
1c00627c:	8926                	mv	s2,s1
1c00627e:	13a04963          	bgtz	s10,1c0063b0 <_prf+0x76e>
			*buf++ = '0';
1c006282:	03000713          	li	a4,48
1c006286:	00e48023          	sb	a4,0(s1)
1c00628a:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c00628e:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c006290:	120a8763          	beqz	s5,1c0063be <_prf+0x77c>
			*buf++ = '.';
1c006294:	02e00593          	li	a1,46
1c006298:	00b90023          	sb	a1,0(s2)
1c00629c:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c0062a0:	440d0263          	beqz	s10,1c0066e4 <_prf+0xaa2>
1c0062a4:	12805863          	blez	s0,1c0063d4 <_prf+0x792>
			zp->postdot = -decexp;
1c0062a8:	41a00ab3          	neg	s5,s10
1c0062ac:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c0062b0:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c0062b4:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c0062b6:	10805763          	blez	s0,1c0063c4 <_prf+0x782>
1c0062ba:	5732                	lw	a4,44(sp)
1c0062bc:	10e05463          	blez	a4,1c0063c4 <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c0062c0:	106c                	addi	a1,sp,44
1c0062c2:	1808                	addi	a0,sp,48
1c0062c4:	c036                	sw	a3,0(sp)
1c0062c6:	949ff0ef          	jal	ra,1c005c0e <_get_digit>
1c0062ca:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c0062ce:	147d                	addi	s0,s0,-1
1c0062d0:	4682                	lw	a3,0(sp)
1c0062d2:	b7d5                	j	1c0062b6 <_prf+0x674>
				exp--;
1c0062d4:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c0062d6:	01f5d693          	srli	a3,a1,0x1f
1c0062da:	0706                	slli	a4,a4,0x1
1c0062dc:	8f55                	or	a4,a4,a3
1c0062de:	0586                	slli	a1,a1,0x1
1c0062e0:	fe075ae3          	bgez	a4,1c0062d4 <_prf+0x692>
1c0062e4:	d82e                	sw	a1,48(sp)
1c0062e6:	da3a                	sw	a4,52(sp)
1c0062e8:	bde1                	j	1c0061c0 <_prf+0x57e>
			_rlrshift(&fract);
1c0062ea:	1808                	addi	a0,sp,48
1c0062ec:	8bfff0ef          	jal	ra,1c005baa <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c0062f0:	55d2                	lw	a1,52(sp)
1c0062f2:	33333737          	lui	a4,0x33333
1c0062f6:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x1732bab6>
1c0062fa:	5642                	lw	a2,48(sp)
1c0062fc:	0905                	addi	s2,s2,1
1c0062fe:	feb766e3          	bltu	a4,a1,1c0062ea <_prf+0x6a8>
		fract *= 5U;
1c006302:	4695                	li	a3,5
1c006304:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c006308:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c00630a:	02c68633          	mul	a2,a3,a2
1c00630e:	42b68733          	p.mac	a4,a3,a1
1c006312:	d832                	sw	a2,48(sp)
		decexp--;
1c006314:	4681                	li	a3,0
		fract *= 5U;
1c006316:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c006318:	800007b7          	lui	a5,0x80000
1c00631c:	fff7c793          	not	a5,a5
1c006320:	00e7f763          	bleu	a4,a5,1c00632e <_prf+0x6ec>
1c006324:	ea0686e3          	beqz	a3,1c0061d0 <_prf+0x58e>
1c006328:	d832                	sw	a2,48(sp)
1c00632a:	da3a                	sw	a4,52(sp)
1c00632c:	b555                	j	1c0061d0 <_prf+0x58e>
			fract <<= 1;
1c00632e:	01f65593          	srli	a1,a2,0x1f
1c006332:	00171693          	slli	a3,a4,0x1
1c006336:	00d5e733          	or	a4,a1,a3
1c00633a:	0606                	slli	a2,a2,0x1
			exp--;
1c00633c:	197d                	addi	s2,s2,-1
1c00633e:	4685                	li	a3,1
1c006340:	bfe1                	j	1c006318 <_prf+0x6d6>
		_ldiv5(&fract);
1c006342:	1808                	addi	a0,sp,48
1c006344:	887ff0ef          	jal	ra,1c005bca <_ldiv5>
1c006348:	5642                	lw	a2,48(sp)
1c00634a:	5752                	lw	a4,52(sp)
		exp--;
1c00634c:	197d                	addi	s2,s2,-1
		decexp++;
1c00634e:	0d05                	addi	s10,s10,1
1c006350:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c006352:	800007b7          	lui	a5,0x80000
1c006356:	fff7c793          	not	a5,a5
1c00635a:	00e7f763          	bleu	a4,a5,1c006368 <_prf+0x726>
1c00635e:	e6068ce3          	beqz	a3,1c0061d6 <_prf+0x594>
1c006362:	d832                	sw	a2,48(sp)
1c006364:	da3a                	sw	a4,52(sp)
1c006366:	bd85                	j	1c0061d6 <_prf+0x594>
			fract <<= 1;
1c006368:	01f65593          	srli	a1,a2,0x1f
1c00636c:	00171693          	slli	a3,a4,0x1
1c006370:	00d5e733          	or	a4,a1,a3
1c006374:	0606                	slli	a2,a2,0x1
			exp--;
1c006376:	197d                	addi	s2,s2,-1
1c006378:	4685                	li	a3,1
1c00637a:	bfe1                	j	1c006352 <_prf+0x710>
	if ((exp | fract) != 0) {
1c00637c:	4d01                	li	s10,0
1c00637e:	4901                	li	s2,0
1c006380:	bda9                	j	1c0061da <_prf+0x598>
			precision -= decexp;
1c006382:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c006386:	ea0a91e3          	bnez	s5,1c006228 <_prf+0x5e6>
			c = 'f';
1c00638a:	06600d93          	li	s11,102
1c00638e:	b561                	j	1c006216 <_prf+0x5d4>
		_ldiv5(&ltemp);
1c006390:	1828                	addi	a0,sp,56
1c006392:	839ff0ef          	jal	ra,1c005bca <_ldiv5>
		_rlrshift(&ltemp);
1c006396:	1828                	addi	a0,sp,56
1c006398:	813ff0ef          	jal	ra,1c005baa <_rlrshift>
1c00639c:	b565                	j	1c006244 <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c00639e:	106c                	addi	a1,sp,44
1c0063a0:	1808                	addi	a0,sp,48
1c0063a2:	86dff0ef          	jal	ra,1c005c0e <_get_digit>
1c0063a6:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c0063aa:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c0063ac:	000d0563          	beqz	s10,1c0063b6 <_prf+0x774>
1c0063b0:	5732                	lw	a4,44(sp)
1c0063b2:	fee046e3          	bgtz	a4,1c00639e <_prf+0x75c>
		if (falt || (precision > 0)) {
1c0063b6:	300a9f63          	bnez	s5,1c0066d4 <_prf+0xa92>
			zp->predot = decexp;
1c0063ba:	86ea                	mv	a3,s10
			decexp = 0;
1c0063bc:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c0063be:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c0063c0:	ec804ae3          	bgtz	s0,1c006294 <_prf+0x652>
	if (prune_zero) {
1c0063c4:	4752                	lw	a4,20(sp)
1c0063c6:	eb31                	bnez	a4,1c00641a <_prf+0x7d8>
	return buf - start;
1c0063c8:	00c8                	addi	a0,sp,68
	*buf = 0;
1c0063ca:	00090023          	sb	zero,0(s2)
	return buf - start;
1c0063ce:	40a90533          	sub	a0,s2,a0
1c0063d2:	b389                	j	1c006114 <_prf+0x4d2>
			*buf++ = '.';
1c0063d4:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c0063d6:	4a81                	li	s5,0
1c0063d8:	b7f5                	j	1c0063c4 <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c0063da:	106c                	addi	a1,sp,44
1c0063dc:	1808                	addi	a0,sp,48
1c0063de:	831ff0ef          	jal	ra,1c005c0e <_get_digit>
1c0063e2:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c0063e6:	03000713          	li	a4,48
1c0063ea:	00e50363          	beq	a0,a4,1c0063f0 <_prf+0x7ae>
			decexp--;
1c0063ee:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c0063f0:	000a9663          	bnez	s5,1c0063fc <_prf+0x7ba>
		if (*buf++ != '0') {
1c0063f4:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c0063f8:	00805d63          	blez	s0,1c006412 <_prf+0x7d0>
			*buf++ = '.';
1c0063fc:	02e00713          	li	a4,46
1c006400:	00248913          	addi	s2,s1,2
1c006404:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c006408:	00805563          	blez	s0,1c006412 <_prf+0x7d0>
1c00640c:	5732                	lw	a4,44(sp)
1c00640e:	08e04663          	bgtz	a4,1c00649a <_prf+0x858>
	if (prune_zero) {
1c006412:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c006414:	4a81                	li	s5,0
1c006416:	4681                	li	a3,0
	if (prune_zero) {
1c006418:	cf99                	beqz	a5,1c006436 <_prf+0x7f4>
		while (*--buf == '0')
1c00641a:	03000513          	li	a0,48
1c00641e:	fff90713          	addi	a4,s2,-1
1c006422:	00074583          	lbu	a1,0(a4)
1c006426:	08a58263          	beq	a1,a0,1c0064aa <_prf+0x868>
		if (*buf != '.') {
1c00642a:	02e00513          	li	a0,46
		zp->trail = 0;
1c00642e:	4401                	li	s0,0
		if (*buf != '.') {
1c006430:	00a59363          	bne	a1,a0,1c006436 <_prf+0x7f4>
		while (*--buf == '0')
1c006434:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c006436:	0dfdf713          	andi	a4,s11,223
1c00643a:	04500593          	li	a1,69
1c00643e:	f8b715e3          	bne	a4,a1,1c0063c8 <_prf+0x786>
		*buf++ = c;
1c006442:	85ca                	mv	a1,s2
1c006444:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c006448:	02b00793          	li	a5,43
		if (decexp < 0) {
1c00644c:	000d5663          	bgez	s10,1c006458 <_prf+0x816>
			decexp = -decexp;
1c006450:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c006454:	02d00793          	li	a5,45
			*buf++ = '+';
1c006458:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c00645c:	06300793          	li	a5,99
1c006460:	01a7de63          	ble	s10,a5,1c00647c <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c006464:	06400713          	li	a4,100
1c006468:	02ed47b3          	div	a5,s10,a4
1c00646c:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c006470:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c006474:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c006478:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c00647c:	47a9                	li	a5,10
1c00647e:	892e                	mv	s2,a1
1c006480:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c006484:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c006488:	03070713          	addi	a4,a4,48
1c00648c:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c006490:	03088893          	addi	a7,a7,48
1c006494:	011580a3          	sb	a7,1(a1)
1c006498:	bf05                	j	1c0063c8 <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c00649a:	106c                	addi	a1,sp,44
1c00649c:	1808                	addi	a0,sp,48
1c00649e:	f70ff0ef          	jal	ra,1c005c0e <_get_digit>
1c0064a2:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c0064a6:	147d                	addi	s0,s0,-1
1c0064a8:	b785                	j	1c006408 <_prf+0x7c6>
		while (*--buf == '0')
1c0064aa:	893a                	mv	s2,a4
1c0064ac:	bf8d                	j	1c00641e <_prf+0x7dc>
1c0064ae:	8a4a                	mv	s4,s2
				switch (i) {
1c0064b0:	04c00693          	li	a3,76
1c0064b4:	004a278b          	p.lw	a5,4(s4!)
1c0064b8:	02d48a63          	beq	s1,a3,1c0064ec <_prf+0x8aa>
1c0064bc:	0096c963          	blt	a3,s1,1c0064ce <_prf+0x88c>
1c0064c0:	04800693          	li	a3,72
1c0064c4:	02d48063          	beq	s1,a3,1c0064e4 <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c0064c8:	0137a023          	sw	s3,0(a5)
					break;
1c0064cc:	a801                	j	1c0064dc <_prf+0x89a>
				switch (i) {
1c0064ce:	06800693          	li	a3,104
1c0064d2:	fed49be3          	bne	s1,a3,1c0064c8 <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c0064d6:	874e                	mv	a4,s3
1c0064d8:	00e79023          	sh	a4,0(a5)
				continue;
1c0064dc:	8952                	mv	s2,s4
1c0064de:	8662                	mv	a2,s8
1c0064e0:	f86ff06f          	j	1c005c66 <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c0064e4:	874e                	mv	a4,s3
1c0064e6:	00e78023          	sb	a4,0(a5)
					break;
1c0064ea:	bfcd                	j	1c0064dc <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c0064ec:	41f9d713          	srai	a4,s3,0x1f
1c0064f0:	0137a023          	sw	s3,0(a5)
1c0064f4:	c3d8                	sw	a4,4(a5)
					break;
1c0064f6:	b7dd                	j	1c0064dc <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c0064f8:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c0064fc:	77e1                	lui	a5,0xffff8
1c0064fe:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c006502:	46c1                	li	a3,16
1c006504:	4601                	li	a2,0
1c006506:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c00650a:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c00650e:	e0aff0ef          	jal	ra,1c005b18 <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c006512:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c006516:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c00651a:	4909                	li	s2,2
				break;
1c00651c:	b40d                	j	1c005f3e <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c00651e:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c006522:	a4060ee3          	beqz	a2,1c005f7e <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c006526:	0d85                	addi	s11,s11,1
1c006528:	bc89                	j	1c005f7a <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c00652a:	00490a13          	addi	s4,s2,4
1c00652e:	00092583          	lw	a1,0(s2)
1c006532:	4601                	li	a2,0
					break;
1c006534:	ba99                	j	1c005e8a <_prf+0x248>
	if (alt_form) {
1c006536:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c006538:	46a1                	li	a3,8
1c00653a:	409504b3          	sub	s1,a0,s1
1c00653e:	ddaff0ef          	jal	ra,1c005b18 <_to_x>
1c006542:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c006546:	4901                	li	s2,0
1c006548:	badd                	j	1c005f3e <_prf+0x2fc>
				} else if (c == 'u') {
1c00654a:	07500713          	li	a4,117
1c00654e:	00ed9863          	bne	s11,a4,1c00655e <_prf+0x91c>
	return _to_x(buf, value, 10);
1c006552:	46a9                	li	a3,10
1c006554:	8526                	mv	a0,s1
1c006556:	dc2ff0ef          	jal	ra,1c005b18 <_to_x>
1c00655a:	8daa                	mv	s11,a0
1c00655c:	b7ed                	j	1c006546 <_prf+0x904>
	if (alt_form) {
1c00655e:	8d26                	mv	s10,s1
1c006560:	000a8963          	beqz	s5,1c006572 <_prf+0x930>
		*buf++ = '0';
1c006564:	7761                	lui	a4,0xffff8
1c006566:	83074713          	xori	a4,a4,-2000
1c00656a:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c00656e:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c006572:	46c1                	li	a3,16
1c006574:	856a                	mv	a0,s10
1c006576:	da2ff0ef          	jal	ra,1c005b18 <_to_x>
	if (prefix == 'X') {
1c00657a:	05800713          	li	a4,88
1c00657e:	02ed9263          	bne	s11,a4,1c0065a2 <_prf+0x960>
1c006582:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c006584:	45e5                	li	a1,25
1c006586:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c00658a:	f9f68613          	addi	a2,a3,-97
1c00658e:	0ff67613          	andi	a2,a2,255
1c006592:	00c5e563          	bltu	a1,a2,1c00659c <_prf+0x95a>
			*buf += 'A' - 'a';
1c006596:	1681                	addi	a3,a3,-32
1c006598:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c00659c:	fff7c703          	lbu	a4,-1(a5)
1c0065a0:	f37d                	bnez	a4,1c006586 <_prf+0x944>
	return len + (buf - buf0);
1c0065a2:	409d0733          	sub	a4,s10,s1
1c0065a6:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c0065aa:	001a9913          	slli	s2,s5,0x1
1c0065ae:	ba41                	j	1c005f3e <_prf+0x2fc>
				PUTC('%');
1c0065b0:	85de                	mv	a1,s7
1c0065b2:	02500513          	li	a0,37
1c0065b6:	ec4ff06f          	j	1c005c7a <_prf+0x38>
				count++;
1c0065ba:	0985                	addi	s3,s3,1
				continue;
1c0065bc:	8a4a                	mv	s4,s2
1c0065be:	bf39                	j	1c0064dc <_prf+0x89a>
1c0065c0:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c0065c2:	4d01                	li	s10,0
1c0065c4:	b2d5                	j	1c005fa8 <_prf+0x366>
					PUTC(' ');
1c0065c6:	85de                	mv	a1,s7
1c0065c8:	02000513          	li	a0,32
1c0065cc:	c036                	sw	a3,0(sp)
1c0065ce:	c43e                	sw	a5,8(sp)
1c0065d0:	9b02                	jalr	s6
1c0065d2:	4682                	lw	a3,0(sp)
1c0065d4:	47a2                	lw	a5,8(sp)
1c0065d6:	ebf52563          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
				while (width-- > 0) {
1c0065da:	14fd                	addi	s1,s1,-1
1c0065dc:	fff4b5e3          	p.bneimm	s1,-1,1c0065c6 <_prf+0x984>
				count += width;
1c0065e0:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c0065e2:	5cfd                	li	s9,-1
1c0065e4:	bad9                	j	1c005fba <_prf+0x378>
				PUTC(*cptr++);
1c0065e6:	0017c50b          	p.lbu	a0,1(a5!)
1c0065ea:	85de                	mv	a1,s7
1c0065ec:	c036                	sw	a3,0(sp)
1c0065ee:	c43e                	sw	a5,8(sp)
1c0065f0:	9b02                	jalr	s6
1c0065f2:	4682                	lw	a3,0(sp)
1c0065f4:	47a2                	lw	a5,8(sp)
1c0065f6:	9df534e3          	p.bneimm	a0,-1,1c005fbe <_prf+0x37c>
1c0065fa:	e86ff06f          	j	1c005c80 <_prf+0x3e>
				PUTC('0');
1c0065fe:	85de                	mv	a1,s7
1c006600:	03000513          	li	a0,48
1c006604:	c036                	sw	a3,0(sp)
1c006606:	c43e                	sw	a5,8(sp)
1c006608:	9b02                	jalr	s6
1c00660a:	4682                	lw	a3,0(sp)
1c00660c:	47a2                	lw	a5,8(sp)
1c00660e:	9bf53be3          	p.bneimm	a0,-1,1c005fc4 <_prf+0x382>
1c006612:	e6eff06f          	j	1c005c80 <_prf+0x3e>
					PUTC(c);
1c006616:	85de                	mv	a1,s7
1c006618:	c232                	sw	a2,4(sp)
1c00661a:	c036                	sw	a3,0(sp)
1c00661c:	c442                	sw	a6,8(sp)
1c00661e:	9b02                	jalr	s6
1c006620:	4612                	lw	a2,4(sp)
1c006622:	4682                	lw	a3,0(sp)
1c006624:	4822                	lw	a6,8(sp)
1c006626:	e5f52d63          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
					c = *++cptr;
1c00662a:	0d85                	addi	s11,s11,1
1c00662c:	000dc503          	lbu	a0,0(s11)
1c006630:	b27d                	j	1c005fde <_prf+0x39c>
					PUTC('0');
1c006632:	85de                	mv	a1,s7
1c006634:	03000513          	li	a0,48
1c006638:	c232                	sw	a2,4(sp)
1c00663a:	c036                	sw	a3,0(sp)
1c00663c:	c43a                	sw	a4,8(sp)
1c00663e:	9b02                	jalr	s6
1c006640:	4612                	lw	a2,4(sp)
1c006642:	4682                	lw	a3,0(sp)
1c006644:	4722                	lw	a4,8(sp)
1c006646:	167d                	addi	a2,a2,-1
1c006648:	9bf532e3          	p.bneimm	a0,-1,1c005fec <_prf+0x3aa>
1c00664c:	e34ff06f          	j	1c005c80 <_prf+0x3e>
					PUTC('0');
1c006650:	85de                	mv	a1,s7
1c006652:	03000513          	li	a0,48
1c006656:	c036                	sw	a3,0(sp)
1c006658:	c43a                	sw	a4,8(sp)
1c00665a:	9b02                	jalr	s6
1c00665c:	4682                	lw	a3,0(sp)
1c00665e:	4722                	lw	a4,8(sp)
1c006660:	16fd                	addi	a3,a3,-1
1c006662:	9df532e3          	p.bneimm	a0,-1,1c006026 <_prf+0x3e4>
1c006666:	e1aff06f          	j	1c005c80 <_prf+0x3e>
					PUTC(c);
1c00666a:	85de                	mv	a1,s7
1c00666c:	c232                	sw	a2,4(sp)
1c00666e:	c036                	sw	a3,0(sp)
1c006670:	c43a                	sw	a4,8(sp)
1c006672:	9b02                	jalr	s6
1c006674:	4612                	lw	a2,4(sp)
1c006676:	4682                	lw	a3,0(sp)
1c006678:	4722                	lw	a4,8(sp)
1c00667a:	e1f52363          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
					c = *++cptr;
1c00667e:	0d85                	addi	s11,s11,1
1c006680:	000dc503          	lbu	a0,0(s11)
1c006684:	ba75                	j	1c006040 <_prf+0x3fe>
					PUTC('0');
1c006686:	85de                	mv	a1,s7
1c006688:	03000513          	li	a0,48
1c00668c:	c43a                	sw	a4,8(sp)
1c00668e:	9b02                	jalr	s6
1c006690:	4722                	lw	a4,8(sp)
1c006692:	177d                	addi	a4,a4,-1
1c006694:	9bf53fe3          	p.bneimm	a0,-1,1c006052 <_prf+0x410>
1c006698:	de8ff06f          	j	1c005c80 <_prf+0x3e>
				PUTC(*cptr++);
1c00669c:	0014450b          	p.lbu	a0,1(s0!)
1c0066a0:	85de                	mv	a1,s7
1c0066a2:	9b02                	jalr	s6
1c0066a4:	ddf52e63          	p.beqimm	a0,-1,1c005c80 <_prf+0x3e>
1c0066a8:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c0066ac:	fef048e3          	bgtz	a5,1c00669c <_prf+0xa5a>
			count += prefix;
1c0066b0:	994e                	add	s2,s2,s3
			count += zero_head;
1c0066b2:	012d09b3          	add	s3,s10,s2
			count += clen;
1c0066b6:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c0066b8:	e39052e3          	blez	s9,1c0064dc <_prf+0x89a>
				count += width;
1c0066bc:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c0066be:	1cfd                	addi	s9,s9,-1
1c0066c0:	e1fcaee3          	p.beqimm	s9,-1,1c0064dc <_prf+0x89a>
					PUTC(' ');
1c0066c4:	85de                	mv	a1,s7
1c0066c6:	02000513          	li	a0,32
1c0066ca:	9b02                	jalr	s6
1c0066cc:	fff539e3          	p.bneimm	a0,-1,1c0066be <_prf+0xa7c>
1c0066d0:	db0ff06f          	j	1c005c80 <_prf+0x3e>
			*buf++ = '.';
1c0066d4:	02e00693          	li	a3,46
1c0066d8:	00d90023          	sb	a3,0(s2)
1c0066dc:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c0066e0:	86ea                	mv	a3,s10
			decexp = 0;
1c0066e2:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c0066e4:	4a81                	li	s5,0
1c0066e6:	b6f9                	j	1c0062b4 <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c0066e8:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c0066ea:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c0066ee:	46c1                	li	a3,16
1c0066f0:	d636                	sw	a3,44(sp)
1c0066f2:	04d74933          	p.min	s2,a4,a3
1c0066f6:	b691                	j	1c00623a <_prf+0x5f8>

1c0066f8 <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c0066f8:	300476f3          	csrrci	a3,mstatus,8
1c0066fc:	4785                	li	a5,1
1c0066fe:	08f50623          	sb	a5,140(a0)
1c006702:	08d54783          	lbu	a5,141(a0)
1c006706:	00201737          	lui	a4,0x201
1c00670a:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00670e:	04078793          	addi	a5,a5,64
1c006712:	07da                	slli	a5,a5,0x16
1c006714:	0007e723          	p.sw	zero,a4(a5)
1c006718:	30069073          	csrw	mstatus,a3
1c00671c:	8082                	ret

1c00671e <__rt_uart_setup.isra.5>:
1c00671e:	1c008737          	lui	a4,0x1c008
1c006722:	82872703          	lw	a4,-2008(a4) # 1c007828 <__rt_freq_domains>
1c006726:	00155793          	srli	a5,a0,0x1
1c00672a:	97ba                	add	a5,a5,a4
1c00672c:	02a7d7b3          	divu	a5,a5,a0
1c006730:	1a102737          	lui	a4,0x1a102
1c006734:	17fd                	addi	a5,a5,-1
1c006736:	07c2                	slli	a5,a5,0x10
1c006738:	3067e793          	ori	a5,a5,774
1c00673c:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c006740:	8082                	ret

1c006742 <__rt_uart_setfreq_after>:
1c006742:	1c0077b7          	lui	a5,0x1c007
1c006746:	7cc78793          	addi	a5,a5,1996 # 1c0077cc <__rt_uart>
1c00674a:	4398                	lw	a4,0(a5)
1c00674c:	cb11                	beqz	a4,1c006760 <__rt_uart_setfreq_after+0x1e>
1c00674e:	4788                	lw	a0,8(a5)
1c006750:	1141                	addi	sp,sp,-16
1c006752:	c606                	sw	ra,12(sp)
1c006754:	fcbff0ef          	jal	ra,1c00671e <__rt_uart_setup.isra.5>
1c006758:	40b2                	lw	ra,12(sp)
1c00675a:	4501                	li	a0,0
1c00675c:	0141                	addi	sp,sp,16
1c00675e:	8082                	ret
1c006760:	4501                	li	a0,0
1c006762:	8082                	ret

1c006764 <__rt_uart_wait_tx_done.isra.6>:
1c006764:	1a102737          	lui	a4,0x1a102
1c006768:	1141                	addi	sp,sp,-16
1c00676a:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021f8>
1c00676e:	002046b7          	lui	a3,0x204
1c006772:	431c                	lw	a5,0(a4)
1c006774:	8bc1                	andi	a5,a5,16
1c006776:	e38d                	bnez	a5,1c006798 <__rt_uart_wait_tx_done.isra.6+0x34>
1c006778:	1a102737          	lui	a4,0x1a102
1c00677c:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa102200>
1c006780:	431c                	lw	a5,0(a4)
1c006782:	fc17b7b3          	p.bclr	a5,a5,30,1
1c006786:	ffed                	bnez	a5,1c006780 <__rt_uart_wait_tx_done.isra.6+0x1c>
1c006788:	c602                	sw	zero,12(sp)
1c00678a:	7cf00713          	li	a4,1999
1c00678e:	47b2                	lw	a5,12(sp)
1c006790:	00f75763          	ble	a5,a4,1c00679e <__rt_uart_wait_tx_done.isra.6+0x3a>
1c006794:	0141                	addi	sp,sp,16
1c006796:	8082                	ret
1c006798:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c00679c:	bfd9                	j	1c006772 <__rt_uart_wait_tx_done.isra.6+0xe>
1c00679e:	47b2                	lw	a5,12(sp)
1c0067a0:	0785                	addi	a5,a5,1
1c0067a2:	c63e                	sw	a5,12(sp)
1c0067a4:	b7ed                	j	1c00678e <__rt_uart_wait_tx_done.isra.6+0x2a>

1c0067a6 <__rt_uart_setfreq_before>:
1c0067a6:	1c0077b7          	lui	a5,0x1c007
1c0067aa:	7cc7a783          	lw	a5,1996(a5) # 1c0077cc <__rt_uart>
1c0067ae:	c385                	beqz	a5,1c0067ce <__rt_uart_setfreq_before+0x28>
1c0067b0:	1141                	addi	sp,sp,-16
1c0067b2:	c606                	sw	ra,12(sp)
1c0067b4:	fb1ff0ef          	jal	ra,1c006764 <__rt_uart_wait_tx_done.isra.6>
1c0067b8:	40b2                	lw	ra,12(sp)
1c0067ba:	005007b7          	lui	a5,0x500
1c0067be:	1a102737          	lui	a4,0x1a102
1c0067c2:	0799                	addi	a5,a5,6
1c0067c4:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa102204>
1c0067c8:	4501                	li	a0,0
1c0067ca:	0141                	addi	sp,sp,16
1c0067cc:	8082                	ret
1c0067ce:	4501                	li	a0,0
1c0067d0:	8082                	ret

1c0067d2 <__rt_uart_cluster_req>:
1c0067d2:	1141                	addi	sp,sp,-16
1c0067d4:	c606                	sw	ra,12(sp)
1c0067d6:	c422                	sw	s0,8(sp)
1c0067d8:	30047473          	csrrci	s0,mstatus,8
1c0067dc:	1c0067b7          	lui	a5,0x1c006
1c0067e0:	6f878793          	addi	a5,a5,1784 # 1c0066f8 <__rt_uart_cluster_req_done>
1c0067e4:	c91c                	sw	a5,16(a0)
1c0067e6:	4785                	li	a5,1
1c0067e8:	d91c                	sw	a5,48(a0)
1c0067ea:	411c                	lw	a5,0(a0)
1c0067ec:	02052a23          	sw	zero,52(a0)
1c0067f0:	c948                	sw	a0,20(a0)
1c0067f2:	43cc                	lw	a1,4(a5)
1c0067f4:	4514                	lw	a3,8(a0)
1c0067f6:	4150                	lw	a2,4(a0)
1c0067f8:	0586                	slli	a1,a1,0x1
1c0067fa:	00c50793          	addi	a5,a0,12
1c0067fe:	4701                	li	a4,0
1c006800:	0585                	addi	a1,a1,1
1c006802:	4501                	li	a0,0
1c006804:	bb6fd0ef          	jal	ra,1c003bba <rt_periph_copy>
1c006808:	30041073          	csrw	mstatus,s0
1c00680c:	40b2                	lw	ra,12(sp)
1c00680e:	4422                	lw	s0,8(sp)
1c006810:	0141                	addi	sp,sp,16
1c006812:	8082                	ret

1c006814 <soc_eu_fcEventMask_setEvent>:
1c006814:	47fd                	li	a5,31
1c006816:	4721                	li	a4,8
1c006818:	00a7d463          	ble	a0,a5,1c006820 <soc_eu_fcEventMask_setEvent+0xc>
1c00681c:	1501                	addi	a0,a0,-32
1c00681e:	4711                	li	a4,4
1c006820:	1a1066b7          	lui	a3,0x1a106
1c006824:	20e6f603          	p.lw	a2,a4(a3)
1c006828:	4785                	li	a5,1
1c00682a:	00a79533          	sll	a0,a5,a0
1c00682e:	fff54513          	not	a0,a0
1c006832:	8d71                	and	a0,a0,a2
1c006834:	00a6e723          	p.sw	a0,a4(a3)
1c006838:	8082                	ret

1c00683a <rt_uart_conf_init>:
1c00683a:	000997b7          	lui	a5,0x99
1c00683e:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c006842:	c11c                	sw	a5,0(a0)
1c006844:	57fd                	li	a5,-1
1c006846:	c15c                	sw	a5,4(a0)
1c006848:	8082                	ret

1c00684a <__rt_uart_open>:
1c00684a:	1141                	addi	sp,sp,-16
1c00684c:	c606                	sw	ra,12(sp)
1c00684e:	c422                	sw	s0,8(sp)
1c006850:	c226                	sw	s1,4(sp)
1c006852:	c04a                	sw	s2,0(sp)
1c006854:	30047973          	csrrci	s2,mstatus,8
1c006858:	cd8d                	beqz	a1,1c006892 <__rt_uart_open+0x48>
1c00685a:	4198                	lw	a4,0(a1)
1c00685c:	1c0076b7          	lui	a3,0x1c007
1c006860:	ffc50793          	addi	a5,a0,-4
1c006864:	7cc68413          	addi	s0,a3,1996 # 1c0077cc <__rt_uart>
1c006868:	0792                	slli	a5,a5,0x4
1c00686a:	943e                	add	s0,s0,a5
1c00686c:	4010                	lw	a2,0(s0)
1c00686e:	7cc68693          	addi	a3,a3,1996
1c006872:	c60d                	beqz	a2,1c00689c <__rt_uart_open+0x52>
1c006874:	c589                	beqz	a1,1c00687e <__rt_uart_open+0x34>
1c006876:	418c                	lw	a1,0(a1)
1c006878:	4418                	lw	a4,8(s0)
1c00687a:	04e59d63          	bne	a1,a4,1c0068d4 <__rt_uart_open+0x8a>
1c00687e:	0605                	addi	a2,a2,1
1c006880:	00c6e7a3          	p.sw	a2,a5(a3)
1c006884:	8522                	mv	a0,s0
1c006886:	40b2                	lw	ra,12(sp)
1c006888:	4422                	lw	s0,8(sp)
1c00688a:	4492                	lw	s1,4(sp)
1c00688c:	4902                	lw	s2,0(sp)
1c00688e:	0141                	addi	sp,sp,16
1c006890:	8082                	ret
1c006892:	00099737          	lui	a4,0x99
1c006896:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c00689a:	b7c9                	j	1c00685c <__rt_uart_open+0x12>
1c00689c:	c418                	sw	a4,8(s0)
1c00689e:	4785                	li	a5,1
1c0068a0:	1a102737          	lui	a4,0x1a102
1c0068a4:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa102760>
1c0068a8:	c01c                	sw	a5,0(s0)
1c0068aa:	c048                	sw	a0,4(s0)
1c0068ac:	4314                	lw	a3,0(a4)
1c0068ae:	00a797b3          	sll	a5,a5,a0
1c0068b2:	00151493          	slli	s1,a0,0x1
1c0068b6:	8fd5                	or	a5,a5,a3
1c0068b8:	c31c                	sw	a5,0(a4)
1c0068ba:	8526                	mv	a0,s1
1c0068bc:	f59ff0ef          	jal	ra,1c006814 <soc_eu_fcEventMask_setEvent>
1c0068c0:	00148513          	addi	a0,s1,1
1c0068c4:	f51ff0ef          	jal	ra,1c006814 <soc_eu_fcEventMask_setEvent>
1c0068c8:	4408                	lw	a0,8(s0)
1c0068ca:	e55ff0ef          	jal	ra,1c00671e <__rt_uart_setup.isra.5>
1c0068ce:	30091073          	csrw	mstatus,s2
1c0068d2:	bf4d                	j	1c006884 <__rt_uart_open+0x3a>
1c0068d4:	4401                	li	s0,0
1c0068d6:	b77d                	j	1c006884 <__rt_uart_open+0x3a>

1c0068d8 <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c0068d8:	1141                	addi	sp,sp,-16
1c0068da:	c606                	sw	ra,12(sp)
1c0068dc:	c422                	sw	s0,8(sp)
1c0068de:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0068e0:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c0068e4:	411c                	lw	a5,0(a0)
1c0068e6:	17fd                	addi	a5,a5,-1
1c0068e8:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c0068ea:	e79d                	bnez	a5,1c006918 <rt_uart_close+0x40>
1c0068ec:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c0068ee:	e77ff0ef          	jal	ra,1c006764 <__rt_uart_wait_tx_done.isra.6>

  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, val);
}

static inline void plp_uart_disable(int channel) {
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c0068f2:	1a102737          	lui	a4,0x1a102
1c0068f6:	005007b7          	lui	a5,0x500
1c0068fa:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa102204>
1c0068fe:	0799                	addi	a5,a5,6
1c006900:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c006902:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c006904:	78070713          	addi	a4,a4,1920
1c006908:	4314                	lw	a3,0(a4)
1c00690a:	4785                	li	a5,1
1c00690c:	00c797b3          	sll	a5,a5,a2
1c006910:	fff7c793          	not	a5,a5
1c006914:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c006916:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c006918:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c00691c:	40b2                	lw	ra,12(sp)
1c00691e:	4422                	lw	s0,8(sp)
1c006920:	4492                	lw	s1,4(sp)
1c006922:	0141                	addi	sp,sp,16
1c006924:	8082                	ret

1c006926 <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c006926:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00692a:	8795                	srai	a5,a5,0x5
1c00692c:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c006930:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c006934:	1c0067b7          	lui	a5,0x1c006
1c006938:	7d278793          	addi	a5,a5,2002 # 1c0067d2 <__rt_uart_cluster_req>
1c00693c:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;
1c00693e:	4785                	li	a5,1
  req->uart = handle;
1c006940:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c006942:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c006944:	c690                	sw	a2,8(a3)
  req->done = 0;
1c006946:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c00694a:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c00694e:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;
1c006950:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c006952:	00c68513          	addi	a0,a3,12
1c006956:	c0bfd06f          	j	1c004560 <__rt_cluster_push_fc_event>

1c00695a <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00695a:	1c0065b7          	lui	a1,0x1c006
{
1c00695e:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c006960:	4601                	li	a2,0
1c006962:	7a658593          	addi	a1,a1,1958 # 1c0067a6 <__rt_uart_setfreq_before>
1c006966:	4511                	li	a0,4
{
1c006968:	c606                	sw	ra,12(sp)
1c00696a:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00696c:	887fc0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c006970:	1c0065b7          	lui	a1,0x1c006
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c006974:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c006976:	4601                	li	a2,0
1c006978:	74258593          	addi	a1,a1,1858 # 1c006742 <__rt_uart_setfreq_after>
1c00697c:	4515                	li	a0,5
1c00697e:	875fc0ef          	jal	ra,1c0031f2 <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c006982:	1c0077b7          	lui	a5,0x1c007
1c006986:	7c07a623          	sw	zero,1996(a5) # 1c0077cc <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00698a:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00698c:	c10d                	beqz	a0,1c0069ae <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00698e:	01402673          	csrr	a2,uhartid
1c006992:	1c007537          	lui	a0,0x1c007
  return (hart_id >> 5) & 0x3f;
1c006996:	40565593          	srai	a1,a2,0x5
1c00699a:	f265b5b3          	p.bclr	a1,a1,25,6
1c00699e:	f4563633          	p.bclr	a2,a2,26,5
1c0069a2:	1cc50513          	addi	a0,a0,460 # 1c0071cc <__himax_reg_init+0x2dc>
1c0069a6:	946ff0ef          	jal	ra,1c005aec <printf>
1c0069aa:	8a8ff0ef          	jal	ra,1c005a52 <abort>
}
1c0069ae:	40b2                	lw	ra,12(sp)
1c0069b0:	4422                	lw	s0,8(sp)
1c0069b2:	0141                	addi	sp,sp,16
1c0069b4:	8082                	ret
	...

1c0069b8 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c0069b8:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c0069bc:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c0069c0:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c0069c2:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0069c6:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c0069ca:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c0069ce:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c0069d2:	10059063          	bnez	a1,1c006ad2 <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c0069d6:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c0069da:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c0069de:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c0069e2:	e3ff9417          	auipc	s0,0xe3ff9
1c0069e6:	62240413          	addi	s0,s0,1570 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c0069ea:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c0069ee:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c0069f0:	00000a97          	auipc	s5,0x0
1c0069f4:	038a8a93          	addi	s5,s5,56 # 1c006a28 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c0069f8:	00001b97          	auipc	s7,0x1
1c0069fc:	e40b8b93          	addi	s7,s7,-448 # 1c007838 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c006a00:	02800393          	li	t2,40
    mul     t2, t2, a0
1c006a04:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c006a08:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c006a0a:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c006a0c:	1b201cb7          	lui	s9,0x1b201
1c006a10:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
    li      s8, 1
1c006a14:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c006a16:	00000d17          	auipc	s10,0x0
1c006a1a:	0fad0d13          	addi	s10,s10,250 # 1c006b10 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c006a1e:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c006a22:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c006a26:	a819                	j	1c006a3c <__rt_master_loop>

1c006a28 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c006a28:	000b0a63          	beqz	s6,1c006a3c <__rt_master_loop>

1c006a2c <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c006a2c:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c006a30:	08029a63          	bnez	t0,1c006ac4 <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c006a34:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c006a38:	018ca023          	sw	s8,0(s9)

1c006a3c <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c006a3c:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c006a40:	060e0b63          	beqz	t3,1c006ab6 <__rt_master_sleep>

1c006a44 <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c006a44:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c006a48:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c006a4c:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c006a50:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c006a54:	ffee98e3          	bne	t4,t5,1c006a44 <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c006a58:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c006a5c:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c006a60:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c006a64:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c006a68:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c006a6c:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c006a70:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c006a74:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c006a78:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c006a7c:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c006a7e:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c006a80:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c006a84:	00030a63          	beqz	t1,1c006a98 <__rt_no_stack_check>
    sub     t4, sp, t1
1c006a88:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c006a8c:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c006a90:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c006a94:	7d00d073          	csrwi	0x7d0,1

1c006a98 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c006a98:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c006a9c:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c006aa0:	21e9a623          	sw	t5,524(s3)

1c006aa4 <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c006aa4:	000f2863          	p.beqimm	t5,0,1c006ab4 <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c006aa8:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c006aac:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c006ab0:	0829a023          	sw	sp,128(s3)

1c006ab4 <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c006ab4:	8282                	jr	t0

1c006ab6 <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c006ab6:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c006aba:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c006abe:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c006ac2:	bfad                	j	1c006a3c <__rt_master_loop>

1c006ac4 <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c006ac4:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c006ac8:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c006acc:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c006ad0:	bfb1                	j	1c006a2c <__rt_push_event_to_fc_retry>

1c006ad2 <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c006ad2:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c006ad6:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c006ada:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c006ade:	00000a17          	auipc	s4,0x0
1c006ae2:	012a0a13          	addi	s4,s4,18 # 1c006af0 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c006ae6:	00000a97          	auipc	s5,0x0
1c006aea:	00ea8a93          	addi	s5,s5,14 # 1c006af4 <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c006aee:	a019                	j	1c006af4 <__rt_wait_for_dispatch>

1c006af0 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c006af0:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c006af4 <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c006af4:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c006af8:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c006afc:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c006b00:	00031563          	bnez	t1,1c006b0a <__rt_other_entry>

1c006b04 <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c006b04:	000a00b3          	add	ra,s4,zero
    jr      t0
1c006b08:	8282                	jr	t0

1c006b0a <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c006b0a:	000a80b3          	add	ra,s5,zero
    jr      t0
1c006b0e:	8282                	jr	t0

1c006b10 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c006b10:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c006b14:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c006b18:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c006b1c:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c006b20:	c909                	beqz	a0,1c006b32 <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c006b22:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c006b26:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c006b2a:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c006b2e:	7d00d073          	csrwi	0x7d0,1

1c006b32 <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c006b32:	8082                	ret

1c006b34 <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c006b34:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c006b38:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c006b3c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c006b40:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c006b44:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c006b48:	00204637          	lui	a2,0x204
1c006b4c:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c006b50:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c006b54:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c006b56:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c006b58:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c006b5c:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c006b5e:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c006b60:	c131                	beqz	a0,1c006ba4 <__rt_dma_2d_done>

1c006b62 <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c006b62:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c006b64:	00a5c363          	blt	a1,a0,1c006b6a <__rt_dma_2d_not_last>
    mv  a1, a0
1c006b68:	85aa                	mv	a1,a0

1c006b6a <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c006b6a:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c006b6c:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c006b6e:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c006b70:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c006b74:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c006b76:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c006b78:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c006b7a:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c006b7c:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c006b7e:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c006b80:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c006b82:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c006b84:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c006b86:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c006b88:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c006b8a:	cc08                	sw	a0,24(s0)

1c006b8c <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c006b8c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c006b90:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c006b94:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c006b98:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c006b9c:	fec12603          	lw	a2,-20(sp)

    mret
1c006ba0:	30200073          	mret

1c006ba4 <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c006ba4:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c006ba8:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c006baa:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c006bae:	00204437          	lui	s0,0x204
1c006bb2:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c006bb6:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c006bba:	d8e9                	beqz	s1,1c006b8c <__rt_dma_2d_exit>

    mv  x8, x9
1c006bbc:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c006bbe:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c006bc0:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c006bc2:	b745                	j	1c006b62 <__rt_dma_2d_redo>
