--
-- VHDL Test Bench idx_fpga_lib.bench_ao_sm.ao_sm_tester
--
-- Created:
--          by - nort.UNKNOWN (NORT-NBX200T)
--          at - 10:33:28 02/ 2/2011
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;


ENTITY bench_ao_sm IS
END bench_ao_sm;


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY idx_fpga_lib;


ARCHITECTURE rtl OF bench_ao_sm IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL Addr      : std_logic_vector(15 DOWNTO 0);
   SIGNAL DA_CLR_B  : std_logic;
   SIGNAL DA_CS_B   : std_logic_vector(1 DOWNTO 0);
   SIGNAL DA_LDAC_B : std_logic;
   SIGNAL DA_SCK    : std_logic;
   SIGNAL DA_SDI    : std_logic;
   SIGNAL F66M      : std_logic;
   SIGNAL WData     : std_logic_vector(15 DOWNTO 0);
   SIGNAL rst       : std_ulogic;
   SIGNAL WrEn      : std_ulogic;
   SIGNAL Done      : std_ulogic;


   -- Component declarations
   COMPONENT ao_sm
      PORT (
         Addr      : IN     std_logic_vector(15 DOWNTO 0);
         DA_CLR_B  : OUT    std_logic;
         DA_CS_B   : OUT    std_logic_vector(1 DOWNTO 0);
         DA_LDAC_B : OUT    std_logic;
         DA_SCK    : OUT    std_logic;
         DA_SDI    : OUT    std_logic;
         F66M      : IN     std_logic;
         WData     : IN     std_logic_vector(15 DOWNTO 0);
         rst       : IN     std_ulogic;
         WrEn      : IN     std_ulogic
      );
   END COMPONENT;

   -- embedded configurations
   -- pragma synthesis_off
   FOR DUT_ao_sm : ao_sm USE ENTITY idx_fpga_lib.ao_sm;
   -- pragma synthesis_on

BEGIN

     DUT_ao_sm : ao_sm
        PORT MAP (
           Addr      => Addr,
           DA_CLR_B  => DA_CLR_B,
           DA_CS_B   => DA_CS_B,
           DA_LDAC_B => DA_LDAC_B,
           DA_SCK    => DA_SCK,
           DA_SDI    => DA_SDI,
           F66M      => F66M,
           WData     => WData,
           rst       => rst,
           WrEn      => WrEn
        );

    -- Approximately 25 MHz
    clock : Process
    Begin
      F66M <= '0';
      -- pragma synthesis_off
      wait for 16 ns;
      while Done = '0' loop
        F66M <= '0';
        wait for 8 ns;
        F66M <= '1';
        wait for 8 ns;
      end loop;
      wait;
      -- pragma synthesis_on
    End Process;

    test_proc : Process Is
      Begin
        Done <= '0';
        rst <= '1';
        Addr <= X"0000";
        WData <= X"0000";
        WrEn <= '0';
        -- pragma synthesis_off
        wait until F66M'Event AND F66M = '1';
        wait until F66M'Event AND F66M = '1';
        rst <= '0';
        wait until F66M'Event AND F66M = '1';
        wait until F66M'Event AND F66M = '1';
        wait until F66M'Event AND F66M = '1';
        Addr <= X"0406";
        WData <= X"1234";
        WrEn <= '1';
        wait until F66M'Event AND F66M = '1';
        WrEn <= '0';
        wait for 10 ns;
        assert DA_CS_B = "10"
          report "Expected DA_CS_B as 10"
          severity error;
        wait until DA_CS_B = "11";
        wait until F66M'Event AND F66M = '1';
        wait until F66M'Event AND F66M = '1';
        Addr <= X"0414";
        WData <= X"55AA";
        WrEn <= '1';
        wait until F66M'Event AND F66M = '1';
        WrEn <= '0';
        wait for 10 ns;
        assert DA_CS_B = "01"
          report "Expected DA_CS_B as 01"
          severity error;
        wait until DA_CS_B = "11";
        wait until F66M'Event AND F66M = '1';
        wait until F66M'Event AND F66M = '1';
        Done <= '1';
        wait;
        -- pragma synthesis_on
      End Process;
   


END rtl;