[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathCont/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathCont/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<152> s<151> l<1:1> el<1:0>
n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
n<> u<3> t<Struct_union> p<22> c<2> s<4> l<1:9> el<1:15>
n<> u<4> t<Packed_keyword> p<22> s<21> l<1:16> el<1:22>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:24> el<1:29>
n<3> u<6> t<IntConst> p<7> l<1:31> el<1:32>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:31> el<1:32>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:31> el<1:32>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:31> el<1:32>
n<0> u<10> t<IntConst> p<11> l<1:33> el<1:34>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:33> el<1:34>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:33> el<1:34>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:33> el<1:34>
n<> u<14> t<Constant_range> p<15> c<9> l<1:31> el<1:34>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:30> el<1:35>
n<> u<16> t<Data_type> p<17> c<5> l<1:24> el<1:35>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<1:24> el<1:35>
n<a> u<18> t<StringConst> p<19> l<1:36> el<1:37>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<1:36> el<1:37>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<1:36> el<1:37>
n<> u<21> t<Struct_union_member> p<22> c<17> l<1:24> el<1:38>
n<> u<22> t<Data_type> p<24> c<3> s<23> l<1:9> el<1:39>
n<my_struct_packed_t> u<23> t<StringConst> p<24> l<1:40> el<1:58>
n<> u<24> t<Type_declaration> p<25> c<22> l<1:1> el<1:59>
n<> u<25> t<Data_declaration> p<26> c<24> l<1:1> el<1:59>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<1:1> el<1:59>
n<> u<27> t<Package_item> p<28> c<26> l<1:1> el<1:59>
n<> u<28> t<Description> p<151> c<27> s<150> l<1:1> el<1:59>
n<module> u<29> t<Module_keyword> p<71> s<30> l<3:1> el<3:7>
n<unsized_single_bit_1> u<30> t<StringConst> p<71> s<70> l<3:8> el<3:28>
n<> u<31> t<PortDir_Out> p<45> s<44> l<4:5> el<4:11>
n<> u<32> t<NetType_Wire> p<44> s<43> l<4:12> el<4:16>
n<3> u<33> t<IntConst> p<34> l<4:18> el<4:19>
n<> u<34> t<Primary_literal> p<35> c<33> l<4:18> el<4:19>
n<> u<35> t<Constant_primary> p<36> c<34> l<4:18> el<4:19>
n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<4:18> el<4:19>
n<0> u<37> t<IntConst> p<38> l<4:20> el<4:21>
n<> u<38> t<Primary_literal> p<39> c<37> l<4:20> el<4:21>
n<> u<39> t<Constant_primary> p<40> c<38> l<4:20> el<4:21>
n<> u<40> t<Constant_expression> p<41> c<39> l<4:20> el<4:21>
n<> u<41> t<Constant_range> p<42> c<36> l<4:18> el<4:21>
n<> u<42> t<Packed_dimension> p<43> c<41> l<4:17> el<4:22>
n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<4:17> el<4:22>
n<> u<44> t<Net_port_type> p<45> c<32> l<4:12> el<4:22>
n<> u<45> t<Net_port_header> p<47> c<31> s<46> l<4:5> el<4:22>
n<out1> u<46> t<StringConst> p<47> l<4:23> el<4:27>
n<> u<47> t<Ansi_port_declaration> p<70> c<45> s<54> l<4:5> el<4:27>
n<> u<48> t<PortDir_Out> p<52> s<51> l<5:5> el<5:11>
n<> u<49> t<NetType_Wire> p<51> s<50> l<5:12> el<5:16>
n<> u<50> t<Data_type_or_implicit> p<51> l<5:17> el<5:17>
n<> u<51> t<Net_port_type> p<52> c<49> l<5:12> el<5:16>
n<> u<52> t<Net_port_header> p<54> c<48> s<53> l<5:5> el<5:16>
n<out2> u<53> t<StringConst> p<54> l<5:17> el<5:21>
n<> u<54> t<Ansi_port_declaration> p<70> c<52> s<62> l<5:5> el<5:21>
n<> u<55> t<PortDir_Out> p<60> s<59> l<6:5> el<6:11>
n<my_struct_packed_t> u<56> t<StringConst> p<57> l<6:12> el<6:30>
n<> u<57> t<Data_type> p<58> c<56> l<6:12> el<6:30>
n<> u<58> t<Data_type_or_implicit> p<59> c<57> l<6:12> el<6:30>
n<> u<59> t<Net_port_type> p<60> c<58> l<6:12> el<6:30>
n<> u<60> t<Net_port_header> p<62> c<55> s<61> l<6:5> el<6:30>
n<out3> u<61> t<StringConst> p<62> l<6:31> el<6:35>
n<> u<62> t<Ansi_port_declaration> p<70> c<60> s<69> l<6:5> el<6:35>
n<> u<63> t<PortDir_Out> p<67> s<66> l<7:5> el<7:11>
n<> u<64> t<NetType_Wire> p<66> s<65> l<7:12> el<7:16>
n<> u<65> t<Data_type_or_implicit> p<66> l<7:17> el<7:17>
n<> u<66> t<Net_port_type> p<67> c<64> l<7:12> el<7:16>
n<> u<67> t<Net_port_header> p<69> c<63> s<68> l<7:5> el<7:16>
n<out4> u<68> t<StringConst> p<69> l<7:17> el<7:21>
n<> u<69> t<Ansi_port_declaration> p<70> c<67> l<7:5> el<7:21>
n<> u<70> t<List_of_port_declarations> p<71> c<47> l<3:29> el<8:2>
n<> u<71> t<Module_ansi_header> p<149> c<29> s<86> l<3:1> el<8:3>
n<out1> u<72> t<StringConst> p<73> l<11:10> el<11:14>
n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<11:10> el<11:14>
n<> u<74> t<Constant_bit_select> p<75> l<11:17> el<11:17>
n<> u<75> t<Constant_select> p<76> c<74> l<11:17> el<11:17>
n<> u<76> t<Net_lvalue> p<81> c<73> s<80> l<11:10> el<11:14>
n<> u<77> t<Number_Tick1> p<78> l<11:19> el<11:21>
n<> u<78> t<Primary_literal> p<79> c<77> l<11:19> el<11:21>
n<> u<79> t<Primary> p<80> c<78> l<11:19> el<11:21>
n<> u<80> t<Expression> p<81> c<79> l<11:19> el<11:21>
n<> u<81> t<Net_assignment> p<82> c<76> l<11:10> el<11:21>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<11:10> el<11:21>
n<> u<83> t<Continuous_assign> p<84> c<82> l<11:3> el<11:22>
n<> u<84> t<Module_common_item> p<85> c<83> l<11:3> el<11:22>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11:3> el<11:22>
n<> u<86> t<Non_port_module_item> p<149> c<85> s<108> l<11:3> el<11:22>
n<out2> u<87> t<StringConst> p<88> l<14:10> el<14:14>
n<> u<88> t<Ps_or_hierarchical_identifier> p<91> c<87> s<90> l<14:10> el<14:14>
n<> u<89> t<Constant_bit_select> p<90> l<14:17> el<14:17>
n<> u<90> t<Constant_select> p<91> c<89> l<14:17> el<14:17>
n<> u<91> t<Net_lvalue> p<103> c<88> s<102> l<14:10> el<14:14>
n<out1> u<92> t<StringConst> p<93> l<14:20> el<14:24>
n<> u<93> t<Primary_literal> p<94> c<92> l<14:20> el<14:24>
n<> u<94> t<Primary> p<95> c<93> l<14:20> el<14:24>
n<> u<95> t<Expression> p<101> c<94> s<100> l<14:20> el<14:24>
n<4'b1111> u<96> t<IntConst> p<97> l<14:28> el<14:35>
n<> u<97> t<Primary_literal> p<98> c<96> l<14:28> el<14:35>
n<> u<98> t<Primary> p<99> c<97> l<14:28> el<14:35>
n<> u<99> t<Expression> p<101> c<98> l<14:28> el<14:35>
n<> u<100> t<BinOp_Equiv> p<101> s<99> l<14:25> el<14:27>
n<> u<101> t<Expression> p<102> c<95> l<14:20> el<14:35>
n<> u<102> t<Expression> p<103> c<101> l<14:19> el<14:36>
n<> u<103> t<Net_assignment> p<104> c<91> l<14:10> el<14:36>
n<> u<104> t<List_of_net_assignments> p<105> c<103> l<14:10> el<14:36>
n<> u<105> t<Continuous_assign> p<106> c<104> l<14:3> el<14:37>
n<> u<106> t<Module_common_item> p<107> c<105> l<14:3> el<14:37>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<14:3> el<14:37>
n<> u<108> t<Non_port_module_item> p<149> c<107> s<124> l<14:3> el<14:37>
n<out3> u<109> t<StringConst> p<110> l<17:10> el<17:14>
n<> u<110> t<Ps_or_hierarchical_identifier> p<114> c<109> s<113> l<17:10> el<17:14>
n<a> u<111> t<StringConst> p<113> s<112> l<17:15> el<17:16>
n<> u<112> t<Constant_bit_select> p<113> l<17:17> el<17:17>
n<> u<113> t<Constant_select> p<114> c<111> l<17:14> el<17:16>
n<> u<114> t<Net_lvalue> p<119> c<110> s<118> l<17:10> el<17:16>
n<> u<115> t<Number_Tick1> p<116> l<17:19> el<17:21>
n<> u<116> t<Primary_literal> p<117> c<115> l<17:19> el<17:21>
n<> u<117> t<Primary> p<118> c<116> l<17:19> el<17:21>
n<> u<118> t<Expression> p<119> c<117> l<17:19> el<17:21>
n<> u<119> t<Net_assignment> p<120> c<114> l<17:10> el<17:21>
n<> u<120> t<List_of_net_assignments> p<121> c<119> l<17:10> el<17:21>
n<> u<121> t<Continuous_assign> p<122> c<120> l<17:3> el<17:22>
n<> u<122> t<Module_common_item> p<123> c<121> l<17:3> el<17:22>
n<> u<123> t<Module_or_generate_item> p<124> c<122> l<17:3> el<17:22>
n<> u<124> t<Non_port_module_item> p<149> c<123> s<146> l<17:3> el<17:22>
n<out4> u<125> t<StringConst> p<126> l<20:10> el<20:14>
n<> u<126> t<Ps_or_hierarchical_identifier> p<129> c<125> s<128> l<20:10> el<20:14>
n<> u<127> t<Constant_bit_select> p<128> l<20:17> el<20:17>
n<> u<128> t<Constant_select> p<129> c<127> l<20:17> el<20:17>
n<> u<129> t<Net_lvalue> p<141> c<126> s<140> l<20:10> el<20:14>
n<out3> u<130> t<StringConst> p<131> l<20:20> el<20:24>
n<> u<131> t<Primary_literal> p<132> c<130> l<20:20> el<20:24>
n<> u<132> t<Primary> p<133> c<131> l<20:20> el<20:24>
n<> u<133> t<Expression> p<139> c<132> s<138> l<20:20> el<20:24>
n<> u<134> t<Number_Tick1> p<135> l<20:28> el<20:30>
n<> u<135> t<Primary_literal> p<136> c<134> l<20:28> el<20:30>
n<> u<136> t<Primary> p<137> c<135> l<20:28> el<20:30>
n<> u<137> t<Expression> p<139> c<136> l<20:28> el<20:30>
n<> u<138> t<BinOp_Equiv> p<139> s<137> l<20:25> el<20:27>
n<> u<139> t<Expression> p<140> c<133> l<20:20> el<20:30>
n<> u<140> t<Expression> p<141> c<139> l<20:19> el<20:31>
n<> u<141> t<Net_assignment> p<142> c<129> l<20:10> el<20:31>
n<> u<142> t<List_of_net_assignments> p<143> c<141> l<20:10> el<20:31>
n<> u<143> t<Continuous_assign> p<144> c<142> l<20:3> el<20:32>
n<> u<144> t<Module_common_item> p<145> c<143> l<20:3> el<20:32>
n<> u<145> t<Module_or_generate_item> p<146> c<144> l<20:3> el<20:32>
n<> u<146> t<Non_port_module_item> p<149> c<145> s<148> l<20:3> el<20:32>
n<unsized_single_bit_1> u<147> t<StringConst> p<149> l<22:13> el<22:33>
n<> u<148> t<Endmodule> p<149> s<147> l<22:1> el<22:10>
n<> u<149> t<Module_declaration> p<150> c<71> l<3:1> el<22:33>
n<> u<150> t<Description> p<151> c<149> l<3:1> el<22:33>
n<> u<151> t<Source_text> p<152> c<28> l<1:1> el<22:33>
n<> u<152> t<Top_level_rule> c<1> l<1:1> el<22:33>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathCont/dut.sv:3:1: No timescale set for "unsized_single_bit_1".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathCont/dut.sv:3:1: Compile module "work@unsized_single_bit_1".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathCont/dut.sv:3:1: Top level module "work@unsized_single_bit_1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              19
cont_assign                                            8
design                                                 1
hier_path                                              2
logic_net                                              7
logic_typespec                                        10
module_inst                                            5
operation                                              4
port                                                   8
range                                                  5
ref_obj                                               22
ref_typespec                                          13
struct_net                                             1
struct_typespec                                        1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              21
cont_assign                                           12
design                                                 1
hier_path                                              3
logic_net                                              7
logic_typespec                                        10
module_inst                                            5
operation                                              6
port                                                  12
range                                                  5
ref_obj                                               33
ref_typespec                                          17
struct_net                                             1
struct_typespec                                        1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathCont/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathCont/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathCont/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@unsized_single_bit_1)
|vpiElaborated:1
|vpiName:work@unsized_single_bit_1
|uhdmallModules:
\_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiParent:
  \_design: (work@unsized_single_bit_1)
  |vpiFullName:work@unsized_single_bit_1
  |vpiDefName:work@unsized_single_bit_1
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out1
    |vpiFullName:work@unsized_single_bit_1.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out2
    |vpiFullName:work@unsized_single_bit_1.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out3
    |vpiFullName:work@unsized_single_bit_1.out3
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out4
    |vpiFullName:work@unsized_single_bit_1.out4
    |vpiNetType:1
  |vpiPort:
  \_port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out1.out1), line:4:23, endln:4:27
      |vpiParent:
      \_port: (out1), line:4:23, endln:4:27
      |vpiName:out1
      |vpiFullName:work@unsized_single_bit_1.out1.out1
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out1)
      |vpiParent:
      \_port: (out1), line:4:23, endln:4:27
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_logic_typespec: , line:4:12, endln:4:22
  |vpiPort:
  \_port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out2.out2), line:5:17, endln:5:21
      |vpiParent:
      \_port: (out2), line:5:17, endln:5:21
      |vpiName:out2
      |vpiFullName:work@unsized_single_bit_1.out2.out2
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out2)
      |vpiParent:
      \_port: (out2), line:5:17, endln:5:21
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:16
  |vpiPort:
  \_port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out3.out3), line:6:31, endln:6:35
      |vpiParent:
      \_port: (out3), line:6:31, endln:6:35
      |vpiName:out3
      |vpiFullName:work@unsized_single_bit_1.out3.out3
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out3)
      |vpiParent:
      \_port: (out3), line:6:31, endln:6:35
      |vpiFullName:work@unsized_single_bit_1.out3
      |vpiActual:
      \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:39
  |vpiPort:
  \_port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out4.out4), line:7:17, endln:7:21
      |vpiParent:
      \_port: (out4), line:7:17, endln:7:21
      |vpiName:out4
      |vpiFullName:work@unsized_single_bit_1.out4.out4
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out4)
      |vpiParent:
      \_port: (out4), line:7:17, endln:7:21
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_logic_typespec: , line:7:12, endln:7:16
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_constant: , line:11:19, endln:11:21
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@unsized_single_bit_1.out1), line:11:10, endln:11:14
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiName:out1
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:36
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_operation: , line:14:20, endln:14:35
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:36
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@unsized_single_bit_1.out1), line:14:20, endln:14:24
        |vpiParent:
        \_operation: , line:14:20, endln:14:35
        |vpiName:out1
        |vpiFullName:work@unsized_single_bit_1.out1
        |vpiActual:
        \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
      |vpiOperand:
      \_constant: , line:14:28, endln:14:35
        |vpiParent:
        \_operation: , line:14:20, endln:14:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@unsized_single_bit_1.out2), line:14:10, endln:14:14
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:36
      |vpiName:out2
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_cont_assign: , line:17:10, endln:17:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_constant: , line:17:19, endln:17:21
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (out3.a), line:17:10, endln:17:16
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:21
      |vpiName:out3.a
      |vpiActual:
      \_ref_obj: (out3), line:17:15, endln:17:16
        |vpiParent:
        \_hier_path: (out3.a), line:17:10, endln:17:16
        |vpiName:out3
      |vpiActual:
      \_ref_obj: (a), line:17:15, endln:17:16
        |vpiParent:
        \_hier_path: (out3.a), line:17:10, endln:17:16
        |vpiName:a
  |vpiContAssign:
  \_cont_assign: , line:20:10, endln:20:31
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_operation: , line:20:20, endln:20:30
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:31
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@unsized_single_bit_1.out3), line:20:20, endln:20:24
        |vpiParent:
        \_operation: , line:20:20, endln:20:30
        |vpiName:out3
        |vpiFullName:work@unsized_single_bit_1.out3
        |vpiActual:
        \_logic_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiOperand:
      \_constant: , line:20:28, endln:20:30
        |vpiParent:
        \_operation: , line:20:20, endln:20:30
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@unsized_single_bit_1.out4), line:20:10, endln:20:14
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:31
      |vpiName:out4
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
|vpiTypedef:
\_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:39
  |vpiParent:
  \_design: (work@unsized_single_bit_1)
  |vpiName:my_struct_packed_t
  |vpiInstance:
  \_design: (work@unsized_single_bit_1)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (a), line:1:36, endln:1:37
    |vpiParent:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:39
    |vpiName:a
    |vpiTypespec:
    \_ref_typespec: (my_struct_packed_t.a)
      |vpiParent:
      \_typespec_member: (a), line:1:36, endln:1:37
      |vpiFullName:my_struct_packed_t.a
      |vpiActual:
      \_logic_typespec: , line:1:24, endln:1:35
    |vpiRefFile:${SURELOG_DIR}/tests/HierPathCont/dut.sv
    |vpiRefLineNo:1
    |vpiRefColumnNo:24
    |vpiRefEndLineNo:1
    |vpiRefEndColumnNo:35
|uhdmtopModules:
\_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiName:work@unsized_single_bit_1
  |vpiDefName:work@unsized_single_bit_1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_ref_typespec: (work@unsized_single_bit_1.out1)
      |vpiParent:
      \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_logic_typespec: , line:4:12, endln:4:22
    |vpiName:out1
    |vpiFullName:work@unsized_single_bit_1.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_ref_typespec: (work@unsized_single_bit_1.out2)
      |vpiParent:
      \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:16
    |vpiName:out2
    |vpiFullName:work@unsized_single_bit_1.out2
    |vpiNetType:1
  |vpiNet:
  \_struct_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_ref_typespec: (work@unsized_single_bit_1.out3)
      |vpiParent:
      \_struct_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiFullName:work@unsized_single_bit_1.out3
      |vpiActual:
      \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:39
    |vpiName:out3
    |vpiFullName:work@unsized_single_bit_1.out3
  |vpiNet:
  \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiTypespec:
    \_ref_typespec: (work@unsized_single_bit_1.out4)
      |vpiParent:
      \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_logic_typespec: , line:7:12, endln:7:16
    |vpiName:out4
    |vpiFullName:work@unsized_single_bit_1.out4
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
      |vpiParent:
      \_port: (out1), line:4:23, endln:4:27
      |vpiName:out1
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out1)
      |vpiParent:
      \_port: (out1), line:4:23, endln:4:27
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_logic_typespec: , line:4:12, endln:4:22
    |vpiInstance:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiPort:
  \_port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
      |vpiParent:
      \_port: (out2), line:5:17, endln:5:21
      |vpiName:out2
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out2)
      |vpiParent:
      \_port: (out2), line:5:17, endln:5:21
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:16
    |vpiInstance:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiPort:
  \_port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiParent:
      \_port: (out3), line:6:31, endln:6:35
      |vpiName:out3
      |vpiFullName:work@unsized_single_bit_1.out3
      |vpiActual:
      \_struct_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out3)
      |vpiParent:
      \_port: (out3), line:6:31, endln:6:35
      |vpiFullName:work@unsized_single_bit_1.out3
      |vpiActual:
      \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:39
    |vpiInstance:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiPort:
  \_port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
      |vpiParent:
      \_port: (out4), line:7:17, endln:7:21
      |vpiName:out4
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
    |vpiTypedef:
    \_ref_typespec: (work@unsized_single_bit_1.out4)
      |vpiParent:
      \_port: (out4), line:7:17, endln:7:21
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_logic_typespec: , line:7:12, endln:7:16
    |vpiInstance:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_constant: , line:11:19, endln:11:21
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiDecompile:15
      |vpiSize:4
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@unsized_single_bit_1.out1), line:11:10, endln:11:14
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiName:out1
      |vpiFullName:work@unsized_single_bit_1.out1
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:36
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_operation: , line:14:20, endln:14:35
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:36
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@unsized_single_bit_1.out1), line:14:20, endln:14:24
        |vpiParent:
        \_operation: , line:14:20, endln:14:35
        |vpiName:out1
        |vpiFullName:work@unsized_single_bit_1.out1
        |vpiActual:
        \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
      |vpiOperand:
      \_constant: , line:14:28, endln:14:35
        |vpiParent:
        \_operation: , line:14:20, endln:14:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@unsized_single_bit_1.out2), line:14:10, endln:14:14
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:36
      |vpiName:out2
      |vpiFullName:work@unsized_single_bit_1.out2
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_cont_assign: , line:17:10, endln:17:21
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_constant: , line:17:19, endln:17:21
      |vpiDecompile:15
      |vpiSize:4
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (out3.a), line:17:10, endln:17:16
      |vpiParent:
      \_cont_assign: , line:17:10, endln:17:21
      |vpiName:out3.a
      |vpiActual:
      \_ref_obj: (out3), line:17:15, endln:17:16
        |vpiParent:
        \_hier_path: (out3.a), line:17:10, endln:17:16
        |vpiName:out3
        |vpiActual:
        \_struct_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiActual:
      \_ref_obj: (a), line:17:15, endln:17:16
        |vpiParent:
        \_hier_path: (out3.a), line:17:10, endln:17:16
        |vpiName:a
        |vpiActual:
        \_typespec_member: (a), line:1:36, endln:1:37
  |vpiContAssign:
  \_cont_assign: , line:20:10, endln:20:31
    |vpiParent:
    \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
    |vpiRhs:
    \_operation: , line:20:20, endln:20:30
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:31
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@unsized_single_bit_1.out3), line:20:20, endln:20:24
        |vpiParent:
        \_operation: , line:20:20, endln:20:30
        |vpiName:out3
        |vpiFullName:work@unsized_single_bit_1.out3
        |vpiActual:
        \_struct_net: (work@unsized_single_bit_1.out3), line:6:31, endln:6:35
      |vpiOperand:
      \_constant: , line:20:28, endln:20:30
        |vpiDecompile:15
        |vpiSize:4
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@unsized_single_bit_1.out4), line:20:10, endln:20:14
      |vpiParent:
      \_cont_assign: , line:20:10, endln:20:31
      |vpiName:out4
      |vpiFullName:work@unsized_single_bit_1.out4
      |vpiActual:
      \_logic_net: (work@unsized_single_bit_1.out4), line:7:17, endln:7:21
\_weaklyReferenced:
\_logic_typespec: , line:1:24, endln:1:35
  |vpiParent:
  \_typespec_member: (a), line:1:36, endln:1:37
  |vpiRange:
  \_range: , line:1:30, endln:1:35
    |vpiParent:
    \_logic_typespec: , line:1:24, endln:1:35
    |vpiLeftRange:
    \_constant: , line:1:31, endln:1:32
      |vpiParent:
      \_range: , line:1:30, endln:1:35
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1:33, endln:1:34
      |vpiParent:
      \_range: , line:1:30, endln:1:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:22
  |vpiRange:
  \_range: , line:4:17, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:19
      |vpiParent:
      \_range: , line:4:17, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:17, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:16
\_logic_typespec: , line:7:12, endln:7:16
\_logic_typespec: , line:4:12, endln:4:22
  |vpiRange:
  \_range: , line:4:17, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:19
      |vpiParent:
      \_range: , line:4:17, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:17, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:16
\_logic_typespec: , line:7:12, endln:7:16
\_logic_typespec: , line:4:12, endln:4:22
  |vpiRange:
  \_range: , line:4:17, endln:4:22
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:22
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:19
      |vpiParent:
      \_range: , line:4:17, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:20, endln:4:21
      |vpiParent:
      \_range: , line:4:17, endln:4:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:16
\_logic_typespec: , line:7:12, endln:7:16
\_cont_assign: , line:11:10, endln:11:21
  |vpiParent:
  \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiRhs:
  \_constant: , line:11:19, endln:11:21
  |vpiLhs:
  \_ref_obj: (work@unsized_single_bit_1.out1), line:11:10, endln:11:14
    |vpiParent:
    \_cont_assign: , line:11:10, endln:11:21
    |vpiName:out1
    |vpiFullName:work@unsized_single_bit_1.out1
    |vpiActual:
    \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
\_operation: , line:14:20, endln:14:35
  |vpiParent:
  \_cont_assign: , line:14:10, endln:14:36
  |vpiOpType:14
  |vpiOperand:
  \_ref_obj: (work@unsized_single_bit_1.out1), line:14:20, endln:14:24
    |vpiParent:
    \_operation: , line:14:20, endln:14:35
    |vpiName:out1
    |vpiFullName:work@unsized_single_bit_1.out1
    |vpiActual:
    \_logic_net: (work@unsized_single_bit_1.out1), line:4:23, endln:4:27
  |vpiOperand:
  \_constant: , line:14:28, endln:14:35
\_cont_assign: , line:14:10, endln:14:36
  |vpiParent:
  \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiRhs:
  \_operation: , line:14:20, endln:14:35
  |vpiLhs:
  \_ref_obj: (work@unsized_single_bit_1.out2), line:14:10, endln:14:14
    |vpiParent:
    \_cont_assign: , line:14:10, endln:14:36
    |vpiName:out2
    |vpiFullName:work@unsized_single_bit_1.out2
    |vpiActual:
    \_logic_net: (work@unsized_single_bit_1.out2), line:5:17, endln:5:21
\_cont_assign: , line:17:10, endln:17:21
  |vpiParent:
  \_module_inst: work@unsized_single_bit_1 (work@unsized_single_bit_1), file:${SURELOG_DIR}/tests/HierPathCont/dut.sv, line:3:1, endln:22:33
  |vpiRhs:
  \_constant: , line:17:19, endln:17:21
  |vpiLhs:
  \_hier_path: (out3.a), line:17:10, endln:17:16
    |vpiParent:
    \_cont_assign: , line:17:10, endln:17:21
    |vpiName:out3.a
    |vpiActual:
    \_ref_obj: (out3), line:17:15, endln:17:16
      |vpiParent:
      \_hier_path: (out3.a), line:17:10, endln:17:16
      |vpiName:out3
    |vpiActual:
    \_ref_obj: (a), line:17:15, endln:17:16
      |vpiParent:
      \_hier_path: (out3.a), line:17:10, endln:17:16
      |vpiName:a
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HierPathCont/dut.sv | ${SURELOG_DIR}/build/regression/HierPathCont/roundtrip/dut_000.sv | 11 | 22 |