Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep 11 12:33:52 2024
| Host         : crimson.eecg running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1118 |
|    Minimum number of control sets                        |  1118 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1335 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1118 |
| >= 0 to < 4        |   192 |
| >= 4 to < 6        |   236 |
| >= 6 to < 8        |   114 |
| >= 8 to < 10       |   222 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     7 |
| >= 16              |   329 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8812 |         3505 |
| No           | No                    | Yes                    |             170 |           94 |
| No           | Yes                   | No                     |            2231 |          951 |
| Yes          | No                    | No                     |           25876 |         7204 |
| Yes          | No                    | Yes                    |              99 |           56 |
| Yes          | Yes                   | No                     |           12537 |         3848 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                          |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/ERROR_i_2_n_0                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/state[2]_i_2__14_n_0                                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/state[2]_i_1__14_n_0                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/pre_rx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/pre_tx1/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/pre_tx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/channel3/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/channel1/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/RSTP                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_9[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_8[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_7[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/pre_rx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge1/valid_reg_0[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge2/symbol[1]_i_1__4_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/channel3/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/channel1/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/pre_rx1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/pre_tx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/pre_tx1/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge/symbol[1]_i_1__9_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/pre_rx1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge2/symbol[1]_i_1__10_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge1/valid_reg_0[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_5[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge1/symbol[1]_i_1__8_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge/symbol_in_valid                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_2[0]                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge1/valid_reg_0[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge1/symbol[1]_i_1__5_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge/symbol_in_valid                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge/symbol[1]_i_1__6_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/state[2]_i_2__10_n_0                                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/state[2]_i_1__10_n_0                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/state[2]_i_2__2_n_0                                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/state[2]_i_1__2_n_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge2/symbol[1]_i_1__7_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/channel3/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/channel1/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/channel1/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/channel3/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_13[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_4[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_3[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_2[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_18[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_17[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_16[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_15[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_6[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_12[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_14[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_11[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_10[0]                                                                                                                                                                                   | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/m_reg_1[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_rx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_rx1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge2/symbol[1]_i_1__16_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/START_REQ_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge1/symbol[1]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/pre_tx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/pre_tx1/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/pre_rx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/pre_rx1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge1/valid_reg_0[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge1/valid_reg_0[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge1/symbol[1]_i_1__14_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge/symbol[1]_i_1__15_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/state[2]_i_2__22_n_0                                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/state[2]_i_1__22_n_0                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/pre_tx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/pre_tx1/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/pre_rx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/count                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/pre_rx1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge/symbol_in_valid                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/channel1/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/channel3/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge2/symbol[1]_i_1__1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge/symbol_in_valid                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge1/valid_reg_0[0]                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge1/symbol[1]_i_1__11_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge/symbol[1]_i_1__3_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/state[2]_i_2__6_n_0                                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/state[2]_i_1__6_n_0                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge/symbol[1]_i_1__12_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge/symbol_in_valid                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/state[2]_i_2__18_n_0                                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/state[2]_i_1__18_n_0                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge1/symbol[1]_i_1__2_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge2/symbol[1]_i_1__13_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge/symbol_in_valid                                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge/symbol[1]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/channel3/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/channel1/rstn_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/pre_tx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/pre_tx1/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/pre_rx2/rstn_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/pre_rx1/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/state[2]_i_1__3_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/state[2]_i_1__5_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/FSM_onehot_state[2]_i_1__0_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/state[2]_i_1__4_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/state[2]_i_1__20_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/state[2]_i_1__15_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/state[2]_i_1__16_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/FSM_onehot_state[2]_i_1__3_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/state[2]_i_1_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/state[2]_i_1__17_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/state[2]_i_1__19_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/FSM_onehot_state[2]_i_1__4_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/state[2]_i_1__21_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/state[2]_i_1__7_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/FSM_onehot_state[2]_i_1__2_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/state[2]_i_1__12_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/state[2]_i_1__8_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/FSM_onehot_state[2]_i_1__1_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/state[2]_i_1__11_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/state[2]_i_1__0_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/state[2]_i_1__13_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/state[2]_i_1__9_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/state[2]_i_1__1_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/survivor_path_metrics[17]                                                                                                                                                                        | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/survivor_path_metrics[1][17]_i_1_n_0                                                                                                                                                 |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/survivor_path_metrics[17]                                                                                                                                                                        | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/survivor_path_metrics[1][17]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/survivor_path_metrics[17]                                                                                                                                                                        | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/survivor_path_metrics[1][17]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/survivor_path_metrics[17]                                                                                                                                                                        | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/survivor_path_metrics[1][17]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/survivor_path_metrics[17]                                                                                                                                                                        | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/survivor_path_metrics[1][17]_i_1_n_0                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/N_INTERLEAVE[3]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/survivor_path_metrics[17]                                                                                                                                                                        | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/survivor_path_metrics[1][17]_i_1_n_0                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/gd2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__10_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/second_write                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/prbs/en_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                             | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/least_llrs[4][4]_i_1__9_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/least_llrs[3][4]_i_1__9_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/least_llrs[2][4]_i_1__9_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/least_llrs[5][4]_i_1__9_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/least_llrs[0][4]_i_1__9_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/adder_in[1][4]_i_1_n_0                                                                                                                                                                       | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/least_llrs[1][4]_i_1__9_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/adder_in[1][4]_i_1__8_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/adder_in[1][4]_i_1__14_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/adder_in[4][4]_i_1__9_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/adder_in[2][4]_i_1__8_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/adder_in[3][4]_i_1__8_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/adder_in[4][4]_i_1__8_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/least_llrs[1][4]_i_1__8_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/least_llrs[2][4]_i_1__8_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/least_llrs[3][4]_i_1__8_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/least_llrs[4][4]_i_1__8_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/least_llrs[5][4]_i_1__8_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/least_llrs[0][4]_i_1__8_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/start_single_read_reg_n_0                                                                                                                                                              | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/start_single_write_reg_n_0                                                                                                                                                             | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/least_llrs[0][4]_i_1__0_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/cur_FEC_codeword[1]_i_1_n_0                                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/adder_in[1][4]_i_1__10_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/adder_in[4][4]_i_1__5_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/least_llrs[3][4]_i_1__11_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/least_llrs[4][4]_i_1__11_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/least_llrs[5][4]_i_1__11_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/least_llrs[0][4]_i_1__11_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/least_llrs[5][4]_i_1_n_0                                                                                                                                                                     | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/least_llrs[4][4]_i_1_n_0                                                                                                                                                                     | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/least_llrs[3][4]_i_1_n_0                                                                                                                                                                     | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/least_llrs[2][4]_i_1_n_0                                                                                                                                                                     | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/least_llrs[1][4]_i_1_n_0                                                                                                                                                                     | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/ge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/cur_FEC_codeword[1]_i_1__2_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/adder_in[4][4]_i_1_n_0                                                                                                                                                                       | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/adder_in[3][4]_i_1__9_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/adder_in[2][4]_i_1__10_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/adder_in[3][4]_i_1__10_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/adder_in[4][4]_i_1__10_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/least_llrs[1][4]_i_1__10_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/least_llrs[2][4]_i_1__10_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/least_llrs[3][4]_i_1__10_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/least_llrs[4][4]_i_1__10_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/least_llrs[5][4]_i_1__10_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/least_llrs[0][4]_i_1__10_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/adder_in[3][4]_i_1_n_0                                                                                                                                                                       | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/adder_in[2][4]_i_1_n_0                                                                                                                                                                       | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/adder_in[1][4]_i_1__9_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/adder_in[2][4]_i_1__9_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/least_llrs[4][4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/least_llrs[3][4]_i_1__7_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/least_llrs[4][4]_i_1__7_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/least_llrs[5][4]_i_1__7_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/least_llrs[0][4]_i_1__7_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/least_llrs[3][4]_i_1__1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/least_llrs[2][4]_i_1__1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/adder_in[1][4]_i_1__6_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/adder_in[2][4]_i_1__6_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/adder_in[3][4]_i_1__6_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/adder_in[4][4]_i_1__6_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/least_llrs[1][4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/least_llrs[2][4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/least_llrs[3][4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/least_llrs[2][4]_i_1__7_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/least_llrs[5][4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/least_llrs[0][4]_i_1__6_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/least_llrs[1][4]_i_1__1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/least_llrs[0][4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/adder_in[1][4]_i_1__5_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/adder_in[2][4]_i_1__5_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/least_llrs[5][4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/least_llrs[4][4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/least_llrs[3][4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/least_llrs[2][4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/least_llrs[1][4]_i_1__5_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/adder_in[3][4]_i_1__5_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/adder_in[1][4]_i_1__0_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/adder_in[3][4]_i_1__14_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/adder_in[4][4]_i_1__14_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/least_llrs[5][4]_i_1__0_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/least_llrs[4][4]_i_1__0_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/least_llrs[3][4]_i_1__0_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/least_llrs[2][4]_i_1__0_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/least_llrs[1][4]_i_1__0_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/adder_in[4][4]_i_1__0_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/adder_in[1][4]_i_1__1_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_0                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/adder_in[3][4]_i_1__0_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/adder_in[2][4]_i_1__1_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/adder_in[2][4]_i_1__0_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/adder_in[2][4]_i_1__14_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/least_llrs[0][4]_i_1__1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/least_llrs[5][4]_i_1__1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/ge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/adder_in[3][4]_i_1__1_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/adder_in[4][4]_i_1__1_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/least_llrs[4][4]_i_1__1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/adder_in[1][4]_i_1__7_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/adder_in[2][4]_i_1__7_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/adder_in[3][4]_i_1__7_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/adder_in[4][4]_i_1__7_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/least_llrs[1][4]_i_1__7_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/least_llrs[3][4]_i_1__15_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/least_llrs[5][4]_i_1__3_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/least_llrs[4][4]_i_1__3_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/least_llrs[3][4]_i_1__3_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/least_llrs[2][4]_i_1__3_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/least_llrs[1][4]_i_1__3_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/adder_in[1][4]_i_1__15_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/adder_in[2][4]_i_1__15_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/adder_in[3][4]_i_1__15_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/adder_in[4][4]_i_1__15_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/least_llrs[1][4]_i_1__15_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/least_llrs[2][4]_i_1__15_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/least_llrs[0][4]_i_1__16_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/adder_in[4][4]_i_1__3_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/adder_in[3][4]_i_1__3_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/adder_in[2][4]_i_1__3_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/adder_in[1][4]_i_1__3_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/least_llrs[4][4]_i_1__15_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/least_llrs[5][4]_i_1__15_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/least_llrs[0][4]_i_1__15_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/least_llrs[1][4]_i_1__14_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/least_llrs[2][4]_i_1__14_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/least_llrs[3][4]_i_1__14_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/least_llrs[4][4]_i_1__14_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/adder_in[4][4]_i_1__16_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/least_llrs[0][4]_i_1__2_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/least_llrs[5][4]_i_1__2_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/least_llrs[4][4]_i_1__2_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/least_llrs[3][4]_i_1__2_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/least_llrs[2][4]_i_1__2_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/least_llrs[1][4]_i_1__2_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/ge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/adder_in[1][4]_i_1__16_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/adder_in[2][4]_i_1__16_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/adder_in[3][4]_i_1__16_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/least_llrs[2][4]_i_1__11_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/least_llrs[1][4]_i_1__16_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/adder_in[4][4]_i_1__2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/adder_in[3][4]_i_1__2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/adder_in[2][4]_i_1__2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/adder_in[1][4]_i_1__2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/least_llrs[2][4]_i_1__16_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/least_llrs[3][4]_i_1__16_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/least_llrs[4][4]_i_1__16_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/ge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/least_llrs[0][4]_i_1__3_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/least_llrs[5][4]_i_1__16_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/least_llrs[2][4]_i_1__12_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/least_llrs[2][4]_i_1__13_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/least_llrs[3][4]_i_1__13_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/least_llrs[4][4]_i_1__13_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/least_llrs[5][4]_i_1__13_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/least_llrs[0][4]_i_1__13_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/least_llrs[0][4]_i_1_n_0                                                                                                                                                                     | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/adder_in[1][4]_i_1__12_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/adder_in[2][4]_i_1__12_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/adder_in[3][4]_i_1__12_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/adder_in[4][4]_i_1__12_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/least_llrs[1][4]_i_1__12_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/least_llrs[0][4]_i_1__4_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/least_llrs[3][4]_i_1__12_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/least_llrs[4][4]_i_1__12_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/least_llrs[5][4]_i_1__12_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/least_llrs[0][4]_i_1__12_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/adder_in[1][4]_i_1__11_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/adder_in[2][4]_i_1__11_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/adder_in[3][4]_i_1__11_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/cur_FEC_codeword[1]_i_1__0_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/adder_in[4][4]_i_1__11_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/least_llrs[1][4]_i_1__11_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/ge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/ge/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/least_llrs[5][4]_i_1__4_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/least_llrs[4][4]_i_1__4_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/least_llrs[3][4]_i_1__4_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/least_llrs[2][4]_i_1__4_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/least_llrs[1][4]_i_1__4_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/least_llrs[0][4]_i_1__14_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/least_llrs[5][4]_i_1__14_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/cur_FEC_codeword[1]_i_1__3_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/adder_in[1][4]_i_1__13_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/adder_in[4][4]_i_1__4_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/adder_in[3][4]_i_1__4_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/adder_in[2][4]_i_1__4_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/adder_in[1][4]_i_1__4_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/adder_in[2][4]_i_1__13_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/adder_in[3][4]_i_1__13_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/adder_in[4][4]_i_1__13_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___73_n_0                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/least_llrs[1][4]_i_1__13_n_0                                                                                                                                                                 | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |              6 |         1.50 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/prbs/en_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/cur_FEC_codeword[1]_i_1__1_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/gd2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/cur_FEC_codeword[1]_i_1__4_n_0                                                                                                                                                                    | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                             |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/prbs/en_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/prbs/en_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/gd2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/gd2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_errors[2][7]_i_1__0_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[2][7]_i_1__0_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_errors[1][7]_i_1__4_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[1][7]_i_1__4_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_errors[2][7]_i_1__4_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[2][7]_i_1__4_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_errors[3][7]_i_1__4_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[3][7]_i_1__4_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[0][7]_i_2__4_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[0][7]_i_1__4_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[3][7]_i_2__4_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[3][7]_i_1__4_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[1][7]_i_2__4_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[1][7]_i_1__4_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[2][7]_i_2__4_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[2][7]_i_1__4_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_errors[0][7]_i_1__0_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[0][7]_i_1__0_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_errors[1][7]_i_1__0_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[1][7]_i_1__0_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[2][7]_i_2__1_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[2][7]_i_1__1_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[1][7]_i_2__1_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[1][7]_i_1__1_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[3][7]_i_2__1_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[3][7]_i_1__1_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[0][7]_i_2__1_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[0][7]_i_1__1_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_errors[3][7]_i_1__1_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[3][7]_i_1__1_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_errors[2][7]_i_1__1_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[2][7]_i_1__1_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_errors[1][7]_i_1__1_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[1][7]_i_1__1_n_0                                                                                                                                                |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_errors[0][7]_i_1__1_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_bit_index[0][7]_i_1__1_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_errors[3][7]_i_1__0_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[3][7]_i_1__0_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/counter[7]_i_1__4_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/counter[7]_i_1__8_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[2][7]_i_2__3_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[2][7]_i_1__3_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[1][7]_i_2__3_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[1][7]_i_1__3_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[3][7]_i_2__3_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[3][7]_i_1__3_n_0                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[0][7]_i_2__3_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[0][7]_i_1__3_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_errors[3][7]_i_1__3_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[3][7]_i_1__3_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_errors[2][7]_i_1__3_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[2][7]_i_1__3_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_errors[1][7]_i_1__3_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[1][7]_i_1__3_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_errors[0][7]_i_1__3_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_bit_index[0][7]_i_1__3_n_0                                                                                                                                                |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/counter[7]_i_1__2_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/counter[7]_i_1__0_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/counter[7]_i_1__10_n_0                                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_errors[0][7]_i_1__4_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_bit_index[0][7]_i_1__4_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[2][7]_i_2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[2][7]_i_1_n_0                                                                                                                                                   |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[1][7]_i_2__0_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[1][7]_i_1__0_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[2][7]_i_2__0_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[2][7]_i_1__0_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_errors[3][7]_i_1_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[3][7]_i_1_n_0                                                                                                                                                   |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[0][7]_i_2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[0][7]_i_1_n_0                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[1][7]_i_2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[1][7]_i_1_n_0                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_errors[1][7]_i_1__2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[1][7]_i_1__2_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_errors[2][7]_i_1__2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[2][7]_i_1__2_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_errors[3][7]_i_1__2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[3][7]_i_1__2_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[3][7]_i_2_n_0                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[3][7]_i_1_n_0                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[0][7]_i_2__2_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[0][7]_i_1__2_n_0                                                                                                                                                |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_errors[0][7]_i_1__2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[0][7]_i_1__2_n_0                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[3][7]_i_2__2_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[3][7]_i_1__2_n_0                                                                                                                                                |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[1][7]_i_2__2_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[1][7]_i_1__2_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[2][7]_i_2__2_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_bit_index[2][7]_i_1__2_n_0                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_errors[0][7]_i_1_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[0][7]_i_1_n_0                                                                                                                                                   |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___673_n_0                                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_errors[1][7]_i_1_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[1][7]_i_1_n_0                                                                                                                                                   |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_errors[2][7]_i_1_n_0                                                                                                                                                                   | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_bit_index[2][7]_i_1_n_0                                                                                                                                                   |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[0][7]_i_2__0_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[0][7]_i_1__0_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[3][7]_i_2__0_n_0                                                                                                                                                                 | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_bit_index[3][7]_i_1__0_n_0                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/error_location                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/counter[7]_i_1__6_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/llr_sign_mux[1]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/counter0_i_1__1_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/data1_reg1__3_i_1__4_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/gd2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/llr_sign_mux[2]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/symbol_in_mux[0][1]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/counter[7]_i_1__1_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/data1_reg1__3_i_1__8_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/counter0_i_1__13_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/data1_reg1__3_i_1__13_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/counter0_i_1_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/data1_reg1__3_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/prbs/en_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/counter0_i_1__11_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/data1_reg1__3_i_1__12_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/counter0_i_1__10_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/data1_reg1__3_i_1__9_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/counter0_i_1__9_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/counter[7]_i_1__5_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/data1_reg1__3_i_1__10_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/symbol_in_mux[0][1]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/llr_sign_mux[2]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/llr_sign_mux[1]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/data1_reg1__3_i_1__11_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/counter0_i_1__8_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/counter0_i_1__4_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/llr_sign_mux[1]_i_1__3_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/llr_sign_mux[2]_i_1__3_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/symbol_in_mux[0][1]_i_1__3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/counter[7]_i_1__7_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/counter0_i_1__12_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/counter0_i_1__7_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/data1_reg1__3_i_1__7_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/p_1_in[4]                                                                                                                                                                              | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/gd2/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/llr_sign_mux[1]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/llr_sign_mux[2]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/symbol_in_mux[0][1]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/data1_reg1__3_i_1__5_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                6 |              8 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/counter0_i_1__5_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                               |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/data1_reg1__3_i_1__6_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/counter0_i_1__6_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/counter[7]_i_1__3_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/symbol_in_mux[0][1]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/llr_sign_mux[2]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/llr_sign_mux[1]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/symbol_in_mux[0][1]_i_1__4_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/data1_reg1__3_i_1__14_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/counter0_i_1__14_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/data1_reg1__3_i_1__2_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/counter0_i_1__2_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/llr_sign_mux[1]_i_1__4_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/llr_sign_mux[2]_i_1__4_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/prbs/en_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/counter[7]_i_1__9_n_0                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/counter0_i_1__15_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/data1_reg1__3_i_1__15_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/data1_reg1__3_i_1__3_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___7_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/counter0_i_1__3_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/data1_reg1__3_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/data1_reg1__3_i_1__16_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/counter0_i_1__16_n_0                                                                                                                                                                         | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/data1_reg1__3_i_1__1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/output_counter                                                                                                                                                                               | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/counter0_i_1__0_n_0                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/counter[7]_i_1_n_0                                                                                                                                                                                | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___6_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___16_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___15_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/current_tp_reliability[15]_i_1__8_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/current_tp_reliability[15]_i_1__15_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/current_tp_reliability[15]_i_1__9_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/current_tp_reliability[15]_i_1__12_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/current_tp_reliability[15]_i_1__5_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/current_tp_reliability[15]_i_1__0_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/current_tp_reliability[15]_i_1__16_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/current_tp_reliability[15]_i_1_n_0                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/current_tp_reliability[15]_i_1__1_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/current_tp_reliability[15]_i_1__14_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/current_tp_reliability[15]_i_1__4_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/r_noise/rng/rstn_0                                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/r_noise/rng/signal_out_reg[7]                                                                                                                                                        |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/current_tp_reliability[15]_i_1__7_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |              9 |         1.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/current_tp_reliability[15]_i_1__10_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/current_tp_reliability[15]_i_1__6_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/current_tp_reliability[15]_i_1__2_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/current_tp_reliability[15]_i_1__3_n_0                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/current_tp_reliability[15]_i_1__11_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/current_tp_reliability[15]_i_1__13_n_0                                                                                                                                                       | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/r_noise/rng/rstn_0                                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/r_noise/rng/signal_out_reg[7]                                                                                                                                                        |                7 |             10 |         1.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                9 |             10 |         1.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                     |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                6 |             10 |         1.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             10 |         1.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/rng/rstn_0                                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/rng/signal_out_reg[7]_0                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             10 |         1.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/r_noise/rng/rstn_0                                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/r_noise/rng/signal_out_reg[7]                                                                                                                                                        |                8 |             12 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                         |                8 |             12 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                  |               11 |             12 |         1.09 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               11 |             13 |         1.18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/sova/llr_full                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/sova/llr_full                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/sova/llr_full                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/sova/llr_full                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             14 |         1.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/sova/llr_full                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/sova/llr_full                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             15 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |               12 |             16 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/r_noise/rng/rstn_0                                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/r_noise/rng/signal_out_reg[7]                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |               11 |             18 |         1.64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/most_reliable_tp_wt[15]_i_1__5_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___71_n_0                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/most_reliable_tp_wt[15]_i_1__4_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/most_reliable_tp_wt[15]_i_1__8_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/most_reliable_tp_wt[15]_i_1__13_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/most_reliable_tp_wt[15]_i_1__0_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___71_n_0                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/most_reliable_tp_wt[15]_i_1__6_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/most_reliable_tp_wt[15]_i_1__7_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/most_reliable_tp_wt[15]_i_1__1_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/most_reliable_tp_wt[15]_i_1__2_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/most_reliable_tp_wt[15]_i_1__14_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/most_reliable_tp_wt[15]_i_1__16_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___71_n_0                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/most_reliable_tp_wt[15]_i_1__3_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___71_n_0                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/most_reliable_tp_wt[15]_i_1__15_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/most_reliable_tp_wt[15]_i_1_n_0                                                                                                                                                              | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/most_reliable_tp_wt[15]_i_1__10_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___71_n_0                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/most_reliable_tp_wt[15]_i_1__12_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___14_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/most_reliable_tp_wt[15]_i_1__11_n_0                                                                                                                                                          | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___71_n_0                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/most_reliable_tp_wt[15]_i_1__9_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___71_n_0                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1                                                                                                                                                                                   |               18 |             23 |         1.28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/r_noise/rng/rstn_0                                                                                                                                                                                    | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/r_noise/rng/signal_out_reg[7]                                                                                                                                                        |               12 |             25 |         2.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               19 |             26 |         1.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |               14 |             28 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             28 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_arvalid0                                                                                                                                                                           | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                |                4 |             30 |         7.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                         |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                           | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                |                4 |             30 |         7.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               14 |             31 |         2.21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[1][31]_i_2__4_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[1][31]_i_1__4_n_0                                                                                                                                            |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[0][31]_i_2__4_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[0][31]_i_1__4_n_0                                                                                                                                            |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/prbs/count                                                                                                                                                                                            | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[1][31]_i_2__2_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[1][31]_i_1__2_n_0                                                                                                                                            |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[2][31]_i_2__4_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[2][31]_i_1__4_n_0                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[2][31]_i_2__2_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[2][31]_i_1__2_n_0                                                                                                                                            |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[3][31]_i_2__1_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[3][31]_i_1__1_n_0                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[2][31]_i_2__1_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[2][31]_i_1__1_n_0                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[1][31]_i_2__1_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[1][31]_i_1__1_n_0                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[0][31]_i_2__1_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/bit_codeword_errors[0][31]_i_1__1_n_0                                                                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/expected_rdata[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[0][31]_i_2__2_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[0][31]_i_1__2_n_0                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data[0]_i_1_n_0                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_DLMB.wb_dlmb_valid_read_data[32]_i_1_n_0                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                  |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/prbs/count                                                                                                                                                                                            | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/PROBABILITY_OUT[63]_i_1_n_0                                                                                                                                                            | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/N_INTERLEAVE[3]_i_1_n_0                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/prbs/count                                                                                                                                                                                            | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/E[0]                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                  |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[3][31]_i_2__2_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/bit_codeword_errors[3][31]_i_1__2_n_0                                                                                                                                            |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/prbs/count                                                                                                                                                                                            | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data[32]_i_1_n_0                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               24 |             32 |         1.33 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                   |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[0][31]_i_2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[0][31]_i_1_n_0                                                                                                                                               |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_M00_AXI_inst/axi_wdata[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[0][31]_i_2__0_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[0][31]_i_1__0_n_0                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[0][31]_i_2__3_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[0][31]_i_1__3_n_0                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[1][31]_i_2__3_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[1][31]_i_1__3_n_0                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[2][31]_i_2__3_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[2][31]_i_1__3_n_0                                                                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[3][31]_i_2__3_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/bit_codeword_errors[3][31]_i_1__3_n_0                                                                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[2][31]_i_2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[2][31]_i_1_n_0                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[1][31]_i_2__0_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[1][31]_i_1__0_n_0                                                                                                                                            |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[2][31]_i_2__0_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[2][31]_i_1__0_n_0                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[1][31]_i_2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[1][31]_i_1_n_0                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/prbs/count                                                                                                                                                                                            | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/prbs/count                                                                                                                                                                                            | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[3][31]_i_2_n_0                                                                                                                                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/bit_codeword_errors[3][31]_i_1_n_0                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[3][31]_i_2__0_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/bit_codeword_errors[3][31]_i_1__0_n_0                                                                                                                                            |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[3][31]_i_2__4_n_0                                                                                                                                                             | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/bit_codeword_errors[3][31]_i_1__4_n_0                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             33 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |             34 |         1.36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               28 |             34 |         1.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             36 |         1.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               21 |             39 |         1.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               20 |             46 |         2.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[2].Gen_Instr_DFF/E[0]                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               20 |             49 |         2.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/prbs/en_0                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               22 |             55 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/gd2/E[0]                                                                                                                                                                                              | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               32 |             55 |         1.72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/prbs/en_0                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               32 |             56 |         1.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/gd2/E[0]                                                                                                                                                                                              | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               19 |             56 |         2.95 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/gd2/E[0]                                                                                                                                                                                              | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               34 |             57 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/prbs/en_0                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               30 |             57 |         1.90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/prbs/en_0                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               38 |             57 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/gd2/E[0]                                                                                                                                                                                              | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               30 |             57 |         1.90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/gd2/E[0]                                                                                                                                                                                              | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               34 |             57 |         1.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/prbs/en_0                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               25 |             57 |         2.28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/prbs/en_0                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               30 |             60 |         2.00 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en1_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             60 |         2.00 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en2_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |             60 |         1.62 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[2].core/encoder/xor_en2_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |             60 |         1.88 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en2_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             60 |         1.94 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en2_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             60 |         2.07 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/gd2/E[0]                                                                                                                                                                                              | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               32 |             60 |         1.88 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[5].core/encoder/xor_en1_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |             60 |         1.88 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[1].core/encoder/xor_en1_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             60 |         2.22 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en1_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               47 |             60 |         1.28 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[0].core/encoder/xor_en1_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |             60 |         1.71 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[3].core/encoder/xor_en2_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               45 |             60 |         1.33 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en2_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             60 |         2.00 |
|  design_1_i/parallel_ber_top_0/inst/genblk1[4].core/encoder/xor_en1_reg_n_0_BUFGCE |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             60 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |               36 |             61 |         1.69 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[2][31]_i_2__4_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[2][31]_i_1__4_n_0                                                                                                                                          |               20 |             63 |         3.15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[2][31]_i_2_n_0                                                                                                                                                              | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[2][31]_i_1_n_0                                                                                                                                             |               19 |             63 |         3.32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[3][31]_i_2__4_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[3][31]_i_1__4_n_0                                                                                                                                          |               18 |             63 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[1][31]_i_2_n_0                                                                                                                                                              | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[1][31]_i_1_n_0                                                                                                                                             |               17 |             63 |         3.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[0][31]_i_2_n_0                                                                                                                                                              | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[0][31]_i_1_n_0                                                                                                                                             |                8 |             63 |         7.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               39 |             63 |         1.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[0][31]_i_2__2_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[0][31]_i_1__2_n_0                                                                                                                                          |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[0][31]_i_2__3_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[0][31]_i_1__3_n_0                                                                                                                                          |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[1][31]_i_2__3_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[1][31]_i_1__3_n_0                                                                                                                                          |               19 |             63 |         3.32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[2][31]_i_2__3_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[2][31]_i_1__3_n_0                                                                                                                                          |               19 |             63 |         3.32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[3][31]_i_2__3_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/symbol_codeword_index[3][31]_i_1__3_n_0                                                                                                                                          |               22 |             63 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[0][31]_i_2__1_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[0][31]_i_1__1_n_0                                                                                                                                          |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[0][31]_i_2__0_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[0][31]_i_1__0_n_0                                                                                                                                          |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[1][31]_i_2__1_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[1][31]_i_1__1_n_0                                                                                                                                          |               26 |             63 |         2.42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[2][31]_i_2__1_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[2][31]_i_1__1_n_0                                                                                                                                          |               23 |             63 |         2.74 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[3][31]_i_2__1_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/symbol_codeword_index[3][31]_i_1__1_n_0                                                                                                                                          |               24 |             63 |         2.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[3][31]_i_2__0_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[3][31]_i_1__0_n_0                                                                                                                                          |               22 |             63 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[2][31]_i_2__0_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[2][31]_i_1__0_n_0                                                                                                                                          |               26 |             63 |         2.42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[1][31]_i_2__0_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/symbol_codeword_index[1][31]_i_1__0_n_0                                                                                                                                          |               21 |             63 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[3][31]_i_2_n_0                                                                                                                                                              | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/symbol_codeword_index[3][31]_i_1_n_0                                                                                                                                             |               17 |             63 |         3.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[1][31]_i_2__4_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[1][31]_i_1__4_n_0                                                                                                                                          |               17 |             63 |         3.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[3][31]_i_2__2_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[3][31]_i_1__2_n_0                                                                                                                                          |               20 |             63 |         3.15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[2][31]_i_2__2_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[2][31]_i_1__2_n_0                                                                                                                                          |               20 |             63 |         3.15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[1][31]_i_2__2_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/symbol_codeword_index[1][31]_i_1__2_n_0                                                                                                                                          |               24 |             63 |         2.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[0][31]_i_2__4_n_0                                                                                                                                                           | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/symbol_codeword_index[0][31]_i_1__4_n_0                                                                                                                                          |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/total_frames[0]_i_1__0_n_0                                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/total_frames[0]_i_1__1_n_0                                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/total_frames[0]_i_1__2_n_0                                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                            |               33 |             64 |         1.94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               27 |             64 |         2.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/total_frames[0]_i_1__4_n_0                                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[31][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[54][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[55][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               29 |             64 |         2.21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[37][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[56][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[36][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[35][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[34][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               34 |             64 |         1.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[33][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[32][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[38][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[57][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[58][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[30][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[59][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/total_frames[0]_i_1__3_n_0                                                                                                                                                                        | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[2][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[29][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[27][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[26][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[42][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[4][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[49][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[48][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[47][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[46][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[50][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[45][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[44][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[43][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[28][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[51][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[52][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[41][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                |               31 |             64 |         2.06 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[53][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[40][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[3][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[39][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/total_frames[0]_i_1_n_0                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[13][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[12][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |             64 |         2.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[11][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[14][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               30 |             64 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[15][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[16][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[17][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[5][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[18][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[9][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[19][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[8][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[1][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[10][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[20][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[7][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[6][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[21][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[22][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[61][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[23][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[0][1]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[24][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[25][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/r_noise/probability[60][1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                                               |                                                                                                                                                                                                                                         |                6 |             75 |        12.50 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               48 |             79 |         1.65 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             81 |         4.05 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               40 |             81 |         2.03 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               22 |             81 |         3.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             81 |         4.26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             81 |         4.26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/PROBABILITY_OUT[63]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               65 |             96 |         1.48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |            103 |         2.94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec1/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               59 |            120 |         2.03 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec0/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               43 |            120 |         2.79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec2/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               52 |            120 |         2.31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec1/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               42 |            120 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec0/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               53 |            120 |         2.26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec1/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               55 |            120 |         2.18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec1/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               41 |            120 |         2.93 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec2/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               38 |            120 |         3.16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec0/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               37 |            120 |         3.24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec0/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               52 |            120 |         2.31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/dec/dec2/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               46 |            120 |         2.61 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/dec/dec1/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               38 |            120 |         3.16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/dec/dec2/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               45 |            120 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec2/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               53 |            120 |         2.26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/dec/dec0/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               50 |            120 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/dec/dec1/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               54 |            120 |         2.22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec2/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               49 |            120 |         2.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/dec/dec0/i___72_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               51 |            120 |         2.35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/new_bit                                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/fec/total_bit_errors_post[0]_i_1__3_n_0                                                                                                                                                               | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/new_bit                                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/new_bit                                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/fec/total_bit_errors_post[0]_i_1__0_n_0                                                                                                                                                               | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/new_bit                                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/new_bit                                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/fec/total_bit_errors_post[0]_i_1__1_n_0                                                                                                                                                               | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/fec/total_bit_errors_post[0]_i_1_n_0                                                                                                                                                                  | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/total_bit_errors_post[0]_i_1__2_n_0                                                                                                                                                               | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/fec/total_bit_errors_post[0]_i_1__4_n_0                                                                                                                                                               | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/fec/new_bit                                                                                                                                                                                           | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               78 |            130 |         1.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |               61 |            148 |         2.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/pre_tx1/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               43 |            176 |         4.09 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/pre_tx2/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               53 |            176 |         3.32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx1/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               56 |            176 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/pre_tx2/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               32 |            176 |         5.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/pre_tx2/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               36 |            176 |         4.89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/pre_tx2/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               58 |            176 |         3.03 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/pre_tx1/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               49 |            176 |         3.59 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/pre_tx1/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               42 |            176 |         4.19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/pre_tx2/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               83 |            176 |         2.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/pre_tx1/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               41 |            176 |         4.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/pre_tx1/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               56 |            176 |         3.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/pre_tx2/E[0]                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |               55 |            176 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2                                                                                                                                                              |                                                                                                                                                                                                                                         |               16 |            256 |        16.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               71 |            280 |         3.94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/sim_controller_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               40 |            320 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                 |              131 |            354 |         2.70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                                             | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |              405 |           1056 |         2.61 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          | design_1_i/sim_controller_0/inst/rstn_blocks                                                                                                                                                                                            |              626 |           1410 |         2.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[0].core/na/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              821 |           2806 |         3.42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[1].core/na/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              698 |           2806 |         4.02 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[4].core/na/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              711 |           2806 |         3.95 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[2].core/na/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              774 |           2806 |         3.63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[5].core/na/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              767 |           2806 |         3.66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                | design_1_i/parallel_ber_top_0/inst/genblk1[3].core/na/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              846 |           2806 |         3.32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             3263 |           8266 |         2.53 |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


