{
  "module_name": "bcm63xx_enet.h",
  "hash_id": "c23cdaeb21d6fac8982e364812d6719aaacc96d0c45e18bb00f5aa76089e648f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bcm63xx_enet.h",
  "human_readable_source": " \n#ifndef BCM63XX_ENET_H_\n#define BCM63XX_ENET_H_\n\n#include <linux/types.h>\n#include <linux/mii.h>\n#include <linux/mutex.h>\n#include <linux/phy.h>\n#include <linux/platform_device.h>\n\n#include <bcm63xx_regs.h>\n#include <bcm63xx_io.h>\n#include <bcm63xx_iudma.h>\n\n \n#define BCMENET_DEF_RX_DESC\t64\n#define BCMENET_DEF_TX_DESC\t32\n\n \n#define BCMENET_DMA_MAXBURST\t16\n#define BCMENETSW_DMA_MAXBURST\t8\n\n \n#define BCMENET_TX_FIFO_TRESH\t32\n\n \n#define BCMENET_MAX_MTU\t\t2046\n\n \n#define ETH_MIB_TX_GD_OCTETS\t\t\t0\n#define ETH_MIB_TX_GD_PKTS\t\t\t1\n#define ETH_MIB_TX_ALL_OCTETS\t\t\t2\n#define ETH_MIB_TX_ALL_PKTS\t\t\t3\n#define ETH_MIB_TX_BRDCAST\t\t\t4\n#define ETH_MIB_TX_MULT\t\t\t\t5\n#define ETH_MIB_TX_64\t\t\t\t6\n#define ETH_MIB_TX_65_127\t\t\t7\n#define ETH_MIB_TX_128_255\t\t\t8\n#define ETH_MIB_TX_256_511\t\t\t9\n#define ETH_MIB_TX_512_1023\t\t\t10\n#define ETH_MIB_TX_1024_MAX\t\t\t11\n#define ETH_MIB_TX_JAB\t\t\t\t12\n#define ETH_MIB_TX_OVR\t\t\t\t13\n#define ETH_MIB_TX_FRAG\t\t\t\t14\n#define ETH_MIB_TX_UNDERRUN\t\t\t15\n#define ETH_MIB_TX_COL\t\t\t\t16\n#define ETH_MIB_TX_1_COL\t\t\t17\n#define ETH_MIB_TX_M_COL\t\t\t18\n#define ETH_MIB_TX_EX_COL\t\t\t19\n#define ETH_MIB_TX_LATE\t\t\t\t20\n#define ETH_MIB_TX_DEF\t\t\t\t21\n#define ETH_MIB_TX_CRS\t\t\t\t22\n#define ETH_MIB_TX_PAUSE\t\t\t23\n\n#define ETH_MIB_RX_GD_OCTETS\t\t\t32\n#define ETH_MIB_RX_GD_PKTS\t\t\t33\n#define ETH_MIB_RX_ALL_OCTETS\t\t\t34\n#define ETH_MIB_RX_ALL_PKTS\t\t\t35\n#define ETH_MIB_RX_BRDCAST\t\t\t36\n#define ETH_MIB_RX_MULT\t\t\t\t37\n#define ETH_MIB_RX_64\t\t\t\t38\n#define ETH_MIB_RX_65_127\t\t\t39\n#define ETH_MIB_RX_128_255\t\t\t40\n#define ETH_MIB_RX_256_511\t\t\t41\n#define ETH_MIB_RX_512_1023\t\t\t42\n#define ETH_MIB_RX_1024_MAX\t\t\t43\n#define ETH_MIB_RX_JAB\t\t\t\t44\n#define ETH_MIB_RX_OVR\t\t\t\t45\n#define ETH_MIB_RX_FRAG\t\t\t\t46\n#define ETH_MIB_RX_DROP\t\t\t\t47\n#define ETH_MIB_RX_CRC_ALIGN\t\t\t48\n#define ETH_MIB_RX_UND\t\t\t\t49\n#define ETH_MIB_RX_CRC\t\t\t\t50\n#define ETH_MIB_RX_ALIGN\t\t\t51\n#define ETH_MIB_RX_SYM\t\t\t\t52\n#define ETH_MIB_RX_PAUSE\t\t\t53\n#define ETH_MIB_RX_CNTRL\t\t\t54\n\n\n \n#define ETHSW_MIB_TX_ALL_OCT\t\t\t0\n#define ETHSW_MIB_TX_DROP_PKTS\t\t\t2\n#define ETHSW_MIB_TX_QOS_PKTS\t\t\t3\n#define ETHSW_MIB_TX_BRDCAST\t\t\t4\n#define ETHSW_MIB_TX_MULT\t\t\t5\n#define ETHSW_MIB_TX_UNI\t\t\t6\n#define ETHSW_MIB_TX_COL\t\t\t7\n#define ETHSW_MIB_TX_1_COL\t\t\t8\n#define ETHSW_MIB_TX_M_COL\t\t\t9\n#define ETHSW_MIB_TX_DEF\t\t\t10\n#define ETHSW_MIB_TX_LATE\t\t\t11\n#define ETHSW_MIB_TX_EX_COL\t\t\t12\n#define ETHSW_MIB_TX_PAUSE\t\t\t14\n#define ETHSW_MIB_TX_QOS_OCT\t\t\t15\n\n#define ETHSW_MIB_RX_ALL_OCT\t\t\t17\n#define ETHSW_MIB_RX_UND\t\t\t19\n#define ETHSW_MIB_RX_PAUSE\t\t\t20\n#define ETHSW_MIB_RX_64\t\t\t\t21\n#define ETHSW_MIB_RX_65_127\t\t\t22\n#define ETHSW_MIB_RX_128_255\t\t\t23\n#define ETHSW_MIB_RX_256_511\t\t\t24\n#define ETHSW_MIB_RX_512_1023\t\t\t25\n#define ETHSW_MIB_RX_1024_1522\t\t\t26\n#define ETHSW_MIB_RX_OVR\t\t\t27\n#define ETHSW_MIB_RX_JAB\t\t\t28\n#define ETHSW_MIB_RX_ALIGN\t\t\t29\n#define ETHSW_MIB_RX_CRC\t\t\t30\n#define ETHSW_MIB_RX_GD_OCT\t\t\t31\n#define ETHSW_MIB_RX_DROP\t\t\t33\n#define ETHSW_MIB_RX_UNI\t\t\t34\n#define ETHSW_MIB_RX_MULT\t\t\t35\n#define ETHSW_MIB_RX_BRDCAST\t\t\t36\n#define ETHSW_MIB_RX_SA_CHANGE\t\t\t37\n#define ETHSW_MIB_RX_FRAG\t\t\t38\n#define ETHSW_MIB_RX_OVR_DISC\t\t\t39\n#define ETHSW_MIB_RX_SYM\t\t\t40\n#define ETHSW_MIB_RX_QOS_PKTS\t\t\t41\n#define ETHSW_MIB_RX_QOS_OCT\t\t\t42\n#define ETHSW_MIB_RX_1523_2047\t\t\t44\n#define ETHSW_MIB_RX_2048_4095\t\t\t45\n#define ETHSW_MIB_RX_4096_8191\t\t\t46\n#define ETHSW_MIB_RX_8192_9728\t\t\t47\n\n\nstruct bcm_enet_mib_counters {\n\tu64 tx_gd_octets;\n\tu32 tx_gd_pkts;\n\tu32 tx_all_octets;\n\tu32 tx_all_pkts;\n\tu32 tx_unicast;\n\tu32 tx_brdcast;\n\tu32 tx_mult;\n\tu32 tx_64;\n\tu32 tx_65_127;\n\tu32 tx_128_255;\n\tu32 tx_256_511;\n\tu32 tx_512_1023;\n\tu32 tx_1024_max;\n\tu32 tx_1523_2047;\n\tu32 tx_2048_4095;\n\tu32 tx_4096_8191;\n\tu32 tx_8192_9728;\n\tu32 tx_jab;\n\tu32 tx_drop;\n\tu32 tx_ovr;\n\tu32 tx_frag;\n\tu32 tx_underrun;\n\tu32 tx_col;\n\tu32 tx_1_col;\n\tu32 tx_m_col;\n\tu32 tx_ex_col;\n\tu32 tx_late;\n\tu32 tx_def;\n\tu32 tx_crs;\n\tu32 tx_pause;\n\tu64 rx_gd_octets;\n\tu32 rx_gd_pkts;\n\tu32 rx_all_octets;\n\tu32 rx_all_pkts;\n\tu32 rx_brdcast;\n\tu32 rx_unicast;\n\tu32 rx_mult;\n\tu32 rx_64;\n\tu32 rx_65_127;\n\tu32 rx_128_255;\n\tu32 rx_256_511;\n\tu32 rx_512_1023;\n\tu32 rx_1024_max;\n\tu32 rx_jab;\n\tu32 rx_ovr;\n\tu32 rx_frag;\n\tu32 rx_drop;\n\tu32 rx_crc_align;\n\tu32 rx_und;\n\tu32 rx_crc;\n\tu32 rx_align;\n\tu32 rx_sym;\n\tu32 rx_pause;\n\tu32 rx_cntrl;\n};\n\n\nstruct bcm_enet_priv {\n\n\t \n\tvoid __iomem *base;\n\n\t \n\tint irq;\n\tint irq_rx;\n\tint irq_tx;\n\n\t \n\tdma_addr_t rx_desc_dma;\n\tdma_addr_t tx_desc_dma;\n\n\t \n\tunsigned int rx_desc_alloc_size;\n\tunsigned int tx_desc_alloc_size;\n\n\n\tstruct napi_struct napi;\n\n\t \n\tint rx_chan;\n\n\t \n\tint rx_ring_size;\n\n\t \n\tstruct bcm_enet_desc *rx_desc_cpu;\n\n\t \n\tint rx_desc_count;\n\n\t \n\tint rx_curr_desc;\n\n\t \n\tint rx_dirty_desc;\n\n\t \n\tunsigned int rx_buf_size;\n\n\t \n\tunsigned int rx_buf_offset;\n\n\t \n\tunsigned int rx_frag_size;\n\n\t \n\tvoid **rx_buf;\n\n\t \n\tstruct timer_list rx_timeout;\n\n\t \n\tspinlock_t rx_lock;\n\n\n\t \n\tint tx_chan;\n\n\t \n\tint tx_ring_size;\n\n\t \n\tint dma_maxburst;\n\n\t \n\tstruct bcm_enet_desc *tx_desc_cpu;\n\n\t \n\tint tx_desc_count;\n\n\t \n\tint tx_curr_desc;\n\n\t \n\tint tx_dirty_desc;\n\n\t \n\tstruct sk_buff **tx_skb;\n\n\t \n\tspinlock_t tx_lock;\n\n\n\t \n\tint use_external_mii;\n\n\t \n\tint has_phy;\n\tint phy_id;\n\n\t \n\tint has_phy_interrupt;\n\tint phy_interrupt;\n\n\t \n\tstruct mii_bus *mii_bus;\n\tint old_link;\n\tint old_duplex;\n\tint old_pause;\n\n\t \n\tint force_speed_100;\n\tint force_duplex_full;\n\n\t \n\tint pause_auto;\n\tint pause_rx;\n\tint pause_tx;\n\n\t \n\tstruct bcm_enet_mib_counters mib;\n\n\t \n\tstruct work_struct mib_update_task;\n\n\t \n\tstruct mutex mib_update_lock;\n\n\t \n\tstruct clk *mac_clk;\n\n\t \n\tstruct clk *phy_clk;\n\n\t \n\tstruct net_device *net_dev;\n\n\t \n\tstruct platform_device *pdev;\n\n\t \n\tunsigned int hw_mtu;\n\n\tbool enet_is_sw;\n\n\t \n\tint num_ports;\n\tstruct bcm63xx_enetsw_port used_ports[ENETSW_MAX_PORT];\n\tint sw_port_link[ENETSW_MAX_PORT];\n\n\t \n\tstruct timer_list swphy_poll;\n\tspinlock_t enetsw_mdio_lock;\n\n\t \n\tu32 dma_chan_en_mask;\n\n\t \n\tu32 dma_chan_int_mask;\n\n\t \n\tbool dma_has_sram;\n\n\t \n\tunsigned int dma_chan_width;\n\n\t \n\tunsigned int dma_desc_shift;\n};\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}