0x40000000 A PERIPHERAL TIM2
0x40000000 B  REGISTER CR1 (rw): control register 1
0x40000000 C   FIELD 00w01 CEN: Counter enable
0x40000000 C   FIELD 01w01 UDIS: Update disable
0x40000000 C   FIELD 02w01 URS: Update request source
0x40000000 C   FIELD 03w01 OPM: One-pulse mode
0x40000000 C   FIELD 04w01 DIR: Direction
0x40000000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000000 C   FIELD 08w02 CKD: Clock division
0x40000000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000004 B  REGISTER CR2 (rw): control register 2
0x40000004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000004 C   FIELD 04w03 MMS: Master mode selection
0x40000004 C   FIELD 07w01 TI1S: TI1 selection
0x40000008 B  REGISTER SMCR (rw): slave mode control register
0x40000008 C   FIELD 00w03 SMS: Slave mode selection
0x40000008 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000008 C   FIELD 04w03 TS: Trigger selection
0x40000008 C   FIELD 07w01 MSM: Master/Slave mode
0x40000008 C   FIELD 08w04 ETF: External trigger filter
0x40000008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000008 C   FIELD 14w01 ECE: External clock enable
0x40000008 C   FIELD 15w01 ETP: External trigger polarity
0x40000008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000008 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000000C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000000C C   FIELD 00w01 UIE: Update interrupt enable
0x4000000C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000000C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000000C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000000C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000000C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000000C C   FIELD 08w01 UDE: Update DMA request enable
0x4000000C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000000C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000000C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000000C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000000C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000010 B  REGISTER SR (rw): status register
0x40000010 C   FIELD 00w01 UIF: Update interrupt flag
0x40000010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000014 B  REGISTER EGR (wo): event generation register
0x40000014 C   FIELD 00w01 UG: Update generation
0x40000014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000014 C   FIELD 06w01 TG: Trigger generation
0x40000018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 08w02 CC2S: Capture/compare 2 selection
0x40000018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000001C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000001C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000001C C   FIELD 00w02 CC3S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000001C C   FIELD 00w02 CC3S: Capture/Compare 3 selection
0x4000001C C   FIELD 02w01 OC3FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000001C C   FIELD 02w02 IC3PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000001C C   FIELD 03w01 OC3PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000001C C   FIELD 04w03 OC3M (=TIM2.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000001C C   FIELD 04w04 IC3F (=TIM2.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000001C C   FIELD 07w01 OC3CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000001C C   FIELD 08w02 CC4S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000001C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000001C C   FIELD 10w01 OC4FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000001C C   FIELD 10w02 IC4PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000001C C   FIELD 11w01 OC4PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000001C C   FIELD 12w03 OC4M (=TIM2.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000001C C   FIELD 12w04 IC4F (=TIM2.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000001C C   FIELD 15w01 OC4CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000001C C   FIELD 16w01 OC3M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000001C C   FIELD 24w01 OC4M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000020 B  REGISTER CCER (rw): capture/compare enable register
0x40000020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000024 B  REGISTER CNT (rw): counter
0x40000024 C   FIELD 00w32 CNT: Counter value
0x40000028 B  REGISTER PSC (rw): prescaler
0x40000028 C   FIELD 00w16 PSC: Prescaler value
0x4000002C B  REGISTER ARR (rw): auto-reload register
0x4000002C C   FIELD 00w32 ARR: Auto-reload value
0x40000034 B  REGISTER CCR1 (rw): capture/compare register
0x40000034 C   FIELD 00w32 CCR: Capture/Compare value
0x40000038 B  REGISTER CCR2 (rw): capture/compare register
0x40000038 C   FIELD 00w32 CCR: Capture/Compare value
0x4000003C B  REGISTER CCR3 (rw): capture/compare register
0x4000003C C   FIELD 00w32 CCR: Capture/Compare value
0x40000040 B  REGISTER CCR4 (rw): capture/compare register
0x40000040 C   FIELD 00w32 CCR: Capture/Compare value
0x40000048 B  REGISTER DCR (rw): DMA control register
0x40000048 C   FIELD 00w05 DBA: DMA base address
0x40000048 C   FIELD 08w05 DBL: DMA burst length
0x4000004C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000004C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000050 B  REGISTER OR1 (rw): TIM option register
0x40000050 C   FIELD 00w01 IOCREF_CLR: IOCREF_CLR
0x40000060 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000060 C   FIELD 14w04 ETRSEL: External trigger source selection
0x40000068 B  REGISTER TISEL (rw): TIM alternate function option register 1
0x40000068 C   FIELD 00w04 TI1SEL: TI1SEL
0x40000068 C   FIELD 08w04 TI2SEL: TI2SEL
0x40000400 A PERIPHERAL TIM3
0x40000400 B  REGISTER CR1 (rw): control register 1
0x40000400 C   FIELD 00w01 CEN: Counter enable
0x40000400 C   FIELD 01w01 UDIS: Update disable
0x40000400 C   FIELD 02w01 URS: Update request source
0x40000400 C   FIELD 03w01 OPM: One-pulse mode
0x40000400 C   FIELD 04w01 DIR: Direction
0x40000400 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000400 C   FIELD 08w02 CKD: Clock division
0x40000400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000404 B  REGISTER CR2 (rw): control register 2
0x40000404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000404 C   FIELD 04w03 MMS: Master mode selection
0x40000404 C   FIELD 07w01 TI1S: TI1 selection
0x40000408 B  REGISTER SMCR (rw): slave mode control register
0x40000408 C   FIELD 00w03 SMS: Slave mode selection
0x40000408 C   FIELD 03w01 OCCS: OCREF clear selection
0x40000408 C   FIELD 04w03 TS: Trigger selection
0x40000408 C   FIELD 07w01 MSM: Master/Slave mode
0x40000408 C   FIELD 08w04 ETF: External trigger filter
0x40000408 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000408 C   FIELD 14w01 ECE: External clock enable
0x40000408 C   FIELD 15w01 ETP: External trigger polarity
0x40000408 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000408 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000040C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000040C C   FIELD 00w01 UIE: Update interrupt enable
0x4000040C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000040C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000040C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000040C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000040C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000040C C   FIELD 08w01 UDE: Update DMA request enable
0x4000040C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000040C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000040C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000040C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000040C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000410 B  REGISTER SR (rw): status register
0x40000410 C   FIELD 00w01 UIF: Update interrupt flag
0x40000410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000410 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000410 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000410 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000410 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000410 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000410 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000410 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000414 B  REGISTER EGR (wo): event generation register
0x40000414 C   FIELD 00w01 UG: Update generation
0x40000414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000414 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000414 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000414 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000414 C   FIELD 06w01 TG: Trigger generation
0x40000418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000418 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000418 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000418 C   FIELD 08w02 CC2S: Capture/compare 2 selection
0x40000418 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000418 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000418 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000418 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000418 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000418 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000418 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000041C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000041C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000041C C   FIELD 00w02 CC3S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000041C C   FIELD 00w02 CC3S: Capture/Compare 3 selection
0x4000041C C   FIELD 02w01 OC3FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000041C C   FIELD 02w02 IC3PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000041C C   FIELD 03w01 OC3PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000041C C   FIELD 04w03 OC3M (=TIM3.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000041C C   FIELD 04w04 IC3F (=TIM3.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000041C C   FIELD 07w01 OC3CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000041C C   FIELD 08w02 CC4S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000041C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000041C C   FIELD 10w01 OC4FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000041C C   FIELD 10w02 IC4PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000041C C   FIELD 11w01 OC4PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000041C C   FIELD 12w03 OC4M (=TIM3.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000041C C   FIELD 12w04 IC4F (=TIM3.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000041C C   FIELD 15w01 OC4CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000041C C   FIELD 16w01 OC3M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000041C C   FIELD 24w01 OC4M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000420 B  REGISTER CCER (rw): capture/compare enable register
0x40000420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000420 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000420 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000420 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000420 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000420 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000420 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000420 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000420 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000420 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000424 B  REGISTER CNT (rw): counter
0x40000424 C   FIELD 00w16 CNT: Counter value
0x40000428 B  REGISTER PSC (rw): prescaler
0x40000428 C   FIELD 00w16 PSC: Prescaler value
0x4000042C B  REGISTER ARR (rw): auto-reload register
0x4000042C C   FIELD 00w16 ARR: Auto-reload value
0x40000434 B  REGISTER CCR1 (rw): capture/compare register
0x40000434 C   FIELD 00w16 CCR: Capture/Compare value
0x40000438 B  REGISTER CCR2 (rw): capture/compare register
0x40000438 C   FIELD 00w16 CCR: Capture/Compare value
0x4000043C B  REGISTER CCR3 (rw): capture/compare register
0x4000043C C   FIELD 00w16 CCR: Capture/Compare value
0x40000440 B  REGISTER CCR4 (rw): capture/compare register
0x40000440 C   FIELD 00w16 CCR: Capture/Compare value
0x40000448 B  REGISTER DCR (rw): DMA control register
0x40000448 C   FIELD 00w05 DBA: DMA base address
0x40000448 C   FIELD 08w05 DBL: DMA burst length
0x4000044C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000044C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000450 B  REGISTER OR1 (rw): TIM option register
0x40000450 C   FIELD 00w01 IOCREF_CLR: IOCREF_CLR
0x40000460 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000460 C   FIELD 14w04 ETRSEL: External trigger source selection
0x40000468 B  REGISTER TISEL (rw): TIM alternate function option register 1
0x40000468 C   FIELD 00w04 TI1SEL: TI1SEL
0x40000468 C   FIELD 08w04 TI2SEL: TI2SEL
0x40001000 A PERIPHERAL TIM6
0x40001000 B  REGISTER CR1 (rw): control register 1
0x40001000 C   FIELD 00w01 CEN: Counter enable
0x40001000 C   FIELD 01w01 UDIS: Update disable
0x40001000 C   FIELD 02w01 URS: Update request source
0x40001000 C   FIELD 03w01 OPM: One-pulse mode
0x40001000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001004 B  REGISTER CR2 (rw): control register 2
0x40001004 C   FIELD 04w03 MMS: Master mode selection
0x4000100C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000100C C   FIELD 00w01 UIE: Update interrupt enable
0x4000100C C   FIELD 08w01 UDE: Update DMA request enable
0x40001010 B  REGISTER SR (rw): status register
0x40001010 C   FIELD 00w01 UIF: Update interrupt flag
0x40001014 B  REGISTER EGR (wo): event generation register
0x40001014 C   FIELD 00w01 UG: Update generation
0x40001024 B  REGISTER CNT (rw): counter
0x40001024 C   FIELD 00w16 CNT: Low counter value
0x40001024 C   FIELD 31w01 UIFCPY: UIF Copy
0x40001028 B  REGISTER PSC (rw): prescaler
0x40001028 C   FIELD 00w16 PSC: Prescaler value
0x4000102C B  REGISTER ARR (rw): auto-reload register
0x4000102C C   FIELD 00w16 ARR: Low Auto-reload value
0x40001400 A PERIPHERAL TIM7
0x40001400 B  REGISTER CR1 (rw): control register 1
0x40001400 C   FIELD 00w01 CEN: Counter enable
0x40001400 C   FIELD 01w01 UDIS: Update disable
0x40001400 C   FIELD 02w01 URS: Update request source
0x40001400 C   FIELD 03w01 OPM: One-pulse mode
0x40001400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001404 B  REGISTER CR2 (rw): control register 2
0x40001404 C   FIELD 04w03 MMS: Master mode selection
0x4000140C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000140C C   FIELD 00w01 UIE: Update interrupt enable
0x4000140C C   FIELD 08w01 UDE: Update DMA request enable
0x40001410 B  REGISTER SR (rw): status register
0x40001410 C   FIELD 00w01 UIF: Update interrupt flag
0x40001414 B  REGISTER EGR (wo): event generation register
0x40001414 C   FIELD 00w01 UG: Update generation
0x40001424 B  REGISTER CNT (rw): counter
0x40001424 C   FIELD 00w16 CNT: Low counter value
0x40001424 C   FIELD 31w01 UIFCPY: UIF Copy
0x40001428 B  REGISTER PSC (rw): prescaler
0x40001428 C   FIELD 00w16 PSC: Prescaler value
0x4000142C B  REGISTER ARR (rw): auto-reload register
0x4000142C C   FIELD 00w16 ARR: Low Auto-reload value
0x40002000 A PERIPHERAL TIM14
0x40002000 B  REGISTER CR1 (rw): control register 1
0x40002000 C   FIELD 00w01 CEN: Counter enable
0x40002000 C   FIELD 01w01 UDIS: Update disable
0x40002000 C   FIELD 02w01 URS: Update request source
0x40002000 C   FIELD 03w01 OPM: One-pulse mode
0x40002000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40002000 C   FIELD 08w02 CKD: Clock division
0x40002000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x4000200C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000200C C   FIELD 00w01 UIE: Update interrupt enable
0x4000200C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x40002010 B  REGISTER SR (rw): status register
0x40002010 C   FIELD 00w01 UIF: Update interrupt flag
0x40002010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40002010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40002014 B  REGISTER EGR (wo): event generation register
0x40002014 C   FIELD 00w01 UG: Update generation
0x40002014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40002018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40002018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40002018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40002018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40002018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40002018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40002018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40002018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40002018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40002018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40002018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40002020 B  REGISTER CCER (rw): capture/compare enable register
0x40002020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40002020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40002020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40002024 B  REGISTER CNT (rw): counter
0x40002024 C   FIELD 00w16 CNT: low counter value
0x40002024 C   FIELD 31w01 UIFCPY: UIF Copy
0x40002028 B  REGISTER PSC (rw): prescaler
0x40002028 C   FIELD 00w16 PSC: Prescaler value
0x4000202C B  REGISTER ARR (rw): auto-reload register
0x4000202C C   FIELD 00w16 ARR: Low Auto-reload value
0x40002034 B  REGISTER CCR1 (rw): capture/compare register
0x40002034 C   FIELD 00w16 CCR: Capture/Compare value
0x40002068 B  REGISTER TISEL (rw): TIM timer input selection register
0x40002068 C   FIELD 00w04 TISEL: TI1[0] to TI1[15] input selection
0x40002800 A PERIPHERAL RTC
0x40002800 B  REGISTER TR (rw): time register
0x40002800 C   FIELD 00w04 SU: Second units in BCD format
0x40002800 C   FIELD 04w03 ST: Second tens in BCD format
0x40002800 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002800 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002800 C   FIELD 16w04 HU: Hour units in BCD format
0x40002800 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002800 C   FIELD 22w01 PM: AM/PM notation
0x40002804 B  REGISTER DR (rw): date register
0x40002804 C   FIELD 00w04 DU: Date units in BCD format
0x40002804 C   FIELD 04w02 DT: Date tens in BCD format
0x40002804 C   FIELD 08w04 MU: Month units in BCD format
0x40002804 C   FIELD 12w01 MT: Month tens in BCD format
0x40002804 C   FIELD 13w03 WDU: Week day units
0x40002804 C   FIELD 16w04 YU: Year units in BCD format
0x40002804 C   FIELD 20w04 YT: Year tens in BCD format
0x40002808 B  REGISTER SSR (ro): sub second register
0x40002808 C   FIELD 00w16 SS: Sub second value
0x4000280C B  REGISTER ICSR: initialization and status register
0x4000280C C   FIELD 00w01 ALRAWF (ro): Alarm A write flag
0x4000280C C   FIELD 01w01 ALRBWF (ro): Alarm B write flag
0x4000280C C   FIELD 02w01 WUTWF (ro): Wakeup timer write flag
0x4000280C C   FIELD 03w01 SHPF (rw): Shift operation pending
0x4000280C C   FIELD 04w01 INITS (ro): Initialization status flag
0x4000280C C   FIELD 05w01 RSF (rw): Registers synchronization flag
0x4000280C C   FIELD 06w01 INITF (ro): Initialization flag
0x4000280C C   FIELD 07w01 INIT (rw): Initialization mode
0x4000280C C   FIELD 16w01 RECALPF (ro): Recalibration pending Flag
0x40002810 B  REGISTER PRER (rw): prescaler register
0x40002810 C   FIELD 00w15 PREDIV_S: Synchronous prescaler factor
0x40002810 C   FIELD 16w07 PREDIV_A: Asynchronous prescaler factor
0x40002814 B  REGISTER WUTR (rw): wakeup timer register
0x40002814 C   FIELD 00w16 WUT: Wakeup auto-reload value bits
0x40002818 B  REGISTER CR (rw): control register
0x40002818 C   FIELD 00w03 WUCKSEL: WUCKSEL
0x40002818 C   FIELD 03w01 TSEDGE: TSEDGE
0x40002818 C   FIELD 04w01 REFCKON: REFCKON
0x40002818 C   FIELD 05w01 BYPSHAD: BYPSHAD
0x40002818 C   FIELD 06w01 FMT: FMT
0x40002818 C   FIELD 08w01 ALRAE: ALRAE
0x40002818 C   FIELD 09w01 ALRBE: ALRBE
0x40002818 C   FIELD 10w01 WUTE: WUTE
0x40002818 C   FIELD 11w01 TSE: TSE
0x40002818 C   FIELD 12w01 ALRAIE: ALRAIE
0x40002818 C   FIELD 13w01 ALRBIE: ALRBIE
0x40002818 C   FIELD 14w01 WUTIE: WUTIE
0x40002818 C   FIELD 15w01 TSIE: TSIE
0x40002818 C   FIELD 16w01 ADD1H: ADD1H
0x40002818 C   FIELD 17w01 SUB1H: SUB1H
0x40002818 C   FIELD 18w01 BKP: BKP
0x40002818 C   FIELD 19w01 COSEL: COSEL
0x40002818 C   FIELD 20w01 POL: POL
0x40002818 C   FIELD 21w02 OSEL: OSEL
0x40002818 C   FIELD 23w01 COE: COE
0x40002818 C   FIELD 24w01 ITSE: ITSE
0x40002818 C   FIELD 25w01 TAMPTS: TAMPTS
0x40002818 C   FIELD 26w01 TAMPOE: TAMPOE
0x40002818 C   FIELD 29w01 TAMPALRM_PU: TAMPALRM_PU
0x40002818 C   FIELD 30w01 TAMPALRM_TYPE: TAMPALRM_TYPE
0x40002818 C   FIELD 31w01 OUT2EN: OUT2EN
0x40002824 B  REGISTER WPR (wo): write protection register
0x40002824 C   FIELD 00w08 KEY: Write protection key
0x40002828 B  REGISTER CALR (rw): calibration register
0x40002828 C   FIELD 00w09 CALM: Calibration minus
0x40002828 C   FIELD 13w01 CALW16: Use a 16-second calibration cycle period
0x40002828 C   FIELD 14w01 CALW8: Use an 8-second calibration cycle period
0x40002828 C   FIELD 15w01 CALP: Increase frequency of RTC by 488.5 ppm
0x4000282C B  REGISTER SHIFTR (wo): shift control register
0x4000282C C   FIELD 00w15 SUBFS: Subtract a fraction of a second
0x4000282C C   FIELD 31w01 ADD1S: Add one second
0x40002830 B  REGISTER TSTR (=TR): time stamp time register
0x40002834 B  REGISTER TSDR (=DR): time stamp date register
0x40002838 B  REGISTER TSSSR (=SSR): timestamp sub second register
0x40002840 B  REGISTER ALRMAR (rw): Alarm A register
0x40002840 C   FIELD 00w04 SU: Second units in BCD format
0x40002840 C   FIELD 04w03 ST: Second tens in BCD format
0x40002840 C   FIELD 07w01 MSK1: Alarm seconds mask
0x40002840 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002840 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002840 C   FIELD 15w01 MSK2: Alarm minutes mask
0x40002840 C   FIELD 16w04 HU: Hour units in BCD format
0x40002840 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002840 C   FIELD 22w01 PM: AM/PM notation
0x40002840 C   FIELD 23w01 MSK3: Alarm hours mask
0x40002840 C   FIELD 24w04 DU: Date units or day in BCD format
0x40002840 C   FIELD 28w02 DT: Date tens in BCD format
0x40002840 C   FIELD 30w01 WDSEL: Week day selection
0x40002840 C   FIELD 31w01 MSK4: Alarm date mask
0x40002844 B  REGISTER ALRMASSR (rw): Alarm A sub-second register
0x40002844 C   FIELD 00w15 SS: Sub seconds value
0x40002844 C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit
0x40002848 B  REGISTER ALRMBR (rw): Alarm B register
0x40002848 C   FIELD 00w04 SU: Second units in BCD format
0x40002848 C   FIELD 04w03 ST: Second tens in BCD format
0x40002848 C   FIELD 07w01 MSK1: Alarm seconds mask
0x40002848 C   FIELD 08w04 MNU: Minute units in BCD format
0x40002848 C   FIELD 12w03 MNT: Minute tens in BCD format
0x40002848 C   FIELD 15w01 MSK2: Alarm minutes mask
0x40002848 C   FIELD 16w04 HU: Hour units in BCD format
0x40002848 C   FIELD 20w02 HT: Hour tens in BCD format
0x40002848 C   FIELD 22w01 PM: AM/PM notation
0x40002848 C   FIELD 23w01 MSK3: Alarm hours mask
0x40002848 C   FIELD 24w04 DU: Date units or day in BCD format
0x40002848 C   FIELD 28w02 DT: Date tens in BCD format
0x40002848 C   FIELD 30w01 WDSEL: Week day selection
0x40002848 C   FIELD 31w01 MSK4: Alarm date mask
0x4000284C B  REGISTER ALRMBSSR (rw): Alarm B sub-second register
0x4000284C C   FIELD 00w15 SS: Sub seconds value
0x4000284C C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit
0x40002850 B  REGISTER SR (ro): status register
0x40002850 C   FIELD 00w01 ALRAF: Alarm A flag
0x40002850 C   FIELD 01w01 ALRBF: Alarm B flag
0x40002850 C   FIELD 02w01 WUTF: WUTF
0x40002850 C   FIELD 03w01 TSF: TSF
0x40002850 C   FIELD 04w01 TSOVF: TSOVF
0x40002850 C   FIELD 05w01 ITSF: ITSF
0x40002854 B  REGISTER MISR (ro): masked interrupt status register
0x40002854 C   FIELD 00w01 ALRAMF: Alarm A masked flag
0x40002854 C   FIELD 01w01 ALRBMF: Alarm B masked flag
0x40002854 C   FIELD 02w01 WUTMF: WUTMF
0x40002854 C   FIELD 03w01 TSMF: TSMF
0x40002854 C   FIELD 04w01 TSOVMF: TSOVMF
0x40002854 C   FIELD 05w01 ITSMF: ITSMF
0x4000285C B  REGISTER SCR (rw): status clear register
0x4000285C C   FIELD 00w01 CALRAF: CALRAF
0x4000285C C   FIELD 01w01 CALRBF: CALRBF
0x4000285C C   FIELD 02w01 CWUTF: CWUTF
0x4000285C C   FIELD 03w01 CTSF: CTSF
0x4000285C C   FIELD 04w01 CTSOVF: CTSOVF
0x4000285C C   FIELD 05w01 CITSF: CITSF
0x40002BF0 B  REGISTER HWCFGR (rw): hardware configuration register
0x40002BF0 C   FIELD 00w04 ALARMB: ALARMB
0x40002BF0 C   FIELD 04w04 WAKEUP: WAKEUP
0x40002BF0 C   FIELD 08w04 SMOOTH_CALIB: SMOOTH_CALIB
0x40002BF0 C   FIELD 12w04 TIMESTAMP: TIMESTAMP
0x40002BF0 C   FIELD 16w08 OPTIONREG_OUT: OPTIONREG_OUT
0x40002BF0 C   FIELD 24w04 TRUST_ZONE: TRUST_ZONE
0x40002BF4 B  REGISTER VERR (ro): EXTI IP Version register
0x40002BF4 C   FIELD 00w04 MINREV: Minor Revision number
0x40002BF4 C   FIELD 04w04 MAJREV: Major Revision number
0x40002BF8 B  REGISTER IPIDR (ro): EXTI Identification register
0x40002BF8 C   FIELD 00w32 IPID: IP Identification
0x40002BFC B  REGISTER SIDR (ro): EXTI Size ID register
0x40002BFC C   FIELD 00w32 SID: Size Identification
0x40002C00 A PERIPHERAL WWDG
0x40002C00 B  REGISTER CR (rw): Control register
0x40002C00 C   FIELD 00w07 T: 7-bit counter (MSB to LSB)
0x40002C00 C   FIELD 07w01 WDGA: Activation bit
0x40002C04 B  REGISTER CFR (rw): Configuration register
0x40002C04 C   FIELD 00w07 W: 7-bit window value
0x40002C04 C   FIELD 09w01 EWI: Early wakeup interrupt
0x40002C04 C   FIELD 11w03 WDGTB: Timer base
0x40002C08 B  REGISTER SR (rw): Status register
0x40002C08 C   FIELD 00w01 EWIF: Early wakeup interrupt flag
0x40003000 A PERIPHERAL IWDG
0x40003000 B  REGISTER KR (wo): Key register
0x40003000 C   FIELD 00w16 KEY: Key value (write only, read 0x0000)
0x40003004 B  REGISTER PR (rw): Prescaler register
0x40003004 C   FIELD 00w03 PR: Prescaler divider
0x40003008 B  REGISTER RLR (rw): Reload register
0x40003008 C   FIELD 00w12 RL: Watchdog counter reload value
0x4000300C B  REGISTER SR (ro): Status register
0x4000300C C   FIELD 00w01 PVU: Watchdog prescaler value update
0x4000300C C   FIELD 01w01 RVU: Watchdog counter reload value update
0x4000300C C   FIELD 02w01 WVU: Watchdog counter window value update
0x40003010 B  REGISTER WINR (rw): Window register
0x40003010 C   FIELD 00w12 WIN: Watchdog counter window value
0x400033F0 B  REGISTER HWCFGR (rw): hardware configuration register
0x400033F0 C   FIELD 00w04 WINDOW: Support of Window function
0x400033F0 C   FIELD 04w04 PR_DEFAULT: Prescaler default value
0x400033F4 B  REGISTER VERR (ro): EXTI IP Version register
0x400033F4 C   FIELD 00w04 MINREV: Minor Revision number
0x400033F4 C   FIELD 04w04 MAJREV: Major Revision number
0x400033F8 B  REGISTER IPIDR (ro): EXTI Identification register
0x400033F8 C   FIELD 00w32 IPID: IP Identification
0x400033FC B  REGISTER SIDR (ro): EXTI Size ID register
0x400033FC C   FIELD 00w32 SID: Size Identification
0x40003800 A PERIPHERAL SPI2
0x40003800 B  REGISTER CR1 (rw): control register 1
0x40003800 C   FIELD 00w01 CPHA: Clock phase
0x40003800 C   FIELD 01w01 CPOL: Clock polarity
0x40003800 C   FIELD 02w01 MSTR: Master selection
0x40003800 C   FIELD 03w03 BR: Baud rate control
0x40003800 C   FIELD 06w01 SPE: SPI enable
0x40003800 C   FIELD 07w01 LSBFIRST: Frame format
0x40003800 C   FIELD 08w01 SSI: Internal slave select
0x40003800 C   FIELD 09w01 SSM: Software slave management
0x40003800 C   FIELD 10w01 RXONLY: Receive only
0x40003800 C   FIELD 11w01 CRCL: CRC length
0x40003800 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40003800 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40003800 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40003800 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40003804 B  REGISTER CR2 (rw): control register 2
0x40003804 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40003804 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40003804 C   FIELD 02w01 SSOE: SS output enable
0x40003804 C   FIELD 03w01 NSSP: NSS pulse management
0x40003804 C   FIELD 04w01 FRF: Frame format
0x40003804 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40003804 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40003804 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40003804 C   FIELD 08w04 DS: Data size
0x40003804 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40003804 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40003804 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40003808 B  REGISTER SR: status register
0x40003808 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40003808 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40003808 C   FIELD 02w01 CHSIDE (ro): Channel side
0x40003808 C   FIELD 03w01 UDR (ro): Underrun flag
0x40003808 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40003808 C   FIELD 05w01 MODF (ro): Mode fault
0x40003808 C   FIELD 06w01 OVR (ro): Overrun flag
0x40003808 C   FIELD 07w01 BSY (ro): Busy flag
0x40003808 C   FIELD 08w01 FRE (ro): Frame format error
0x40003808 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40003808 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x4000380C B  REGISTER DR (rw): data register
0x4000380C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x4000380C C   FIELD 00w08 DR: Data register
0x4000380C C   FIELD 00w16 DR: Data register
0x40003810 B  REGISTER CRCPR (rw): CRC polynomial register
0x40003810 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40003814 B  REGISTER RXCRCR (ro): RX CRC register
0x40003814 C   FIELD 00w16 RxCRC: Rx CRC register
0x40003818 B  REGISTER TXCRCR (ro): TX CRC register
0x40003818 C   FIELD 00w16 TxCRC: Tx CRC register
0x4000381C B  REGISTER I2SCFGR (rw): configuration register
0x4000381C C   FIELD 00w01 CHLEN: Channel length (number of bits per audio channel)
0x4000381C C   FIELD 01w02 DATLEN: Data length to be transferred
0x4000381C C   FIELD 03w01 CKPOL: Inactive state clock polarity
0x4000381C C   FIELD 04w02 I2SSTD: standard selection
0x4000381C C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x4000381C C   FIELD 08w02 I2SCFG: I2S configuration mode
0x4000381C C   FIELD 10w01 I2SE: I2S enable
0x4000381C C   FIELD 11w01 I2SMOD: I2S mode selection
0x40003820 B  REGISTER I2SPR (rw): prescaler register
0x40003820 C   FIELD 00w08 I2SDIV: linear prescaler
0x40003820 C   FIELD 08w01 ODD: Odd factor for the prescaler
0x40003820 C   FIELD 09w01 MCKOE: Master clock output enable
0x40003BF0 B  REGISTER HWCFGR (ro): hardware configuration register
0x40003BF0 C   FIELD 00w04 CRCCFG: CRC capable at SPI mode
0x40003BF0 C   FIELD 04w04 I2SCFG: I2S mode implementation
0x40003BF0 C   FIELD 08w04 I2SCKCFG: I2S master clock generator at I2S mode
0x40003BF0 C   FIELD 12w04 DSCFG: SPI data size configuration
0x40003BF0 C   FIELD 16w04 NSSCFG: NSS pulse feature enhancement at SPI master
0x40003BF4 B  REGISTER VERR (ro): EXTI IP Version register
0x40003BF4 C   FIELD 00w04 MINREV: Minor Revision number
0x40003BF4 C   FIELD 04w04 MAJREV: Major Revision number
0x40003BF8 B  REGISTER IPIDR (ro): EXTI Identification register
0x40003BF8 C   FIELD 00w32 IPID: IP Identification
0x40003BFC B  REGISTER SIDR (ro): EXTI Size ID register
0x40003BFC C   FIELD 00w32 SID: Size Identification
0x40004400 A PERIPHERAL USART2
0x40004400 B  REGISTER CR1 (rw): Control register 1
0x40004400 C   FIELD 00w01 UE: USART enable
0x40004400 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004400 C   FIELD 02w01 RE: Receiver enable
0x40004400 C   FIELD 03w01 TE: Transmitter enable
0x40004400 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004400 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004400 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004400 C   FIELD 07w01 TXEIE: interrupt enable
0x40004400 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004400 C   FIELD 09w01 PS: Parity selection
0x40004400 C   FIELD 10w01 PCE: Parity control enable
0x40004400 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004400 C   FIELD 12w01 M0: Word length
0x40004400 C   FIELD 13w01 MME: Mute mode enable
0x40004400 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004400 C   FIELD 15w01 OVER8: Oversampling mode
0x40004400 C   FIELD 16w05 DEDT: DEDT
0x40004400 C   FIELD 21w05 DEAT: DEAT
0x40004400 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004400 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004400 C   FIELD 28w01 M1: Word length
0x40004400 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40004400 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40004400 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40004404 B  REGISTER CR2 (rw): Control register 2
0x40004404 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40004404 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input will be ignored
0x40004404 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004404 C   FIELD 05w01 LBDL: LIN break detection length
0x40004404 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004404 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004404 C   FIELD 09w01 CPHA: Clock phase
0x40004404 C   FIELD 10w01 CPOL: Clock polarity
0x40004404 C   FIELD 11w01 CLKEN: Clock enable
0x40004404 C   FIELD 12w02 STOP: STOP bits
0x40004404 C   FIELD 14w01 LINEN: LIN mode enable
0x40004404 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004404 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004404 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004404 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004404 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004404 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004404 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004404 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004404 C   FIELD 24w08 ADD: Address of the USART node
0x40004408 B  REGISTER CR3 (rw): Control register 3
0x40004408 C   FIELD 00w01 EIE: Error interrupt enable
0x40004408 C   FIELD 01w01 IREN: Ir mode enable
0x40004408 C   FIELD 02w01 IRLP: Ir low-power
0x40004408 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004408 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004408 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004408 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004408 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004408 C   FIELD 08w01 RTSE: RTS enable
0x40004408 C   FIELD 09w01 CTSE: CTS enable
0x40004408 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004408 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004408 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004408 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004408 C   FIELD 14w01 DEM: Driver enable mode
0x40004408 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004408 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004408 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004408 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004408 C   FIELD 23w01 TXFTIE: threshold interrupt enable
0x40004408 C   FIELD 24w01 TCBGTIE: Tr Complete before guard time, interrupt enable
0x40004408 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40004408 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40004408 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000440C B  REGISTER BRR (rw): Baud rate register
0x4000440C C   FIELD 00w16 BRR: Baud rate
0x40004410 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004410 C   FIELD 00w08 PSC: Prescaler value
0x40004410 C   FIELD 08w08 GT: Guard time value
0x40004414 B  REGISTER RTOR (rw): Receiver timeout register
0x40004414 C   FIELD 00w24 RTO: Receiver timeout value
0x40004414 C   FIELD 24w08 BLEN: Block Length
0x40004418 B  REGISTER RQR (wo): Request register
0x40004418 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004418 C   FIELD 01w01 SBKRQ: Send break request
0x40004418 C   FIELD 02w01 MMRQ: Mute mode request
0x40004418 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004418 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000441C B  REGISTER ISR (ro): Interrupt & status register
0x4000441C C   FIELD 00w01 PE: PE
0x4000441C C   FIELD 01w01 FE: FE
0x4000441C C   FIELD 02w01 NF: NF
0x4000441C C   FIELD 03w01 ORE: ORE
0x4000441C C   FIELD 04w01 IDLE: IDLE
0x4000441C C   FIELD 05w01 RXNE: RXNE
0x4000441C C   FIELD 06w01 TC: TC
0x4000441C C   FIELD 07w01 TXE: TXE
0x4000441C C   FIELD 08w01 LBDF: LBDF
0x4000441C C   FIELD 09w01 CTSIF: CTSIF
0x4000441C C   FIELD 10w01 CTS: CTS
0x4000441C C   FIELD 11w01 RTOF: RTOF
0x4000441C C   FIELD 12w01 EOBF: EOBF
0x4000441C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4000441C C   FIELD 14w01 ABRE: ABRE
0x4000441C C   FIELD 15w01 ABRF: ABRF
0x4000441C C   FIELD 16w01 BUSY: BUSY
0x4000441C C   FIELD 17w01 CMF: CMF
0x4000441C C   FIELD 18w01 SBKF: SBKF
0x4000441C C   FIELD 19w01 RWU: RWU
0x4000441C C   FIELD 20w01 WUF: WUF
0x4000441C C   FIELD 21w01 TEACK: TEACK
0x4000441C C   FIELD 22w01 REACK: REACK
0x4000441C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000441C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000441C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4000441C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000441C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40004420 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004420 C   FIELD 00w01 PECF: Parity error clear flag
0x40004420 C   FIELD 01w01 FECF: Framing error clear flag
0x40004420 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004420 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004420 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004420 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40004420 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004420 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40004420 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004420 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004420 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004420 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004420 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40004420 C   FIELD 17w01 CMCF: Character match clear flag
0x40004420 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004424 B  REGISTER RDR (ro): Receive data register
0x40004424 C   FIELD 00w09 RDR: Receive data value
0x40004428 B  REGISTER TDR (rw): Transmit data register
0x40004428 C   FIELD 00w09 TDR: Transmit data value
0x4000442C B  REGISTER PRESC (rw): Prescaler register
0x4000442C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40004800 A PERIPHERAL USART3
0x40004800 B  REGISTER CR1 (rw): Control register 1
0x40004800 C   FIELD 00w01 UE: USART enable
0x40004800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004800 C   FIELD 02w01 RE: Receiver enable
0x40004800 C   FIELD 03w01 TE: Transmitter enable
0x40004800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004800 C   FIELD 07w01 TXEIE: interrupt enable
0x40004800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004800 C   FIELD 09w01 PS: Parity selection
0x40004800 C   FIELD 10w01 PCE: Parity control enable
0x40004800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004800 C   FIELD 12w01 M0: Word length
0x40004800 C   FIELD 13w01 MME: Mute mode enable
0x40004800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004800 C   FIELD 15w01 OVER8: Oversampling mode
0x40004800 C   FIELD 16w05 DEDT: DEDT
0x40004800 C   FIELD 21w05 DEAT: DEAT
0x40004800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004800 C   FIELD 28w01 M1: Word length
0x40004800 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40004800 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40004800 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40004804 B  REGISTER CR2 (rw): Control register 2
0x40004804 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40004804 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input will be ignored
0x40004804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004804 C   FIELD 05w01 LBDL: LIN break detection length
0x40004804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004804 C   FIELD 09w01 CPHA: Clock phase
0x40004804 C   FIELD 10w01 CPOL: Clock polarity
0x40004804 C   FIELD 11w01 CLKEN: Clock enable
0x40004804 C   FIELD 12w02 STOP: STOP bits
0x40004804 C   FIELD 14w01 LINEN: LIN mode enable
0x40004804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004804 C   FIELD 24w08 ADD: Address of the USART node
0x40004808 B  REGISTER CR3 (rw): Control register 3
0x40004808 C   FIELD 00w01 EIE: Error interrupt enable
0x40004808 C   FIELD 01w01 IREN: Ir mode enable
0x40004808 C   FIELD 02w01 IRLP: Ir low-power
0x40004808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004808 C   FIELD 08w01 RTSE: RTS enable
0x40004808 C   FIELD 09w01 CTSE: CTS enable
0x40004808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004808 C   FIELD 14w01 DEM: Driver enable mode
0x40004808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004808 C   FIELD 23w01 TXFTIE: threshold interrupt enable
0x40004808 C   FIELD 24w01 TCBGTIE: Tr Complete before guard time, interrupt enable
0x40004808 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40004808 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40004808 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000480C B  REGISTER BRR (rw): Baud rate register
0x4000480C C   FIELD 00w16 BRR: Baud rate
0x40004810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004810 C   FIELD 00w08 PSC: Prescaler value
0x40004810 C   FIELD 08w08 GT: Guard time value
0x40004814 B  REGISTER RTOR (rw): Receiver timeout register
0x40004814 C   FIELD 00w24 RTO: Receiver timeout value
0x40004814 C   FIELD 24w08 BLEN: Block Length
0x40004818 B  REGISTER RQR (wo): Request register
0x40004818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004818 C   FIELD 01w01 SBKRQ: Send break request
0x40004818 C   FIELD 02w01 MMRQ: Mute mode request
0x40004818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000481C B  REGISTER ISR (ro): Interrupt & status register
0x4000481C C   FIELD 00w01 PE: PE
0x4000481C C   FIELD 01w01 FE: FE
0x4000481C C   FIELD 02w01 NF: NF
0x4000481C C   FIELD 03w01 ORE: ORE
0x4000481C C   FIELD 04w01 IDLE: IDLE
0x4000481C C   FIELD 05w01 RXNE: RXNE
0x4000481C C   FIELD 06w01 TC: TC
0x4000481C C   FIELD 07w01 TXE: TXE
0x4000481C C   FIELD 08w01 LBDF: LBDF
0x4000481C C   FIELD 09w01 CTSIF: CTSIF
0x4000481C C   FIELD 10w01 CTS: CTS
0x4000481C C   FIELD 11w01 RTOF: RTOF
0x4000481C C   FIELD 12w01 EOBF: EOBF
0x4000481C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4000481C C   FIELD 14w01 ABRE: ABRE
0x4000481C C   FIELD 15w01 ABRF: ABRF
0x4000481C C   FIELD 16w01 BUSY: BUSY
0x4000481C C   FIELD 17w01 CMF: CMF
0x4000481C C   FIELD 18w01 SBKF: SBKF
0x4000481C C   FIELD 19w01 RWU: RWU
0x4000481C C   FIELD 20w01 WUF: WUF
0x4000481C C   FIELD 21w01 TEACK: TEACK
0x4000481C C   FIELD 22w01 REACK: REACK
0x4000481C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000481C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000481C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4000481C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000481C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40004820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004820 C   FIELD 00w01 PECF: Parity error clear flag
0x40004820 C   FIELD 01w01 FECF: Framing error clear flag
0x40004820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004820 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40004820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004820 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40004820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004820 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40004820 C   FIELD 17w01 CMCF: Character match clear flag
0x40004820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004824 B  REGISTER RDR (ro): Receive data register
0x40004824 C   FIELD 00w09 RDR: Receive data value
0x40004828 B  REGISTER TDR (rw): Transmit data register
0x40004828 C   FIELD 00w09 TDR: Transmit data value
0x4000482C B  REGISTER PRESC (rw): Prescaler register
0x4000482C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40004C00 A PERIPHERAL USART4
0x40004C00 B  REGISTER CR1 (rw): Control register 1
0x40004C00 C   FIELD 00w01 UE: USART enable
0x40004C00 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004C00 C   FIELD 02w01 RE: Receiver enable
0x40004C00 C   FIELD 03w01 TE: Transmitter enable
0x40004C00 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004C00 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004C00 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004C00 C   FIELD 07w01 TXEIE: interrupt enable
0x40004C00 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004C00 C   FIELD 09w01 PS: Parity selection
0x40004C00 C   FIELD 10w01 PCE: Parity control enable
0x40004C00 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004C00 C   FIELD 12w01 M0: Word length
0x40004C00 C   FIELD 13w01 MME: Mute mode enable
0x40004C00 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004C00 C   FIELD 15w01 OVER8: Oversampling mode
0x40004C00 C   FIELD 16w05 DEDT: DEDT
0x40004C00 C   FIELD 21w05 DEAT: DEAT
0x40004C00 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004C00 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004C00 C   FIELD 28w01 M1: Word length
0x40004C00 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40004C00 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40004C00 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40004C04 B  REGISTER CR2 (rw): Control register 2
0x40004C04 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40004C04 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input will be ignored
0x40004C04 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004C04 C   FIELD 05w01 LBDL: LIN break detection length
0x40004C04 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004C04 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004C04 C   FIELD 09w01 CPHA: Clock phase
0x40004C04 C   FIELD 10w01 CPOL: Clock polarity
0x40004C04 C   FIELD 11w01 CLKEN: Clock enable
0x40004C04 C   FIELD 12w02 STOP: STOP bits
0x40004C04 C   FIELD 14w01 LINEN: LIN mode enable
0x40004C04 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004C04 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004C04 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004C04 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004C04 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004C04 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004C04 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004C04 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004C04 C   FIELD 24w08 ADD: Address of the USART node
0x40004C08 B  REGISTER CR3 (rw): Control register 3
0x40004C08 C   FIELD 00w01 EIE: Error interrupt enable
0x40004C08 C   FIELD 01w01 IREN: Ir mode enable
0x40004C08 C   FIELD 02w01 IRLP: Ir low-power
0x40004C08 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004C08 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004C08 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004C08 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004C08 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004C08 C   FIELD 08w01 RTSE: RTS enable
0x40004C08 C   FIELD 09w01 CTSE: CTS enable
0x40004C08 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004C08 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004C08 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004C08 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004C08 C   FIELD 14w01 DEM: Driver enable mode
0x40004C08 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004C08 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004C08 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004C08 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004C08 C   FIELD 23w01 TXFTIE: threshold interrupt enable
0x40004C08 C   FIELD 24w01 TCBGTIE: Tr Complete before guard time, interrupt enable
0x40004C08 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40004C08 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40004C08 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x40004C0C B  REGISTER BRR (rw): Baud rate register
0x40004C0C C   FIELD 00w16 BRR: Baud rate
0x40004C10 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004C10 C   FIELD 00w08 PSC: Prescaler value
0x40004C10 C   FIELD 08w08 GT: Guard time value
0x40004C14 B  REGISTER RTOR (rw): Receiver timeout register
0x40004C14 C   FIELD 00w24 RTO: Receiver timeout value
0x40004C14 C   FIELD 24w08 BLEN: Block Length
0x40004C18 B  REGISTER RQR (wo): Request register
0x40004C18 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004C18 C   FIELD 01w01 SBKRQ: Send break request
0x40004C18 C   FIELD 02w01 MMRQ: Mute mode request
0x40004C18 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004C18 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x40004C1C B  REGISTER ISR (ro): Interrupt & status register
0x40004C1C C   FIELD 00w01 PE: PE
0x40004C1C C   FIELD 01w01 FE: FE
0x40004C1C C   FIELD 02w01 NF: NF
0x40004C1C C   FIELD 03w01 ORE: ORE
0x40004C1C C   FIELD 04w01 IDLE: IDLE
0x40004C1C C   FIELD 05w01 RXNE: RXNE
0x40004C1C C   FIELD 06w01 TC: TC
0x40004C1C C   FIELD 07w01 TXE: TXE
0x40004C1C C   FIELD 08w01 LBDF: LBDF
0x40004C1C C   FIELD 09w01 CTSIF: CTSIF
0x40004C1C C   FIELD 10w01 CTS: CTS
0x40004C1C C   FIELD 11w01 RTOF: RTOF
0x40004C1C C   FIELD 12w01 EOBF: EOBF
0x40004C1C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x40004C1C C   FIELD 14w01 ABRE: ABRE
0x40004C1C C   FIELD 15w01 ABRF: ABRF
0x40004C1C C   FIELD 16w01 BUSY: BUSY
0x40004C1C C   FIELD 17w01 CMF: CMF
0x40004C1C C   FIELD 18w01 SBKF: SBKF
0x40004C1C C   FIELD 19w01 RWU: RWU
0x40004C1C C   FIELD 20w01 WUF: WUF
0x40004C1C C   FIELD 21w01 TEACK: TEACK
0x40004C1C C   FIELD 22w01 REACK: REACK
0x40004C1C C   FIELD 23w01 TXFE: TXFIFO Empty
0x40004C1C C   FIELD 24w01 RXFF: RXFIFO Full
0x40004C1C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x40004C1C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x40004C1C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40004C20 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004C20 C   FIELD 00w01 PECF: Parity error clear flag
0x40004C20 C   FIELD 01w01 FECF: Framing error clear flag
0x40004C20 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004C20 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004C20 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004C20 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40004C20 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004C20 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40004C20 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004C20 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004C20 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004C20 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004C20 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40004C20 C   FIELD 17w01 CMCF: Character match clear flag
0x40004C20 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004C24 B  REGISTER RDR (ro): Receive data register
0x40004C24 C   FIELD 00w09 RDR: Receive data value
0x40004C28 B  REGISTER TDR (rw): Transmit data register
0x40004C28 C   FIELD 00w09 TDR: Transmit data value
0x40004C2C B  REGISTER PRESC (rw): Prescaler register
0x40004C2C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40005400 A PERIPHERAL I2C1
0x40005400 B  REGISTER CR1 (rw): Control register 1
0x40005400 C   FIELD 00w01 PE: Peripheral enable
0x40005400 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005400 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005400 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005400 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005400 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005400 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005400 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005400 C   FIELD 08w04 DNF: Digital noise filter
0x40005400 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005400 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005400 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005400 C   FIELD 16w01 SBC: Slave byte control
0x40005400 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005400 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005400 C   FIELD 19w01 GCEN: General call enable
0x40005400 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005400 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005400 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005400 C   FIELD 23w01 PECEN: PEC enable
0x40005404 B  REGISTER CR2 (rw): Control register 2
0x40005404 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005404 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005404 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005404 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005404 C   FIELD 13w01 START: Start generation
0x40005404 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005404 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005404 C   FIELD 16w08 NBYTES: Number of bytes
0x40005404 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005404 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005404 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005408 B  REGISTER OAR1 (rw): Own address register 1
0x40005408 C   FIELD 00w10 OA1: Interface address
0x40005408 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005408 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000540C B  REGISTER OAR2 (rw): Own address register 2
0x4000540C C   FIELD 01w07 OA2: Interface address
0x4000540C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000540C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005410 B  REGISTER TIMINGR (rw): Timing register
0x40005410 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005410 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005410 C   FIELD 16w04 SDADEL: Data hold time
0x40005410 C   FIELD 20w04 SCLDEL: Data setup time
0x40005410 C   FIELD 28w04 PRESC: Timing prescaler
0x40005414 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005414 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005414 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005414 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005414 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005414 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005418 B  REGISTER ISR: Interrupt and Status register
0x40005418 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005418 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005418 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005418 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005418 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005418 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005418 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005418 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005418 C   FIELD 08w01 BERR (ro): Bus error
0x40005418 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005418 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005418 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005418 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005418 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005418 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005418 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005418 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000541C B  REGISTER ICR (wo): Interrupt clear register
0x4000541C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000541C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000541C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000541C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000541C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000541C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000541C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000541C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000541C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005420 B  REGISTER PECR (ro): PEC register
0x40005420 C   FIELD 00w08 PEC: Packet error checking register
0x40005424 B  REGISTER RXDR (ro): Receive data register
0x40005424 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005428 B  REGISTER TXDR (rw): Transmit data register
0x40005428 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40005800 A PERIPHERAL I2C2
0x40005800 B  REGISTER CR1 (rw): Control register 1
0x40005800 C   FIELD 00w01 PE: Peripheral enable
0x40005800 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005800 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005800 C   FIELD 03w01 ADDRIE: Address match interrupt enable (slave only)
0x40005800 C   FIELD 04w01 NACKIE: Not acknowledge received interrupt enable
0x40005800 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005800 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable
0x40005800 C   FIELD 07w01 ERRIE: Error interrupts enable
0x40005800 C   FIELD 08w04 DNF: Digital noise filter
0x40005800 C   FIELD 12w01 ANFOFF: Analog noise filter OFF
0x40005800 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005800 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005800 C   FIELD 16w01 SBC: Slave byte control
0x40005800 C   FIELD 17w01 NOSTRETCH: Clock stretching disable
0x40005800 C   FIELD 18w01 WUPEN: Wakeup from STOP enable
0x40005800 C   FIELD 19w01 GCEN: General call enable
0x40005800 C   FIELD 20w01 SMBHEN: SMBus Host address enable
0x40005800 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable
0x40005800 C   FIELD 22w01 ALERTEN: SMBUS alert enable
0x40005800 C   FIELD 23w01 PECEN: PEC enable
0x40005804 B  REGISTER CR2 (rw): Control register 2
0x40005804 C   FIELD 00w10 SADD: Slave address bit (master mode)
0x40005804 C   FIELD 10w01 RD_WRN: Transfer direction (master mode)
0x40005804 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode)
0x40005804 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode)
0x40005804 C   FIELD 13w01 START: Start generation
0x40005804 C   FIELD 14w01 STOP: Stop generation (master mode)
0x40005804 C   FIELD 15w01 NACK: NACK generation (slave mode)
0x40005804 C   FIELD 16w08 NBYTES: Number of bytes
0x40005804 C   FIELD 24w01 RELOAD: NBYTES reload mode
0x40005804 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode)
0x40005804 C   FIELD 26w01 PECBYTE: Packet error checking byte
0x40005808 B  REGISTER OAR1 (rw): Own address register 1
0x40005808 C   FIELD 00w10 OA1: Interface address
0x40005808 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode
0x40005808 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000580C B  REGISTER OAR2 (rw): Own address register 2
0x4000580C C   FIELD 01w07 OA2: Interface address
0x4000580C C   FIELD 08w03 OA2MSK: Own Address 2 masks
0x4000580C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005810 B  REGISTER TIMINGR (rw): Timing register
0x40005810 C   FIELD 00w08 SCLL: SCL low period (master mode)
0x40005810 C   FIELD 08w08 SCLH: SCL high period (master mode)
0x40005810 C   FIELD 16w04 SDADEL: Data hold time
0x40005810 C   FIELD 20w04 SCLDEL: Data setup time
0x40005810 C   FIELD 28w04 PRESC: Timing prescaler
0x40005814 B  REGISTER TIMEOUTR (rw): Status register 1
0x40005814 C   FIELD 00w12 TIMEOUTA: Bus timeout A
0x40005814 C   FIELD 12w01 TIDLE: Idle clock timeout detection
0x40005814 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005814 C   FIELD 16w12 TIMEOUTB: Bus timeout B
0x40005814 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005818 B  REGISTER ISR: Interrupt and Status register
0x40005818 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters)
0x40005818 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters)
0x40005818 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers)
0x40005818 C   FIELD 03w01 ADDR (ro): Address matched (slave mode)
0x40005818 C   FIELD 04w01 NACKF (ro): Not acknowledge received flag
0x40005818 C   FIELD 05w01 STOPF (ro): Stop detection flag
0x40005818 C   FIELD 06w01 TC (ro): Transfer Complete (master mode)
0x40005818 C   FIELD 07w01 TCR (ro): Transfer Complete Reload
0x40005818 C   FIELD 08w01 BERR (ro): Bus error
0x40005818 C   FIELD 09w01 ARLO (ro): Arbitration lost
0x40005818 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode)
0x40005818 C   FIELD 11w01 PECERR (ro): PEC Error in reception
0x40005818 C   FIELD 12w01 TIMEOUT (ro): Timeout or t_low detection flag
0x40005818 C   FIELD 13w01 ALERT (ro): SMBus alert
0x40005818 C   FIELD 15w01 BUSY (ro): Bus busy
0x40005818 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode)
0x40005818 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode)
0x4000581C B  REGISTER ICR (wo): Interrupt clear register
0x4000581C C   FIELD 03w01 ADDRCF: Address Matched flag clear
0x4000581C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear
0x4000581C C   FIELD 05w01 STOPCF: Stop detection flag clear
0x4000581C C   FIELD 08w01 BERRCF: Bus error flag clear
0x4000581C C   FIELD 09w01 ARLOCF: Arbitration lost flag clear
0x4000581C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear
0x4000581C C   FIELD 11w01 PECCF: PEC Error flag clear
0x4000581C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear
0x4000581C C   FIELD 13w01 ALERTCF: Alert flag clear
0x40005820 B  REGISTER PECR (ro): PEC register
0x40005820 C   FIELD 00w08 PEC: Packet error checking register
0x40005824 B  REGISTER RXDR (ro): Receive data register
0x40005824 C   FIELD 00w08 RXDATA: 8-bit receive data
0x40005828 B  REGISTER TXDR (rw): Transmit data register
0x40005828 C   FIELD 00w08 TXDATA: 8-bit transmit data
0x40007000 A PERIPHERAL PWR
0x40007000 B  REGISTER CR1 (rw): Power control register 1
0x40007000 C   FIELD 00w03 LPMS: Low-power mode selection
0x40007000 C   FIELD 03w01 FPD_STOP: Flash memory powered down during Stop mode
0x40007000 C   FIELD 04w01 FPD_LPRUN: Flash memory powered down during Low-power run mode
0x40007000 C   FIELD 05w01 FPD_LPSLP: Flash memory powered down during Low-power sleep mode
0x40007000 C   FIELD 08w01 DBP: Disable backup domain write protection
0x40007000 C   FIELD 09w02 VOS: Voltage scaling range selection
0x40007000 C   FIELD 14w01 LPR: Low-power run
0x40007004 B  REGISTER CR2 (rw): Power control register 2
0x40007004 C   FIELD 00w01 PVDE: Power voltage detector enable
0x40007004 C   FIELD 01w03 PVDFT: Power voltage detector falling threshold selection
0x40007004 C   FIELD 04w03 PVDRT: Power voltage detector rising threshold selection
0x40007004 C   FIELD 07w01 PVMENDAC: PVMENDAC
0x40007004 C   FIELD 08w01 PVMENUSB: PVMENUSB
0x40007004 C   FIELD 09w01 IOSV: IOSV
0x40007004 C   FIELD 10w01 USV: USV
0x40007008 B  REGISTER CR3 (rw): Power control register 3
0x40007008 C   FIELD 00w01 EWUP1: Enable Wakeup pin WKUP1
0x40007008 C   FIELD 01w01 EWUP2: Enable Wakeup pin WKUP2
0x40007008 C   FIELD 02w01 EWUP3: Enable Wakeup pin WKUP3
0x40007008 C   FIELD 03w01 EWUP4: Enable Wakeup pin WKUP4
0x40007008 C   FIELD 04w01 EWUP5: Enable WKUP5 wakeup pin
0x40007008 C   FIELD 05w01 EWUP6: Enable WKUP6 wakeup pin
0x40007008 C   FIELD 08w01 RRS: SRAM retention in Standby mode
0x40007008 C   FIELD 09w01 ENB_ULP: Ultra-low-power enable
0x40007008 C   FIELD 10w01 APC: Apply pull-up and pull-down configuration
0x40007008 C   FIELD 15w01 EIWUL: Enable internal wakeup line
0x4000700C B  REGISTER CR4 (rw): Power control register 4
0x4000700C C   FIELD 00w01 WP1: Wakeup pin WKUP1 polarity
0x4000700C C   FIELD 01w01 WP2: Wakeup pin WKUP2 polarity
0x4000700C C   FIELD 02w01 WP3: Wakeup pin WKUP3 polarity
0x4000700C C   FIELD 03w01 WP4: Wakeup pin WKUP4 polarity
0x4000700C C   FIELD 04w01 WP5: Wakeup pin WKUP5 polarity
0x4000700C C   FIELD 05w01 WP6: WKUP6 wakeup pin polarity
0x4000700C C   FIELD 08w01 VBE: VBAT battery charging enable
0x4000700C C   FIELD 09w01 VBRS: VBAT battery charging resistor selection
0x40007010 B  REGISTER SR1 (ro): Power status register 1
0x40007010 C   FIELD 00w01 WUF1: Wakeup flag 1
0x40007010 C   FIELD 01w01 WUF2: Wakeup flag 2
0x40007010 C   FIELD 02w01 WUF3: Wakeup flag 3
0x40007010 C   FIELD 03w01 WUF4: Wakeup flag 4
0x40007010 C   FIELD 04w01 WUF5: Wakeup flag 5
0x40007010 C   FIELD 05w01 WUF6: Wakeup flag 6
0x40007010 C   FIELD 08w01 SBF: Standby flag
0x40007010 C   FIELD 15w01 WUFI: Wakeup flag internal
0x40007014 B  REGISTER SR2 (ro): Power status register 2
0x40007014 C   FIELD 07w01 FLASH_RDY: Flash ready flag
0x40007014 C   FIELD 08w01 REGLPS: Low-power regulator started
0x40007014 C   FIELD 09w01 REGLPF: Low-power regulator flag
0x40007014 C   FIELD 10w01 VOSF: Voltage scaling flag
0x40007014 C   FIELD 11w01 PVDO: Power voltage detector output
0x40007014 C   FIELD 12w01 PVMOUSB: USB supply voltage monitoring output flag
0x40007014 C   FIELD 15w01 PVMODAC: VDDA monitoring output flag
0x40007018 B  REGISTER SCR (wo): Power status clear register
0x40007018 C   FIELD 00w01 CWUF1: Clear wakeup flag 1
0x40007018 C   FIELD 01w01 CWUF2: Clear wakeup flag 2
0x40007018 C   FIELD 02w01 CWUF3: Clear wakeup flag 3
0x40007018 C   FIELD 03w01 CWUF4: Clear wakeup flag 4
0x40007018 C   FIELD 04w01 CWUF5: Clear wakeup flag 5
0x40007018 C   FIELD 05w01 CWUF6: Clear wakeup flag 6
0x40007018 C   FIELD 08w01 CSBF: Clear standby flag
0x40007020 B  REGISTER PUCRA (rw): Power Port A pull-up control register
0x40007020 C   FIELD 00w01 PU0: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 01w01 PU1: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 02w01 PU2: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 03w01 PU3: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 04w01 PU4: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 05w01 PU5: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 06w01 PU6: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 07w01 PU7: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 08w01 PU8: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 09w01 PU9: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 10w01 PU10: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 11w01 PU11: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 12w01 PU12: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 13w01 PU13: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 14w01 PU14: Port A pull-up bit y (y=0..15)
0x40007020 C   FIELD 15w01 PU15: Port A pull-up bit y (y=0..15)
0x40007024 B  REGISTER PDCRA (rw): Power Port A pull-down control register
0x40007024 C   FIELD 00w01 PD0: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 01w01 PD1: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 02w01 PD2: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 03w01 PD3: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 04w01 PD4: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 05w01 PD5: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 06w01 PD6: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 07w01 PD7: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 08w01 PD8: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 09w01 PD9: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 10w01 PD10: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 11w01 PD11: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 12w01 PD12: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 13w01 PD13: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 14w01 PD14: Port A pull-down bit y (y=0..15)
0x40007024 C   FIELD 15w01 PD15: Port A pull-down bit y (y=0..15)
0x40007028 B  REGISTER PUCRB (rw): Power Port B pull-up control register
0x40007028 C   FIELD 00w01 PU0: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 01w01 PU1: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 02w01 PU2: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 03w01 PU3: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 04w01 PU4: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 05w01 PU5: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 06w01 PU6: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 07w01 PU7: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 08w01 PU8: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 09w01 PU9: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 10w01 PU10: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 11w01 PU11: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 12w01 PU12: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 13w01 PU13: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 14w01 PU14: Port B pull-up bit y (y=0..15)
0x40007028 C   FIELD 15w01 PU15: Port B pull-up bit y (y=0..15)
0x4000702C B  REGISTER PDCRB (rw): Power Port B pull-down control register
0x4000702C C   FIELD 00w01 PD0: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 01w01 PD1: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 02w01 PD2: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 03w01 PD3: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 04w01 PD4: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 05w01 PD5: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 06w01 PD6: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 07w01 PD7: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 08w01 PD8: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 09w01 PD9: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 10w01 PD10: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 11w01 PD11: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 12w01 PD12: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 13w01 PD13: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 14w01 PD14: Port B pull-down bit y (y=0..15)
0x4000702C C   FIELD 15w01 PD15: Port B pull-down bit y (y=0..15)
0x40007030 B  REGISTER PUCRC (rw): Power Port C pull-up control register
0x40007030 C   FIELD 00w01 PU0: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 01w01 PU1: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 02w01 PU2: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 03w01 PU3: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 04w01 PU4: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 05w01 PU5: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 06w01 PU6: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 07w01 PU7: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 08w01 PU8: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 09w01 PU9: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 10w01 PU10: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 11w01 PU11: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 12w01 PU12: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 13w01 PU13: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 14w01 PU14: Port C pull-up bit y (y=0..15)
0x40007030 C   FIELD 15w01 PU15: Port C pull-up bit y (y=0..15)
0x40007034 B  REGISTER PDCRC (rw): Power Port C pull-down control register
0x40007034 C   FIELD 00w01 PD0: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 01w01 PD1: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 02w01 PD2: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 03w01 PD3: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 04w01 PD4: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 05w01 PD5: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 06w01 PD6: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 07w01 PD7: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 08w01 PD8: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 09w01 PD9: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 10w01 PD10: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 11w01 PD11: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 12w01 PD12: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 13w01 PD13: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 14w01 PD14: Port C pull-down bit y (y=0..15)
0x40007034 C   FIELD 15w01 PD15: Port C pull-down bit y (y=0..15)
0x40007038 B  REGISTER PUCRD (rw): Power Port D pull-up control register
0x40007038 C   FIELD 00w01 PU0: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 01w01 PU1: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 02w01 PU2: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 03w01 PU3: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 04w01 PU4: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 05w01 PU5: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 06w01 PU6: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 07w01 PU7: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 08w01 PU8: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 09w01 PU9: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 10w01 PU10: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 11w01 PU11: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 12w01 PU12: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 13w01 PU13: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 14w01 PU14: Port D pull-up bit y (y=0..15)
0x40007038 C   FIELD 15w01 PU15: Port D pull-up bit y (y=0..15)
0x4000703C B  REGISTER PDCRD (rw): Power Port D pull-down control register
0x4000703C C   FIELD 00w01 PD0: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 01w01 PD1: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 02w01 PD2: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 03w01 PD3: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 04w01 PD4: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 05w01 PD5: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 06w01 PD6: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 07w01 PD7: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 08w01 PD8: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 09w01 PD9: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 10w01 PD10: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 11w01 PD11: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 12w01 PD12: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 13w01 PD13: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 14w01 PD14: Port D pull-down bit y (y=0..15)
0x4000703C C   FIELD 15w01 PD15: Port D pull-down bit y (y=0..15)
0x40007040 B  REGISTER PUCRE (rw): Power Port E pull-UP control register
0x40007040 C   FIELD 00w01 PU0: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 01w01 PU1: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 02w01 PU2: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 03w01 PU3: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 04w01 PU4: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 05w01 PU5: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 06w01 PU6: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 07w01 PU7: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 08w01 PU8: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 09w01 PU9: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 10w01 PU10: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 11w01 PU11: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 12w01 PU12: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 13w01 PU13: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 14w01 PU14: Port E pull-up bit y (y=0..15)
0x40007040 C   FIELD 15w01 PU15: Port E pull-up bit y (y=0..15)
0x40007044 B  REGISTER PDCRE (rw): Power Port E pull-down control register
0x40007044 C   FIELD 00w01 PD0: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 01w01 PD1: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 02w01 PD2: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 03w01 PD3: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 04w01 PD4: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 05w01 PD5: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 06w01 PD6: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 07w01 PD7: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 08w01 PD8: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 09w01 PD9: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 10w01 PD10: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 11w01 PD11: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 12w01 PD12: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 13w01 PD13: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 14w01 PD14: Port E pull-down bit y (y=0..15)
0x40007044 C   FIELD 15w01 PD15: Port E pull-down bit y (y=0..15)
0x40007048 B  REGISTER PUCRF (rw): Power Port F pull-up control register
0x40007048 C   FIELD 00w01 PU0: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 01w01 PU1: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 02w01 PU2: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 03w01 PU3: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 04w01 PU4: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 05w01 PU5: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 06w01 PU6: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 07w01 PU7: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 08w01 PU8: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 09w01 PU9: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 10w01 PU10: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 11w01 PU11: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 12w01 PU12: Port F pull-up bit y (y=0..15)
0x40007048 C   FIELD 13w01 PU13: Port F pull-up bit y (y=0..15)
0x4000704C B  REGISTER PDCRF (rw): Power Port F pull-down control register
0x4000704C C   FIELD 00w01 PD0: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 01w01 PD1: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 02w01 PD2: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 03w01 PD3: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 04w01 PD4: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 05w01 PD5: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 06w01 PD6: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 07w01 PD7: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 08w01 PD8: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 09w01 PD9: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 10w01 PD10: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 11w01 PD11: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 12w01 PD12: Port F pull-down bit y (y=0..15)
0x4000704C C   FIELD 13w01 PD13: Port F pull-down bit y (y=0..15)
0x40007400 A PERIPHERAL DAC
0x40007400 B  REGISTER CR (rw): DAC control register
0x40007400 C   FIELD 00w01 EN1: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
0x40007400 C   FIELD 01w01 TEN1: DAC channel1 trigger enable
0x40007400 C   FIELD 02w04 TSEL1: DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x40007400 C   FIELD 06w02 WAVE1: DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x40007400 C   FIELD 08w04 MAMP1: DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x40007400 C   FIELD 12w01 DMAEN1: DAC channel1 DMA enable This bit is set and cleared by software.
0x40007400 C   FIELD 13w01 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
0x40007400 C   FIELD 14w01 CEN1: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x40007400 C   FIELD 16w01 EN2: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
0x40007400 C   FIELD 17w01 TEN2: DAC channel2 trigger enable
0x40007400 C   FIELD 18w04 TSEL2: DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
0x40007400 C   FIELD 22w02 WAVE2: DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
0x40007400 C   FIELD 24w04 MAMP2: DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x40007400 C   FIELD 28w01 DMAEN2: DAC channel2 DMA enable This bit is set and cleared by software.
0x40007400 C   FIELD 29w01 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
0x40007400 C   FIELD 30w01 CEN2: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x40007404 B  REGISTER SWTRGR (wo): DAC software trigger register
0x40007404 C   FIELD 00w01 SWTRIG1: DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
0x40007404 C   FIELD 01w01 SWTRIG2: DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
0x40007408 B  REGISTER DHR12R1 (rw): DAC channel1 12-bit right-aligned data holding register
0x40007408 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x4000740C B  REGISTER DHR12L1 (rw): DAC channel1 12-bit left aligned data holding register
0x4000740C C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x40007410 B  REGISTER DHR8R1 (rw): DAC channel1 8-bit right aligned data holding register
0x40007410 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x40007414 B  REGISTER DHR12R2 (rw): DAC channel2 12-bit right aligned data holding register
0x40007414 C   FIELD 00w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x40007418 B  REGISTER DHR12L2 (rw): DAC channel2 12-bit left aligned data holding register
0x40007418 C   FIELD 04w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
0x4000741C B  REGISTER DHR8R2 (rw): DAC channel2 8-bit right-aligned data holding register
0x4000741C C   FIELD 00w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x40007420 B  REGISTER DHR12RD (rw): Dual DAC 12-bit right-aligned data holding register
0x40007420 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x40007420 C   FIELD 16w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x40007424 B  REGISTER DHR12LD (rw): DUAL DAC 12-bit left aligned data holding register
0x40007424 C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x40007424 C   FIELD 20w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x40007428 B  REGISTER DHR8RD (rw): DUAL DAC 8-bit right aligned data holding register
0x40007428 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x40007428 C   FIELD 08w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x4000742C B  REGISTER DOR1 (ro): DAC channel1 data output register
0x4000742C C   FIELD 00w12 DACC1DOR: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
0x40007430 B  REGISTER DOR2 (ro): DAC channel2 data output register
0x40007430 C   FIELD 00w12 DACC2DOR: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
0x40007434 B  REGISTER SR: DAC status register
0x40007434 C   FIELD 13w01 DMAUDR1 (rw): DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x40007434 C   FIELD 14w01 CAL_FLAG1 (ro): DAC Channel 1 calibration offset status This bit is set and cleared by hardware
0x40007434 C   FIELD 15w01 BWST1 (ro): DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
0x40007434 C   FIELD 29w01 DMAUDR2 (rw): DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x40007434 C   FIELD 30w01 CAL_FLAG2 (ro): DAC Channel 2 calibration offset status This bit is set and cleared by hardware
0x40007434 C   FIELD 31w01 BWST2 (ro): DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
0x40007438 B  REGISTER CCR (rw): DAC calibration control register
0x40007438 C   FIELD 00w05 OTRIM1: DAC Channel 1 offset trimming value
0x40007438 C   FIELD 16w05 OTRIM2: DAC Channel 2 offset trimming value
0x4000743C B  REGISTER MCR (rw): DAC mode control register
0x4000743C C   FIELD 00w03 MODE1: DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
0x4000743C C   FIELD 16w03 MODE2: DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
0x40007440 B  REGISTER SHSR1 (rw): DAC Sample and Hold sample time register 1
0x40007440 C   FIELD 00w10 TSAMPLE1: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
0x40007444 B  REGISTER SHSR2 (rw): DAC Sample and Hold sample time register 2
0x40007444 C   FIELD 00w10 TSAMPLE2: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
0x40007448 B  REGISTER SHHR (rw): DAC Sample and Hold hold time register
0x40007448 C   FIELD 00w10 THOLD1: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
0x40007448 C   FIELD 16w10 THOLD2: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
0x4000744C B  REGISTER SHRR (rw): DAC Sample and Hold refresh time register
0x4000744C C   FIELD 00w08 TREFRESH1: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x4000744C C   FIELD 16w08 TREFRESH2: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x400077F0 B  REGISTER IP_HWCFGR0 (rw): DAC IP Hardware Configuration Register
0x400077F0 C   FIELD 00w04 DUAL: Dual DAC capability
0x400077F0 C   FIELD 04w04 LFSR: Pseudonoise wave generation capability
0x400077F0 C   FIELD 08w04 TRIANGLE: Triangle wave generation capability
0x400077F0 C   FIELD 12w04 SAMPLE: Sample and hold mode capability
0x400077F0 C   FIELD 16w08 OR_CFG: option register bit width
0x400077F4 B  REGISTER VERR (ro): EXTI IP Version register
0x400077F4 C   FIELD 00w04 MINREV: Minor Revision number
0x400077F4 C   FIELD 04w04 MAJREV: Major Revision number
0x400077F8 B  REGISTER IPIDR (ro): EXTI Identification register
0x400077F8 C   FIELD 00w32 IPID: IP Identification
0x400077FC B  REGISTER SIDR (ro): EXTI Size ID register
0x400077FC C   FIELD 00w32 SID: Size Identification
0x40007800 A PERIPHERAL HDMI_CEC
0x40007800 B  REGISTER CR (rw): CEC control register
0x40007800 C   FIELD 00w01 CECEN: CEC Enable The CECEN bit is set and cleared by software. CECEN=1 starts message reception and enables the TXSOM control. CECEN=0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission.
0x40007800 C   FIELD 01w01 TXSOM: Tx Start Of Message TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM. Start-Bit is effectively started on the CEC line after SFT is counted. If TXSOM is set while a message reception is ongoing, transmission will start after the end of reception. TXSOM is cleared by hardware after the last byte of the message is sent with a positive acknowledge (TXEND=1), in case of transmission underrun (TXUDR=1), negative acknowledge (TXACKE=1), and transmission error (TXERR=1). It is also cleared by CECEN=0. It is not cleared and transmission is automatically retried in case of arbitration lost (ARBLST=1). TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit. Note: TXSOM must be set when CECEN=1 TXSOM must be set when transmission data is available into TXDR HEADERs first four bits containing own peripheral address are taken from TXDR[7:4], not from CEC_CFGR.OAR which is used only for reception
0x40007800 C   FIELD 02w01 TXEOM: Tx End Of Message The TXEOM bit is set by software to command transmission of the last byte of a CEC message. TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM. Note: TXEOM must be set when CECEN=1 TXEOM must be set before writing transmission data to TXDR If TXEOM is set when TXSOM=0, transmitted message will consist of 1 byte (HEADER) only (PING message)
0x40007804 B  REGISTER CFGR (rw): This register is used to configure the HDMI-CEC controller. It is mandatory to write CEC_CFGR only when CECEN=0.
0x40007804 C   FIELD 00w03 SFT: Signal Free Time SFT bits are set by software. In the SFT=0x0 configuration the number of nominal data bit periods waited before transmission is ruled by hardware according to the transmission history. In all the other configurations the SFT number is determined by software. * 0x0 ** 2.5 Data-Bit periods if CEC is the last bus initiator with unsuccessful transmission (ARBLST=1, TXERR=1, TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is the new bus initiator ** 6 Data-Bit periods if CEC is the last bus initiator with successful transmission (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2: 1.5 nominal data bit periods * 0x3: 2.5 nominal data bit periods * 0x4: 3.5 nominal data bit periods * 0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal data bit periods * 0x7: 6.5 nominal data bit periods
0x40007804 C   FIELD 03w01 RXTOL: Rx-Tolerance
0x40007804 C   FIELD 04w01 BRESTP: Rx-Stop on Bit Rising Error The BRESTP bit is set and cleared by software.
0x40007804 C   FIELD 05w01 BREGEN: Generate Error-Bit on Bit Rising Error The BREGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon BRE detection with BRESTP=1 in broadcast even if BREGEN=0
0x40007804 C   FIELD 06w01 LBPEGEN: Generate Error-Bit on Long Bit Period Error The LBPEGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon LBPE detection in broadcast even if LBPEGEN=0
0x40007804 C   FIELD 07w01 BRDNOGEN: Avoid Error-Bit Generation in Broadcast The BRDNOGEN bit is set and cleared by software.
0x40007804 C   FIELD 08w01 SFTOPT: SFT Option Bit The SFTOPT bit is set and cleared by software.
0x40007804 C   FIELD 16w15 OAR: Own addresses configuration The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position. At the end of HEADER reception, the received destination address is compared with the enabled addresses. In case of matching address, the incoming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN=1), but without acknowledge sent. Broadcast messages are always received. Example: OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received.
0x40007804 C   FIELD 31w01 LSTN: Listen mode LSTN bit is set and cleared by software.
0x40007808 B  REGISTER TXDR (wo): CEC Tx data register
0x40007808 C   FIELD 00w08 TXD: Tx Data register. TXD is a write-only register containing the data byte to be transmitted. Note: TXD must be written when TXSTART=1
0x4000780C B  REGISTER RXDR (ro): CEC Rx Data Register
0x4000780C C   FIELD 00w08 RXD: Rx Data register. RXD is read-only and contains the last data byte which has been received from the CEC line.
0x40007810 B  REGISTER ISR (rw): CEC Interrupt and Status Register
0x40007810 C   FIELD 00w01 RXBR: Rx-Byte Received The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer. RXBR is cleared by software write at 1.
0x40007810 C   FIELD 01w01 RXEND: End Of Reception RXEND is set by hardware to inform application that the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR. RXEND is cleared by software write at 1.
0x40007810 C   FIELD 02w01 RXOVR: Rx-Overrun RXOVR is set by hardware if RXBR is not yet cleared at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops message reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent. RXOVR is cleared by software write at 1.
0x40007810 C   FIELD 03w01 BRE: Rx-Bit Rising Error BRE is set by hardware in case a Data-Bit waveform is detected with Bit Rising Error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longing. BRE stops message reception if BRESTP=1. BRE generates an Error-Bit on the CEC line if BREGEN=1. BRE is cleared by software write at 1.
0x40007810 C   FIELD 04w01 SBPE: Rx-Short Bit Period Error SBPE is set by hardware in case a Data-Bit waveform is detected with Short Bit Period Error. SBPE is set at the time the anticipated falling edge occurs. SBPE generates an Error-Bit on the CEC line. SBPE is cleared by software write at 1.
0x40007810 C   FIELD 05w01 LBPE: Rx-Long Bit Period Error LBPE is set by hardware in case a Data-Bit waveform is detected with Long Bit Period Error. LBPE is set at the end of the maximum bit-extension tolerance allowed by RXTOL, in case falling edge is still longing. LBPE always stops reception of the CEC message. LBPE generates an Error-Bit on the CEC line if LBPEGEN=1. In case of broadcast, Error-Bit is generated even in case of LBPEGEN=0. LBPE is cleared by software write at 1.
0x40007810 C   FIELD 06w01 RXACKE: Rx-Missing Acknowledge In receive mode, RXACKE is set by hardware to inform application that no acknowledge was seen on the CEC line. RXACKE applies only for broadcast messages and in listen mode also for not directly addressed messages (destination address not enabled in OAR). RXACKE aborts message reception. RXACKE is cleared by software write at 1.
0x40007810 C   FIELD 07w01 ARBLST: Arbitration Lost ARBLST is set by hardware to inform application that CEC device is switching to reception due to arbitration lost event following the TXSOM command. ARBLST can be due either to a contending CEC device starting earlier or starting at the same time but with higher HEADER priority. After ARBLST assertion TXSOM bit keeps pending for next transmission attempt. ARBLST is cleared by software write at 1.
0x40007810 C   FIELD 08w01 TXBR: Tx-Byte Request TXBR is set by hardware to inform application that the next transmission data has to be written to TXDR. TXBR is set when the 4th bit of currently transmitted byte is sent. Application must write the next byte to TXDR within 6 nominal data-bit periods before transmission underrun error occurs (TXUDR). TXBR is cleared by software write at 1.
0x40007810 C   FIELD 09w01 TXEND: End of Transmission TXEND is set by hardware to inform application that the last byte of the CEC message has been successfully transmitted. TXEND clears the TXSOM and TXEOM control bits. TXEND is cleared by software write at 1.
0x40007810 C   FIELD 10w01 TXUDR: Tx-Buffer Underrun In transmission mode, TXUDR is set by hardware if application was not in time to load TXDR before of next byte transmission. TXUDR aborts message transmission and clears TXSOM and TXEOM control bits. TXUDR is cleared by software write at 1
0x40007810 C   FIELD 11w01 TXERR: Tx-Error In transmission mode, TXERR is set by hardware if the CEC initiator detects low impedance on the CEC line while it is released. TXERR aborts message transmission and clears TXSOM and TXEOM controls. TXERR is cleared by software write at 1.
0x40007810 C   FIELD 12w01 TXACKE: Tx-Missing Acknowledge Error In transmission mode, TXACKE is set by hardware to inform application that no acknowledge was received. In case of broadcast transmission, TXACKE informs application that a negative acknowledge was received. TXACKE aborts message transmission and clears TXSOM and TXEOM controls. TXACKE is cleared by software write at 1.
0x40007814 B  REGISTER IER (rw): CEC interrupt enable register
0x40007814 C   FIELD 00w01 RXBRIE: Rx-Byte Received Interrupt Enable The RXBRIE bit is set and cleared by software.
0x40007814 C   FIELD 01w01 RXENDIE: End Of Reception Interrupt Enable The RXENDIE bit is set and cleared by software.
0x40007814 C   FIELD 02w01 RXOVRIE: Rx-Buffer Overrun Interrupt Enable The RXOVRIE bit is set and cleared by software.
0x40007814 C   FIELD 03w01 BREIE: Bit Rising Error Interrupt Enable The BREIE bit is set and cleared by software.
0x40007814 C   FIELD 04w01 SBPEIE: Short Bit Period Error Interrupt Enable The SBPEIE bit is set and cleared by software.
0x40007814 C   FIELD 05w01 LBPEIE: Long Bit Period Error Interrupt Enable The LBPEIE bit is set and cleared by software.
0x40007814 C   FIELD 06w01 RXACKIE: Rx-Missing Acknowledge Error Interrupt Enable The RXACKIE bit is set and cleared by software.
0x40007814 C   FIELD 07w01 ARBLSTIE: Arbitration Lost Interrupt Enable The ARBLSTIE bit is set and cleared by software.
0x40007814 C   FIELD 08w01 TXBRIE: Tx-Byte Request Interrupt Enable The TXBRIE bit is set and cleared by software.
0x40007814 C   FIELD 09w01 TXENDIE: Tx-End Of Message Interrupt Enable The TXENDIE bit is set and cleared by software.
0x40007814 C   FIELD 10w01 TXUDRIE: Tx-Underrun Interrupt Enable The TXUDRIE bit is set and cleared by software.
0x40007814 C   FIELD 11w01 TXERRIE: Tx-Error Interrupt Enable The TXERRIE bit is set and cleared by software.
0x40007814 C   FIELD 12w01 TXACKIE: Tx-Missing Acknowledge Error Interrupt Enable The TXACKEIE bit is set and cleared by software.
0x40007C00 A PERIPHERAL LPTIM1
0x40007C00 B  REGISTER ISR (ro): Interrupt and Status Register
0x40007C00 C   FIELD 00w01 CMPM: Compare match
0x40007C00 C   FIELD 01w01 ARRM: Autoreload match
0x40007C00 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x40007C00 C   FIELD 03w01 CMPOK: Compare register update OK
0x40007C00 C   FIELD 04w01 ARROK: Autoreload register update OK
0x40007C00 C   FIELD 05w01 UP: Counter direction change down to up
0x40007C00 C   FIELD 06w01 DOWN: Counter direction change up to down
0x40007C04 B  REGISTER ICR (wo): Interrupt Clear Register
0x40007C04 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x40007C04 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x40007C04 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x40007C04 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x40007C04 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x40007C04 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x40007C04 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x40007C08 B  REGISTER IER (rw): Interrupt Enable Register
0x40007C08 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x40007C08 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x40007C08 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x40007C08 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x40007C08 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x40007C08 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x40007C08 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x40007C0C B  REGISTER CFGR (rw): Configuration Register
0x40007C0C C   FIELD 00w01 CKSEL: Clock selector
0x40007C0C C   FIELD 01w02 CKPOL: Clock Polarity
0x40007C0C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x40007C0C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x40007C0C C   FIELD 09w03 PRESC: Clock prescaler
0x40007C0C C   FIELD 13w03 TRIGSEL: Trigger selector
0x40007C0C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x40007C0C C   FIELD 19w01 TIMOUT: Timeout enable
0x40007C0C C   FIELD 20w01 WAVE: Waveform shape
0x40007C0C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x40007C0C C   FIELD 22w01 PRELOAD: Registers update mode
0x40007C0C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x40007C0C C   FIELD 24w01 ENC: Encoder mode enable
0x40007C10 B  REGISTER CR (rw): Control Register
0x40007C10 C   FIELD 00w01 ENABLE: LPTIM Enable
0x40007C10 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x40007C10 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x40007C10 C   FIELD 03w01 COUNTRST: Counter reset
0x40007C10 C   FIELD 04w01 RSTARE: Reset after read enable
0x40007C14 B  REGISTER CMP (rw): Compare Register
0x40007C14 C   FIELD 00w16 CMP: Compare value
0x40007C18 B  REGISTER ARR (rw): Autoreload Register
0x40007C18 C   FIELD 00w16 ARR: Auto reload value
0x40007C1C B  REGISTER CNT (ro): Counter Register
0x40007C1C C   FIELD 00w16 CNT: Counter value
0x40007C24 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x40007C24 C   FIELD 00w02 IN1SEL: LPTIMx Input 1 selection
0x40007C24 C   FIELD 04w02 IN2SEL: LPTIM1 Input 2 selection
0x40008000 A PERIPHERAL LPUART
0x40008000 B  REGISTER CR1 (rw): Control register 1
0x40008000 C   FIELD 00w01 UE: USART enable
0x40008000 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40008000 C   FIELD 02w01 RE: Receiver enable
0x40008000 C   FIELD 03w01 TE: Transmitter enable
0x40008000 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40008000 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40008000 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40008000 C   FIELD 07w01 TXEIE: interrupt enable
0x40008000 C   FIELD 08w01 PEIE: PE interrupt enable
0x40008000 C   FIELD 09w01 PS: Parity selection
0x40008000 C   FIELD 10w01 PCE: Parity control enable
0x40008000 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40008000 C   FIELD 12w01 M0: Word length
0x40008000 C   FIELD 13w01 MME: Mute mode enable
0x40008000 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40008000 C   FIELD 16w05 DEDT0: DEDT0
0x40008000 C   FIELD 21w05 DEAT: DEAT0
0x40008000 C   FIELD 28w01 M1: Word length
0x40008000 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40008000 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40008000 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40008004 B  REGISTER CR2 (rw): Control register 2
0x40008004 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40008004 C   FIELD 12w02 STOP: STOP bits
0x40008004 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40008004 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40008004 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40008004 C   FIELD 18w01 TAINV: Binary data inversion
0x40008004 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40008004 C   FIELD 24w04 ADD0_3: Address of the USART node
0x40008004 C   FIELD 28w04 ADD4_7: Address of the USART node
0x40008008 B  REGISTER CR3 (rw): Control register 3
0x40008008 C   FIELD 00w01 EIE: Error interrupt enable
0x40008008 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40008008 C   FIELD 06w01 DMAR: DMA enable receiver
0x40008008 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40008008 C   FIELD 08w01 RTSE: RTS enable
0x40008008 C   FIELD 09w01 CTSE: CTS enable
0x40008008 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40008008 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40008008 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40008008 C   FIELD 14w01 DEM: Driver enable mode
0x40008008 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40008008 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40008008 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40008008 C   FIELD 23w01 TXFTIE: threshold interrupt enable
0x40008008 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40008008 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40008008 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000800C B  REGISTER BRR (rw): Baud rate register
0x4000800C C   FIELD 00w20 BRR: BRR
0x40008018 B  REGISTER RQR (wo): Request register
0x40008018 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40008018 C   FIELD 01w01 SBKRQ: Send break request
0x40008018 C   FIELD 02w01 MMRQ: Mute mode request
0x40008018 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40008018 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000801C B  REGISTER ISR (ro): Interrupt & status register
0x4000801C C   FIELD 00w01 PE: PE
0x4000801C C   FIELD 01w01 FE: FE
0x4000801C C   FIELD 02w01 NF: NF
0x4000801C C   FIELD 03w01 ORE: ORE
0x4000801C C   FIELD 04w01 IDLE: IDLE
0x4000801C C   FIELD 05w01 RXNE: RXNE
0x4000801C C   FIELD 06w01 TC: TC
0x4000801C C   FIELD 07w01 TXE: TXE
0x4000801C C   FIELD 09w01 CTSIF: CTSIF
0x4000801C C   FIELD 10w01 CTS: CTS
0x4000801C C   FIELD 16w01 BUSY: BUSY
0x4000801C C   FIELD 17w01 CMF: CMF
0x4000801C C   FIELD 18w01 SBKF: SBKF
0x4000801C C   FIELD 19w01 RWU: RWU
0x4000801C C   FIELD 20w01 WUF: WUF
0x4000801C C   FIELD 21w01 TEACK: TEACK
0x4000801C C   FIELD 22w01 REACK: REACK
0x4000801C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000801C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000801C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000801C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40008020 B  REGISTER ICR (wo): Interrupt flag clear register
0x40008020 C   FIELD 00w01 PECF: Parity error clear flag
0x40008020 C   FIELD 01w01 FECF: Framing error clear flag
0x40008020 C   FIELD 02w01 NCF: Noise detected clear flag
0x40008020 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40008020 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40008020 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40008020 C   FIELD 09w01 CTSCF: CTS clear flag
0x40008020 C   FIELD 17w01 CMCF: Character match clear flag
0x40008020 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40008024 B  REGISTER RDR (ro): Receive data register
0x40008024 C   FIELD 00w09 RDR: Receive data value
0x40008028 B  REGISTER TDR (rw): Transmit data register
0x40008028 C   FIELD 00w09 TDR: Transmit data value
0x4000802C B  REGISTER PRESC (rw): Prescaler register
0x4000802C C   FIELD 00w04 PRESCALER: Clock prescaler
0x400083EC B  REGISTER HWCFGR2 (rw): LPUART Hardware Configuration register 2
0x400083EC C   FIELD 00w04 CFG1: LUART hardware configuration 1
0x400083EC C   FIELD 04w04 CFG2: LUART hardware configuration 2
0x400083F0 B  REGISTER HWCFGR1 (rw): LPUART Hardware Configuration register 1
0x400083F0 C   FIELD 00w04 CFG1: LUART hardware configuration 1
0x400083F0 C   FIELD 04w04 CFG2: LUART hardware configuration 2
0x400083F0 C   FIELD 08w04 CFG3: LUART hardware configuration 1
0x400083F0 C   FIELD 12w04 CFG4: LUART hardware configuration 2
0x400083F0 C   FIELD 16w04 CFG5: LUART hardware configuration 2
0x400083F0 C   FIELD 20w04 CFG6: LUART hardware configuration 2
0x400083F0 C   FIELD 24w04 CFG7: LUART hardware configuration 2
0x400083F0 C   FIELD 28w04 CFG8: LUART hardware configuration 2
0x400083F4 B  REGISTER VERR (ro): EXTI IP Version register
0x400083F4 C   FIELD 00w04 MINREV: Minor Revision number
0x400083F4 C   FIELD 04w04 MAJREV: Major Revision number
0x400083F8 B  REGISTER IPIDR (ro): EXTI Identification register
0x400083F8 C   FIELD 00w32 IPID: IP Identification
0x400083FC B  REGISTER SIDR (ro): EXTI Size ID register
0x400083FC C   FIELD 00w32 SID: Size Identification
0x40009400 A PERIPHERAL LPTIM2
0x40009400 B  REGISTER ISR (ro): Interrupt and Status Register
0x40009400 C   FIELD 00w01 CMPM: Compare match
0x40009400 C   FIELD 01w01 ARRM: Autoreload match
0x40009400 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x40009400 C   FIELD 03w01 CMPOK: Compare register update OK
0x40009400 C   FIELD 04w01 ARROK: Autoreload register update OK
0x40009400 C   FIELD 05w01 UP: Counter direction change down to up
0x40009400 C   FIELD 06w01 DOWN: Counter direction change up to down
0x40009404 B  REGISTER ICR (wo): Interrupt Clear Register
0x40009404 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x40009404 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x40009404 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x40009404 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x40009404 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x40009404 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x40009404 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x40009408 B  REGISTER IER (rw): Interrupt Enable Register
0x40009408 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x40009408 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x40009408 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x40009408 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x40009408 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x40009408 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x40009408 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x4000940C B  REGISTER CFGR (rw): Configuration Register
0x4000940C C   FIELD 00w01 CKSEL: Clock selector
0x4000940C C   FIELD 01w02 CKPOL: Clock Polarity
0x4000940C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x4000940C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x4000940C C   FIELD 09w03 PRESC: Clock prescaler
0x4000940C C   FIELD 13w03 TRIGSEL: Trigger selector
0x4000940C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x4000940C C   FIELD 19w01 TIMOUT: Timeout enable
0x4000940C C   FIELD 20w01 WAVE: Waveform shape
0x4000940C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x4000940C C   FIELD 22w01 PRELOAD: Registers update mode
0x4000940C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x4000940C C   FIELD 24w01 ENC: Encoder mode enable
0x40009410 B  REGISTER CR (rw): Control Register
0x40009410 C   FIELD 00w01 ENABLE: LPTIM Enable
0x40009410 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x40009410 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x40009410 C   FIELD 03w01 COUNTRST: Counter reset
0x40009410 C   FIELD 04w01 RSTARE: Reset after read enable
0x40009414 B  REGISTER CMP (rw): Compare Register
0x40009414 C   FIELD 00w16 CMP: Compare value
0x40009418 B  REGISTER ARR (rw): Autoreload Register
0x40009418 C   FIELD 00w16 ARR: Auto reload value
0x4000941C B  REGISTER CNT (ro): Counter Register
0x4000941C C   FIELD 00w16 CNT: Counter value
0x40009424 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x40009424 C   FIELD 00w02 IN1SEL: LPTIMx Input 1 selection
0x40009424 C   FIELD 04w02 IN2SEL: LPTIM1 Input 2 selection
0x4000A000 A PERIPHERAL UCPD1
0x4000A000 B  REGISTER CFGR1 (rw): UCPD configuration register
0x4000A000 C   FIELD 00w06 HBITCLKDIV: HBITCLKDIV
0x4000A000 C   FIELD 06w05 IFRGAP: IFRGAP
0x4000A000 C   FIELD 11w05 TRANSWIN: TRANSWIN
0x4000A000 C   FIELD 17w03 PSC_USBPDCLK: PSC_USBPDCLK
0x4000A000 C   FIELD 20w01 RXORDSETEN0: SOP detection
0x4000A000 C   FIELD 21w01 RXORDSETEN1: SOP' detection
0x4000A000 C   FIELD 22w01 RXORDSETEN2: SOP'' detection
0x4000A000 C   FIELD 23w01 RXORDSETEN3: Hard Reset detection
0x4000A000 C   FIELD 24w01 RXORDSETEN4: Cable Detect reset
0x4000A000 C   FIELD 25w01 RXORDSETEN5: SOP'_Debug
0x4000A000 C   FIELD 26w01 RXORDSETEN6: SOP'' Debug
0x4000A000 C   FIELD 27w01 RXORDSETEN7: SOP extension #1
0x4000A000 C   FIELD 28w01 RXORDSETEN8: SOP extension #2
0x4000A000 C   FIELD 29w01 TXDMAEN: TXDMAEN
0x4000A000 C   FIELD 30w01 RXDMAEN: RXDMAEN:
0x4000A000 C   FIELD 31w01 UCPDEN: UCPDEN
0x4000A004 B  REGISTER CFGR2 (rw): UCPD configuration register 2
0x4000A004 C   FIELD 00w01 RXFILTDIS: RXFILTDIS
0x4000A004 C   FIELD 01w01 RXFILT2N3: RXFILT2N3
0x4000A004 C   FIELD 02w01 FORCECLK: FORCECLK
0x4000A004 C   FIELD 03w01 WUPEN: WUPEN
0x4000A008 B  REGISTER CFGR3 (rw): UCPD configuration register 3
0x4000A008 C   FIELD 00w04 TRIM1_NG_CCRPD: TRIM1_NG_CCRPD
0x4000A008 C   FIELD 04w05 TRIM1_NG_CC1A5: TRIM1_NG_CC1A5
0x4000A008 C   FIELD 09w04 TRIM1_NG_CC3A0: TRIM1_NG_CC3A0
0x4000A008 C   FIELD 16w04 TRIM2_NG_CCRPD: TRIM2_NG_CCRPD
0x4000A008 C   FIELD 20w05 TRIM2_NG_CC1A5: TRIM2_NG_CC1A5
0x4000A008 C   FIELD 25w04 TRIM2_NG_CC3A0: TRIM2_NG_CC3A0
0x4000A00C B  REGISTER CR (rw): UCPD control register
0x4000A00C C   FIELD 00w02 TXMODE: TXMODE
0x4000A00C C   FIELD 02w01 TXSEND: TXSEND
0x4000A00C C   FIELD 03w01 TXHRST: TXHRST
0x4000A00C C   FIELD 04w01 RXMODE: RXMODE
0x4000A00C C   FIELD 05w01 PHYRXEN: PHYRXEN
0x4000A00C C   FIELD 06w01 PHYCCSEL: PHYCCSEL
0x4000A00C C   FIELD 07w02 ANASUBMODE: ANASUBMODE
0x4000A00C C   FIELD 09w01 ANAMODE: ANAMODE
0x4000A00C C   FIELD 10w02 CCENABLE: CCENABLE
0x4000A00C C   FIELD 15w01 DBATTEN: DBATTEN
0x4000A00C C   FIELD 16w01 FRSRXEN: FRSRXEN
0x4000A00C C   FIELD 17w01 FRSTX: FRSTX
0x4000A00C C   FIELD 18w01 RDCH: RDCH
0x4000A00C C   FIELD 20w01 CC1TCDIS: CC1TCDIS
0x4000A00C C   FIELD 21w01 CC2TCDIS: CC2TCDIS
0x4000A010 B  REGISTER IMR (rw): UCPD Interrupt Mask Register
0x4000A010 C   FIELD 00w01 TXISIE: TXISIE
0x4000A010 C   FIELD 01w01 TXMSGDISCIE: TXMSGDISCIE
0x4000A010 C   FIELD 02w01 TXMSGSENTIE: TXMSGSENTIE
0x4000A010 C   FIELD 03w01 TXMSGABTIE: TXMSGABTIE
0x4000A010 C   FIELD 04w01 HRSTDISCIE: HRSTDISCIE
0x4000A010 C   FIELD 05w01 HRSTSENTIE: HRSTSENTIE
0x4000A010 C   FIELD 06w01 TXUNDIE: TXUNDIE
0x4000A010 C   FIELD 08w01 RXNEIE: RXNEIE
0x4000A010 C   FIELD 09w01 RXORDDETIE: RXORDDETIE
0x4000A010 C   FIELD 10w01 RXHRSTDETIE: RXHRSTDETIE
0x4000A010 C   FIELD 11w01 RXOVRIE: RXOVRIE
0x4000A010 C   FIELD 12w01 RXMSGENDIE: RXMSGENDIE
0x4000A010 C   FIELD 14w01 TYPECEVT1IE: TYPECEVT1IE
0x4000A010 C   FIELD 15w01 TYPECEVT2IE: TYPECEVT2IE
0x4000A010 C   FIELD 20w01 FRSEVTIE: FRSEVTIE
0x4000A014 B  REGISTER SR (ro): UCPD Status Register
0x4000A014 C   FIELD 00w01 TXIS: TXIS
0x4000A014 C   FIELD 01w01 TXMSGDISC: TXMSGDISC
0x4000A014 C   FIELD 02w01 TXMSGSENT: TXMSGSENT
0x4000A014 C   FIELD 03w01 TXMSGABT: TXMSGABT
0x4000A014 C   FIELD 04w01 HRSTDISC: HRSTDISC
0x4000A014 C   FIELD 05w01 HRSTSENT: HRSTSENT
0x4000A014 C   FIELD 06w01 TXUND: TXUND
0x4000A014 C   FIELD 08w01 RXNE: RXNE
0x4000A014 C   FIELD 09w01 RXORDDET: RXORDDET
0x4000A014 C   FIELD 10w01 RXHRSTDET: RXHRSTDET
0x4000A014 C   FIELD 11w01 RXOVR: RXOVR
0x4000A014 C   FIELD 12w01 RXMSGEND: RXMSGEND
0x4000A014 C   FIELD 13w01 RXERR: RXERR
0x4000A014 C   FIELD 14w01 TYPECEVT1: TYPECEVT1
0x4000A014 C   FIELD 15w01 TYPECEVT2: TYPECEVT2
0x4000A014 C   FIELD 16w02 TYPEC_VSTATE_CC1: TYPEC_VSTATE_CC1
0x4000A014 C   FIELD 18w02 TYPEC_VSTATE_CC2: TYPEC_VSTATE_CC2
0x4000A014 C   FIELD 20w01 FRSEVT: FRSEVT
0x4000A018 B  REGISTER ICR (rw): UCPD Interrupt Clear Register
0x4000A018 C   FIELD 01w01 TXMSGDISCCF: TXMSGDISCCF
0x4000A018 C   FIELD 02w01 TXMSGSENTCF: TXMSGSENTCF
0x4000A018 C   FIELD 03w01 TXMSGABTCF: TXMSGABTCF
0x4000A018 C   FIELD 04w01 HRSTDISCCF: HRSTDISCCF
0x4000A018 C   FIELD 05w01 HRSTSENTCF: HRSTSENTCF
0x4000A018 C   FIELD 06w01 TXUNDCF: TXUNDCF
0x4000A018 C   FIELD 09w01 RXORDDETCF: RXORDDETCF
0x4000A018 C   FIELD 10w01 RXHRSTDETCF: RXHRSTDETCF
0x4000A018 C   FIELD 11w01 RXOVRCF: RXOVRCF
0x4000A018 C   FIELD 12w01 RXMSGENDCF: RXMSGENDCF
0x4000A018 C   FIELD 14w01 TYPECEVT1CF: TYPECEVT1CF
0x4000A018 C   FIELD 15w01 TYPECEVT2CF: TYPECEVT2CF
0x4000A018 C   FIELD 20w01 FRSEVTCF: FRSEVTCF
0x4000A01C B  REGISTER TX_ORDSETR (rw): UCPD Tx Ordered Set Type Register
0x4000A01C C   FIELD 00w20 TXORDSET: TXORDSET
0x4000A020 B  REGISTER TX_PAYSZR (rw): UCPD Tx Paysize Register
0x4000A020 C   FIELD 00w10 TXPAYSZ: TXPAYSZ
0x4000A024 B  REGISTER TXDR (rw): UCPD Tx Data Register
0x4000A024 C   FIELD 00w08 TXDATA: TXDATA
0x4000A028 B  REGISTER RX_ORDSETR (ro): UCPD Rx Ordered Set Register
0x4000A028 C   FIELD 00w03 RXORDSET: RXORDSET
0x4000A028 C   FIELD 03w01 RXSOP3OF4: RXSOP3OF4
0x4000A028 C   FIELD 04w03 RXSOPKINVALID: RXSOPKINVALID
0x4000A02C B  REGISTER RX_PAYSZR (rw): UCPD Rx Paysize Register
0x4000A02C C   FIELD 00w10 RXPAYSZ: RXPAYSZ
0x4000A030 B  REGISTER RXDR (ro): UCPD Receive Data Register
0x4000A030 C   FIELD 00w08 RXDATA: RXDATA
0x4000A034 B  REGISTER RX_ORDEXTR1 (rw): UCPD Rx Ordered Set Extension Register
0x4000A034 C   FIELD 00w20 RXSOPX1: RXSOPX1
0x4000A038 B  REGISTER RX_ORDEXTR2 (rw): UCPD Rx Ordered Set Extension Register
0x4000A038 C   FIELD 00w20 RXSOPX2: RXSOPX2
0x4000A3F4 B  REGISTER IPVER (ro): UCPD IP ID register
0x4000A3F4 C   FIELD 00w32 IPVER: IPVER
0x4000A3F8 B  REGISTER IPID (ro): UCPD IP ID register
0x4000A3F8 C   FIELD 00w32 IPID: IPID
0x4000A3FC B  REGISTER MID (ro): UCPD IP ID register
0x4000A3FC C   FIELD 00w32 IPID: IPID
0x4000A400 A PERIPHERAL UCPD2
0x4000A400 B  REGISTER CFGR1 (rw): UCPD configuration register
0x4000A400 C   FIELD 00w06 HBITCLKDIV: HBITCLKDIV
0x4000A400 C   FIELD 06w05 IFRGAP: IFRGAP
0x4000A400 C   FIELD 11w05 TRANSWIN: TRANSWIN
0x4000A400 C   FIELD 17w03 PSC_USBPDCLK: PSC_USBPDCLK
0x4000A400 C   FIELD 20w01 RXORDSETEN0: SOP detection
0x4000A400 C   FIELD 21w01 RXORDSETEN1: SOP' detection
0x4000A400 C   FIELD 22w01 RXORDSETEN2: SOP'' detection
0x4000A400 C   FIELD 23w01 RXORDSETEN3: Hard Reset detection
0x4000A400 C   FIELD 24w01 RXORDSETEN4: Cable Detect reset
0x4000A400 C   FIELD 25w01 RXORDSETEN5: SOP'_Debug
0x4000A400 C   FIELD 26w01 RXORDSETEN6: SOP'' Debug
0x4000A400 C   FIELD 27w01 RXORDSETEN7: SOP extension #1
0x4000A400 C   FIELD 28w01 RXORDSETEN8: SOP extension #2
0x4000A400 C   FIELD 29w01 TXDMAEN: TXDMAEN
0x4000A400 C   FIELD 30w01 RXDMAEN: RXDMAEN:
0x4000A400 C   FIELD 31w01 UCPDEN: UCPDEN
0x4000A404 B  REGISTER CFGR2 (rw): UCPD configuration register 2
0x4000A404 C   FIELD 00w01 RXFILTDIS: RXFILTDIS
0x4000A404 C   FIELD 01w01 RXFILT2N3: RXFILT2N3
0x4000A404 C   FIELD 02w01 FORCECLK: FORCECLK
0x4000A404 C   FIELD 03w01 WUPEN: WUPEN
0x4000A408 B  REGISTER CFGR3 (rw): UCPD configuration register 3
0x4000A408 C   FIELD 00w04 TRIM1_NG_CCRPD: TRIM1_NG_CCRPD
0x4000A408 C   FIELD 04w05 TRIM1_NG_CC1A5: TRIM1_NG_CC1A5
0x4000A408 C   FIELD 09w04 TRIM1_NG_CC3A0: TRIM1_NG_CC3A0
0x4000A408 C   FIELD 16w04 TRIM2_NG_CCRPD: TRIM2_NG_CCRPD
0x4000A408 C   FIELD 20w05 TRIM2_NG_CC1A5: TRIM2_NG_CC1A5
0x4000A408 C   FIELD 25w04 TRIM2_NG_CC3A0: TRIM2_NG_CC3A0
0x4000A40C B  REGISTER CR (rw): UCPD control register
0x4000A40C C   FIELD 00w02 TXMODE: TXMODE
0x4000A40C C   FIELD 02w01 TXSEND: TXSEND
0x4000A40C C   FIELD 03w01 TXHRST: TXHRST
0x4000A40C C   FIELD 04w01 RXMODE: RXMODE
0x4000A40C C   FIELD 05w01 PHYRXEN: PHYRXEN
0x4000A40C C   FIELD 06w01 PHYCCSEL: PHYCCSEL
0x4000A40C C   FIELD 07w02 ANASUBMODE: ANASUBMODE
0x4000A40C C   FIELD 09w01 ANAMODE: ANAMODE
0x4000A40C C   FIELD 10w02 CCENABLE: CCENABLE
0x4000A40C C   FIELD 15w01 DBATTEN: DBATTEN
0x4000A40C C   FIELD 16w01 FRSRXEN: FRSRXEN
0x4000A40C C   FIELD 17w01 FRSTX: FRSTX
0x4000A40C C   FIELD 18w01 RDCH: RDCH
0x4000A40C C   FIELD 20w01 CC1TCDIS: CC1TCDIS
0x4000A40C C   FIELD 21w01 CC2TCDIS: CC2TCDIS
0x4000A410 B  REGISTER IMR (rw): UCPD Interrupt Mask Register
0x4000A410 C   FIELD 00w01 TXISIE: TXISIE
0x4000A410 C   FIELD 01w01 TXMSGDISCIE: TXMSGDISCIE
0x4000A410 C   FIELD 02w01 TXMSGSENTIE: TXMSGSENTIE
0x4000A410 C   FIELD 03w01 TXMSGABTIE: TXMSGABTIE
0x4000A410 C   FIELD 04w01 HRSTDISCIE: HRSTDISCIE
0x4000A410 C   FIELD 05w01 HRSTSENTIE: HRSTSENTIE
0x4000A410 C   FIELD 06w01 TXUNDIE: TXUNDIE
0x4000A410 C   FIELD 08w01 RXNEIE: RXNEIE
0x4000A410 C   FIELD 09w01 RXORDDETIE: RXORDDETIE
0x4000A410 C   FIELD 10w01 RXHRSTDETIE: RXHRSTDETIE
0x4000A410 C   FIELD 11w01 RXOVRIE: RXOVRIE
0x4000A410 C   FIELD 12w01 RXMSGENDIE: RXMSGENDIE
0x4000A410 C   FIELD 14w01 TYPECEVT1IE: TYPECEVT1IE
0x4000A410 C   FIELD 15w01 TYPECEVT2IE: TYPECEVT2IE
0x4000A410 C   FIELD 20w01 FRSEVTIE: FRSEVTIE
0x4000A414 B  REGISTER SR (ro): UCPD Status Register
0x4000A414 C   FIELD 00w01 TXIS: TXIS
0x4000A414 C   FIELD 01w01 TXMSGDISC: TXMSGDISC
0x4000A414 C   FIELD 02w01 TXMSGSENT: TXMSGSENT
0x4000A414 C   FIELD 03w01 TXMSGABT: TXMSGABT
0x4000A414 C   FIELD 04w01 HRSTDISC: HRSTDISC
0x4000A414 C   FIELD 05w01 HRSTSENT: HRSTSENT
0x4000A414 C   FIELD 06w01 TXUND: TXUND
0x4000A414 C   FIELD 08w01 RXNE: RXNE
0x4000A414 C   FIELD 09w01 RXORDDET: RXORDDET
0x4000A414 C   FIELD 10w01 RXHRSTDET: RXHRSTDET
0x4000A414 C   FIELD 11w01 RXOVR: RXOVR
0x4000A414 C   FIELD 12w01 RXMSGEND: RXMSGEND
0x4000A414 C   FIELD 13w01 RXERR: RXERR
0x4000A414 C   FIELD 14w01 TYPECEVT1: TYPECEVT1
0x4000A414 C   FIELD 15w01 TYPECEVT2: TYPECEVT2
0x4000A414 C   FIELD 16w02 TYPEC_VSTATE_CC1: TYPEC_VSTATE_CC1
0x4000A414 C   FIELD 18w02 TYPEC_VSTATE_CC2: TYPEC_VSTATE_CC2
0x4000A414 C   FIELD 20w01 FRSEVT: FRSEVT
0x4000A418 B  REGISTER ICR (rw): UCPD Interrupt Clear Register
0x4000A418 C   FIELD 01w01 TXMSGDISCCF: TXMSGDISCCF
0x4000A418 C   FIELD 02w01 TXMSGSENTCF: TXMSGSENTCF
0x4000A418 C   FIELD 03w01 TXMSGABTCF: TXMSGABTCF
0x4000A418 C   FIELD 04w01 HRSTDISCCF: HRSTDISCCF
0x4000A418 C   FIELD 05w01 HRSTSENTCF: HRSTSENTCF
0x4000A418 C   FIELD 06w01 TXUNDCF: TXUNDCF
0x4000A418 C   FIELD 09w01 RXORDDETCF: RXORDDETCF
0x4000A418 C   FIELD 10w01 RXHRSTDETCF: RXHRSTDETCF
0x4000A418 C   FIELD 11w01 RXOVRCF: RXOVRCF
0x4000A418 C   FIELD 12w01 RXMSGENDCF: RXMSGENDCF
0x4000A418 C   FIELD 14w01 TYPECEVT1CF: TYPECEVT1CF
0x4000A418 C   FIELD 15w01 TYPECEVT2CF: TYPECEVT2CF
0x4000A418 C   FIELD 20w01 FRSEVTCF: FRSEVTCF
0x4000A41C B  REGISTER TX_ORDSETR (rw): UCPD Tx Ordered Set Type Register
0x4000A41C C   FIELD 00w20 TXORDSET: TXORDSET
0x4000A420 B  REGISTER TX_PAYSZR (rw): UCPD Tx Paysize Register
0x4000A420 C   FIELD 00w10 TXPAYSZ: TXPAYSZ
0x4000A424 B  REGISTER TXDR (rw): UCPD Tx Data Register
0x4000A424 C   FIELD 00w08 TXDATA: TXDATA
0x4000A428 B  REGISTER RX_ORDSETR (ro): UCPD Rx Ordered Set Register
0x4000A428 C   FIELD 00w03 RXORDSET: RXORDSET
0x4000A428 C   FIELD 03w01 RXSOP3OF4: RXSOP3OF4
0x4000A428 C   FIELD 04w03 RXSOPKINVALID: RXSOPKINVALID
0x4000A42C B  REGISTER RX_PAYSZR (rw): UCPD Rx Paysize Register
0x4000A42C C   FIELD 00w10 RXPAYSZ: RXPAYSZ
0x4000A430 B  REGISTER RXDR (ro): UCPD Receive Data Register
0x4000A430 C   FIELD 00w08 RXDATA: RXDATA
0x4000A434 B  REGISTER RX_ORDEXTR1 (rw): UCPD Rx Ordered Set Extension Register
0x4000A434 C   FIELD 00w20 RXSOPX1: RXSOPX1
0x4000A438 B  REGISTER RX_ORDEXTR2 (rw): UCPD Rx Ordered Set Extension Register
0x4000A438 C   FIELD 00w20 RXSOPX2: RXSOPX2
0x4000A7F4 B  REGISTER IPVER (ro): UCPD IP ID register
0x4000A7F4 C   FIELD 00w32 IPVER: IPVER
0x4000A7F8 B  REGISTER IPID (ro): UCPD IP ID register
0x4000A7F8 C   FIELD 00w32 IPID: IPID
0x4000A7FC B  REGISTER MID (ro): UCPD IP ID register
0x4000A7FC C   FIELD 00w32 IPID: IPID
0x4000B000 A PERIPHERAL TAMP
0x4000B000 B  REGISTER CR1 (rw): control register 1
0x4000B000 C   FIELD 00w01 TAMP1E: TAMP1E
0x4000B000 C   FIELD 01w01 TAMP2E: TAMP2E
0x4000B000 C   FIELD 16w01 ITAMP1E: ITAMP1E
0x4000B000 C   FIELD 18w01 ITAMP3E: ITAMP3E
0x4000B000 C   FIELD 19w01 ITAMP4E: ITAMP4E
0x4000B000 C   FIELD 20w01 ITAMP5E: ITAMP5E
0x4000B000 C   FIELD 21w01 ITAMP6E: ITAMP6E
0x4000B004 B  REGISTER CR2 (rw): control register 2
0x4000B004 C   FIELD 00w01 TAMP1NOER: TAMP1NOER
0x4000B004 C   FIELD 01w01 TAMP2NOER: TAMP2NOER
0x4000B004 C   FIELD 16w01 TAMP1MSK: TAMP1MSK
0x4000B004 C   FIELD 17w01 TAMP2MSK: TAMP2MSK
0x4000B004 C   FIELD 24w01 TAMP1TRG: TAMP1TRG
0x4000B004 C   FIELD 25w01 TAMP2TRG: TAMP2TRG
0x4000B00C B  REGISTER FLTCR (rw): TAMP filter control register
0x4000B00C C   FIELD 00w03 TAMPFREQ: TAMPFREQ
0x4000B00C C   FIELD 03w02 TAMPFLT: TAMPFLT
0x4000B00C C   FIELD 05w02 TAMPPRCH: TAMPPRCH
0x4000B00C C   FIELD 07w01 TAMPPUDIS: TAMPPUDIS
0x4000B02C B  REGISTER IER (rw): TAMP interrupt enable register
0x4000B02C C   FIELD 00w01 TAMP1IE: TAMP1IE
0x4000B02C C   FIELD 01w01 TAMP2IE: TAMP2IE
0x4000B02C C   FIELD 16w01 ITAMP1IE: ITAMP1IE
0x4000B02C C   FIELD 18w01 ITAMP3IE: ITAMP3IE
0x4000B02C C   FIELD 19w01 ITAMP4IE: ITAMP4IE
0x4000B02C C   FIELD 20w01 ITAMP5IE: ITAMP5IE
0x4000B02C C   FIELD 21w01 ITAMP6IE: ITAMP6IE
0x4000B030 B  REGISTER SR (ro): TAMP status register
0x4000B030 C   FIELD 00w01 TAMP1F: TAMP1F
0x4000B030 C   FIELD 01w01 TAMP2F: TAMP2F
0x4000B030 C   FIELD 16w01 ITAMP1F: ITAMP1F
0x4000B030 C   FIELD 18w01 ITAMP3F: ITAMP3F
0x4000B030 C   FIELD 19w01 ITAMP4F: ITAMP4F
0x4000B030 C   FIELD 20w01 ITAMP5F: ITAMP5F
0x4000B030 C   FIELD 21w01 ITAMP6F: ITAMP6F
0x4000B030 C   FIELD 22w01 ITAMP7F: ITAMP7F
0x4000B034 B  REGISTER MISR (ro): TAMP masked interrupt status register
0x4000B034 C   FIELD 00w01 TAMP1MF: TAMP1MF:
0x4000B034 C   FIELD 01w01 TAMP2MF: TAMP2MF
0x4000B034 C   FIELD 16w01 ITAMP1MF: ITAMP1MF
0x4000B034 C   FIELD 18w01 ITAMP3MF: ITAMP3MF
0x4000B034 C   FIELD 19w01 ITAMP4MF: ITAMP4MF
0x4000B034 C   FIELD 20w01 ITAMP5MF: ITAMP5MF
0x4000B034 C   FIELD 21w01 ITAMP6MF: ITAMP6MF
0x4000B03C B  REGISTER SCR (wo): TAMP status clear register
0x4000B03C C   FIELD 00w01 CTAMP1F: CTAMP1F
0x4000B03C C   FIELD 01w01 CTAMP2F: CTAMP2F
0x4000B03C C   FIELD 16w01 CITAMP1F: CITAMP1F
0x4000B03C C   FIELD 18w01 CITAMP3F: CITAMP3F
0x4000B03C C   FIELD 19w01 CITAMP4F: CITAMP4F
0x4000B03C C   FIELD 20w01 CITAMP5F: CITAMP5F
0x4000B03C C   FIELD 21w01 CITAMP6F: CITAMP6F
0x4000B03C C   FIELD 22w01 CITAMP7F: CITAMP7F
0x4000B100 B  REGISTER BKP0R (rw): TAMP backup register
0x4000B100 C   FIELD 00w32 BKP: BKP
0x4000B104 B  REGISTER BKP1R (rw): TAMP backup register
0x4000B104 C   FIELD 00w32 BKP: BKP
0x4000B108 B  REGISTER BKP2R (rw): TAMP backup register
0x4000B108 C   FIELD 00w32 BKP: BKP
0x4000B10C B  REGISTER BKP3R (rw): TAMP backup register
0x4000B10C C   FIELD 00w32 BKP: BKP
0x4000B110 B  REGISTER BKP4R (rw): TAMP backup register
0x4000B110 C   FIELD 00w32 BKP: BKP
0x4000B3EC B  REGISTER HWCFGR2 (ro): TAMP hardware configuration register 2
0x4000B3EC C   FIELD 00w08 PTIONREG_OUT: PTIONREG_OUT
0x4000B3EC C   FIELD 08w04 TRUST_ZONE: TRUST_ZONE
0x4000B3F0 B  REGISTER HWCFGR1 (ro): TAMP hardware configuration register 1
0x4000B3F0 C   FIELD 00w08 BACKUP_REGS: BACKUP_REGS
0x4000B3F0 C   FIELD 08w04 TAMPER: TAMPER
0x4000B3F0 C   FIELD 12w04 ACTIVE_TAMPER: ACTIVE_TAMPER
0x4000B3F0 C   FIELD 16w16 INT_TAMPER: INT_TAMPER
0x4000B3F4 B  REGISTER VERR (ro): EXTI IP Version register
0x4000B3F4 C   FIELD 00w04 MINREV: Minor Revision number
0x4000B3F4 C   FIELD 04w04 MAJREV: Major Revision number
0x4000B3F8 B  REGISTER IPIDR (ro): EXTI Identification register
0x4000B3F8 C   FIELD 00w32 IPID: IP Identification
0x4000B3FC B  REGISTER SIDR (ro): EXTI Size ID register
0x4000B3FC C   FIELD 00w32 SID: Size Identification
0x40010000 A PERIPHERAL SYSCFG
0x40010000 B  REGISTER CFGR1 (rw): SYSCFG configuration register 1
0x40010000 C   FIELD 00w02 MEM_MODE: Memory mapping selection bits
0x40010000 C   FIELD 03w01 PA11_RMP: PA11_RMP
0x40010000 C   FIELD 04w01 PA12_RMP: PA11 and PA12 remapping bit.
0x40010000 C   FIELD 05w01 IR_POL: IR output polarity selection
0x40010000 C   FIELD 06w02 IR_MOD: IR Modulation Envelope signal selection.
0x40010000 C   FIELD 08w01 BOOSTEN: I/O analog switch voltage booster enable
0x40010000 C   FIELD 09w01 UCPD1_STROBE: Strobe signal bit for UCPD1
0x40010000 C   FIELD 10w01 UCPD2_STROBE: Strobe signal bit for UCPD2
0x40010000 C   FIELD 16w01 I2C_PBx_FMP: Fast Mode Plus (FM+) driving capability activation bits
0x40010000 C   FIELD 17w01 I2C_PB7_FMP: I2C_PB7_FMP
0x40010000 C   FIELD 18w01 I2C_PB8_FMP: I2C_PB8_FMP
0x40010000 C   FIELD 19w01 I2C_PB9_FMP: I2C_PB9_FMP
0x40010000 C   FIELD 20w01 I2C1_FMP: FM+ driving capability activation for I2C1
0x40010000 C   FIELD 21w01 I2C2_FMP: FM+ driving capability activation for I2C2
0x40010000 C   FIELD 22w01 I2C_PA9_FMP: Fast Mode Plus (FM+) driving capability activation bits
0x40010000 C   FIELD 23w01 I2C_PA10_FMP: Fast Mode Plus (FM+) driving capability activation bits
0x40010000 C   FIELD 24w01 I2C3_FMP: I2C3_FMP
0x40010018 B  REGISTER CFGR2 (rw): SYSCFG configuration register 1
0x40010018 C   FIELD 00w01 LOCKUP_LOCK: Cortex-M0+ LOCKUP bit enable bit
0x40010018 C   FIELD 01w01 SRAM_PARITY_LOCK: SRAM parity lock bit
0x40010018 C   FIELD 03w01 ECC_LOCK: ECC error lock bit
0x40010018 C   FIELD 08w01 SRAM_PEF: SRAM parity error flag
0x40010030 A PERIPHERAL VREFBUF
0x40010030 B  REGISTER CSR: VREFBUF control and status register
0x40010030 C   FIELD 00w01 ENVR (rw): Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode.
0x40010030 C   FIELD 01w01 HIZ (rw): High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to for the mode descriptions depending on ENVR bit configuration.
0x40010030 C   FIELD 02w01 VRS (rw): Voltage reference scale This bit selects the value generated by the voltage reference buffer.
0x40010030 C   FIELD 03w01 VRR (ro): Voltage reference buffer ready
0x40010034 B  REGISTER CCR (rw): VREFBUF calibration control register
0x40010034 C   FIELD 00w06 TRIM (rw): Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows the tuning of the internal reference buffer voltage.
0x40010080 B  REGISTER ITLINE0 (ro): interrupt line 0 status register
0x40010080 C   FIELD 00w01 WWDG: Window watchdog interrupt pending flag
0x40010088 B  REGISTER ITLINE2 (ro): interrupt line 2 status register
0x40010088 C   FIELD 00w01 TAMP: TAMP
0x40010088 C   FIELD 01w01 RTC: RTC
0x4001008C B  REGISTER ITLINE3 (ro): interrupt line 3 status register
0x4001008C C   FIELD 00w01 FLASH_ITF: FLASH_ITF
0x4001008C C   FIELD 01w01 FLASH_ECC: FLASH_ECC
0x40010090 B  REGISTER ITLINE4 (ro): interrupt line 4 status register
0x40010090 C   FIELD 00w01 RCC: RCC
0x40010090 C   FIELD 01w01 CRS: CRS
0x40010094 B  REGISTER ITLINE5 (ro): interrupt line 5 status register
0x40010094 C   FIELD 00w01 EXTI0: EXTI0
0x40010094 C   FIELD 01w01 EXTI1: EXTI1
0x40010098 B  REGISTER ITLINE6 (ro): interrupt line 6 status register
0x40010098 C   FIELD 00w01 EXTI2: EXTI2
0x40010098 C   FIELD 01w01 EXTI3: EXTI3
0x4001009C B  REGISTER ITLINE7 (ro): interrupt line 7 status register
0x4001009C C   FIELD 00w01 EXTI4: EXTI4
0x4001009C C   FIELD 01w01 EXTI5: EXTI5
0x4001009C C   FIELD 02w01 EXTI6: EXTI6
0x4001009C C   FIELD 03w01 EXTI7: EXTI7
0x4001009C C   FIELD 04w01 EXTI8: EXTI8
0x4001009C C   FIELD 05w01 EXTI9: EXTI9
0x4001009C C   FIELD 06w01 EXTI10: EXTI10
0x4001009C C   FIELD 07w01 EXTI11: EXTI11
0x4001009C C   FIELD 08w01 EXTI12: EXTI12
0x4001009C C   FIELD 09w01 EXTI13: EXTI13
0x4001009C C   FIELD 10w01 EXTI14: EXTI14
0x4001009C C   FIELD 11w01 EXTI15: EXTI15
0x400100A0 B  REGISTER ITLINE8 (ro): interrupt line 8 status register
0x400100A0 C   FIELD 00w01 UCPD1: UCPD1
0x400100A0 C   FIELD 01w01 UCPD2: UCPD2
0x400100A0 C   FIELD 02w01 USB: USB
0x400100A4 B  REGISTER ITLINE9 (ro): interrupt line 9 status register
0x400100A4 C   FIELD 00w01 DMA1_CH1: DMA1_CH1
0x400100A8 B  REGISTER ITLINE10 (ro): interrupt line 10 status register
0x400100A8 C   FIELD 00w01 DMA1_CH2: DMA1_CH1
0x400100A8 C   FIELD 01w01 DMA1_CH3: DMA1_CH3
0x400100AC B  REGISTER ITLINE11 (ro): interrupt line 11 status register
0x400100AC C   FIELD 00w01 DMAMUX: DMAMUX
0x400100AC C   FIELD 01w01 DMA1_CH4: DMA1_CH4
0x400100AC C   FIELD 02w01 DMA1_CH5: DMA1_CH5
0x400100AC C   FIELD 03w01 DMA1_CH6: DMA1_CH6
0x400100AC C   FIELD 04w01 DMA1_CH7: DMA1_CH7
0x400100B0 B  REGISTER ITLINE12 (ro): interrupt line 12 status register
0x400100B0 C   FIELD 00w01 ADC: ADC
0x400100B0 C   FIELD 01w01 COMP1: COMP1
0x400100B0 C   FIELD 02w01 COMP2: COMP2
0x400100B0 C   FIELD 03w01 COMP3: COMP3
0x400100B4 B  REGISTER ITLINE13 (ro): interrupt line 13 status register
0x400100B4 C   FIELD 00w01 TIM1_CCU: TIM1_CCU
0x400100B4 C   FIELD 01w01 TIM1_TRG: TIM1_TRG
0x400100B4 C   FIELD 02w01 TIM1_UPD: TIM1_UPD
0x400100B4 C   FIELD 03w01 TIM1_BRK: TIM1_BRK
0x400100B8 B  REGISTER ITLINE14 (ro): interrupt line 14 status register
0x400100B8 C   FIELD 00w01 TIM1_CC: TIM1_CC
0x400100BC B  REGISTER ITLINE15 (ro): interrupt line 15 status register
0x400100BC C   FIELD 00w01 TIM2: TIM2
0x400100C0 B  REGISTER ITLINE16 (ro): interrupt line 16 status register
0x400100C0 C   FIELD 00w01 TIM3: TIM3
0x400100C0 C   FIELD 01w01 TIM4: TIM4
0x400100C4 B  REGISTER ITLINE17 (ro): interrupt line 17 status register
0x400100C4 C   FIELD 00w01 TIM6: TIM6
0x400100C4 C   FIELD 01w01 DAC: DAC
0x400100C4 C   FIELD 02w01 LPTIM1: LPTIM1
0x400100C8 B  REGISTER ITLINE18 (ro): interrupt line 18 status register
0x400100C8 C   FIELD 00w01 TIM7: TIM7
0x400100C8 C   FIELD 01w01 LPTIM2: LPTIM2
0x400100CC B  REGISTER ITLINE19 (ro): interrupt line 19 status register
0x400100CC C   FIELD 00w01 TIM14: TIM14
0x400100D0 B  REGISTER ITLINE20 (ro): interrupt line 20 status register
0x400100D0 C   FIELD 00w01 TIM15: TIM15
0x400100D4 B  REGISTER ITLINE21 (ro): interrupt line 21 status register
0x400100D4 C   FIELD 00w01 TIM16: TIM16
0x400100D4 C   FIELD 01w01 FDCAN1_IT0: FDCAN1_IT0
0x400100D4 C   FIELD 02w01 FDCAN2_IT0: FDCAN2_IT0
0x400100D8 B  REGISTER ITLINE22 (ro): interrupt line 22 status register
0x400100D8 C   FIELD 00w01 TIM17: TIM17
0x400100D8 C   FIELD 01w01 FDCAN1_IT1: FDCAN1_IT1
0x400100D8 C   FIELD 02w01 FDCAN2_IT1: FDCAN2_IT1
0x400100DC B  REGISTER ITLINE23 (ro): interrupt line 23 status register
0x400100DC C   FIELD 00w01 I2C1: I2C1
0x400100E0 B  REGISTER ITLINE24 (ro): interrupt line 24 status register
0x400100E0 C   FIELD 00w01 I2C2: I2C2
0x400100E0 C   FIELD 01w01 I2C3: I2C3
0x400100E4 B  REGISTER ITLINE25 (ro): interrupt line 25 status register
0x400100E4 C   FIELD 00w01 SPI1: SPI1
0x400100E8 B  REGISTER ITLINE26 (ro): interrupt line 26 status register
0x400100E8 C   FIELD 00w01 SPI2: SPI2
0x400100E8 C   FIELD 14w01 SPI3: SPI3
0x400100EC B  REGISTER ITLINE27 (ro): interrupt line 27 status register
0x400100EC C   FIELD 00w01 USART1: USART1
0x400100F0 B  REGISTER ITLINE28 (ro): interrupt line 28 status register
0x400100F0 C   FIELD 00w01 USART2: USART2
0x400100F0 C   FIELD 01w01 LPUART2: LPUART2
0x400100F4 B  REGISTER ITLINE29 (ro): interrupt line 29 status register
0x400100F4 C   FIELD 00w01 USART3: USART3
0x400100F4 C   FIELD 01w01 USART4: USART4
0x400100F4 C   FIELD 02w01 LPUART1: LPUART1
0x400100F4 C   FIELD 03w01 USART5: USART5
0x400100F4 C   FIELD 04w01 USART6: USART6
0x400100F8 B  REGISTER ITLINE30 (ro): interrupt line 25 status register
0x400100F8 C   FIELD 00w01 CEC: CEC
0x400100FC B  REGISTER ITLINE31 (ro): interrupt line 25 status register
0x400100FC C   FIELD 00w01 RNG: RNG
0x400100FC C   FIELD 01w01 AES: AES
0x40010200 A PERIPHERAL COMP
0x40010200 B  REGISTER COMP1_CSR (rw): Comparator 1 control and status register
0x40010200 C   FIELD 00w01 EN: COMP channel 1 enable bit
0x40010200 C   FIELD 04w04 INMSEL: Comparator 2 signal selector for inverting input INM
0x40010200 C   FIELD 08w02 INPSEL: Comparator 2 signal selector for non-inverting input
0x40010200 C   FIELD 11w01 WINMODE: Comparator 2 non-inverting input selector for window mode
0x40010200 C   FIELD 14w01 WINOUT: Comparator 2 output selector
0x40010200 C   FIELD 15w01 POLARITY: Comparator 2 polarity selector
0x40010200 C   FIELD 16w02 HYST: Comparator 2 hysteresis selector
0x40010200 C   FIELD 18w02 PWRMODE: Comparator 2 power mode selector
0x40010200 C   FIELD 20w05 BLANKSEL: Comparator 2 blanking source selector
0x40010200 C   FIELD 30w01 VALUE: Comparator 2 output status
0x40010200 C   FIELD 31w01 LOCK: COMP2_CSR register lock
0x40010204 B  REGISTER COMP2_CSR (rw): Comparator 2 control and status register
0x40010204 C   FIELD 00w01 EN: COMP channel 1 enable bit
0x40010204 C   FIELD 04w04 INMSEL: Comparator 2 signal selector for inverting input INM
0x40010204 C   FIELD 08w02 INPSEL: Comparator 2 signal selector for non-inverting input
0x40010204 C   FIELD 11w01 WINMODE: Comparator 2 non-inverting input selector for window mode
0x40010204 C   FIELD 14w01 WINOUT: Comparator 2 output selector
0x40010204 C   FIELD 15w01 POLARITY: Comparator 2 polarity selector
0x40010204 C   FIELD 16w02 HYST: Comparator 2 hysteresis selector
0x40010204 C   FIELD 18w02 PWRMODE: Comparator 2 power mode selector
0x40010204 C   FIELD 20w05 BLANKSEL: Comparator 2 blanking source selector
0x40010204 C   FIELD 30w01 VALUE: Comparator 2 output status
0x40010204 C   FIELD 31w01 LOCK: COMP2_CSR register lock
0x40012400 A PERIPHERAL ADC
0x40012400 B  REGISTER ISR (rw): ADC interrupt and status register
0x40012400 C   FIELD 00w01 ADRDY (rw): ADC ready This bit is set by hardware after the ADC has been enabled (ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.
0x40012400 C   FIELD 01w01 EOSMP (rw): End of sampling flag This bit is set by hardware during the conversion, at the end of the sampling phase.It is cleared by software by programming it to '1'.
0x40012400 C   FIELD 02w01 EOC (rw): End of conversion flag This bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register.
0x40012400 C   FIELD 03w01 EOS (rw): End of sequence flag This bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it.
0x40012400 C   FIELD 04w01 OVR (rw): ADC overrun This bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it.
0x40012400 C   FIELD 07w01 AWD1 (rw): Analog watchdog 1 flag
0x40012400 C   FIELD 08w01 AWD2 (rw): Analog watchdog 2 flag
0x40012400 C   FIELD 09w01 AWD3 (rw): Analog watchdog 3 flag
0x40012400 C   FIELD 11w01 EOCAL (rw): End Of Calibration flag This bit is set by hardware when calibration is complete. It is cleared by software writing 1 to it.
0x40012400 C   FIELD 13w01 CCRDY (rw): Channel Configuration Ready flag This flag bit is set by hardware when the channel configuration is applied after programming to ADC_CHSELR register or changing CHSELRMOD or SCANDIR. It is cleared by software by programming it to it. Note: When the software configures the channels (by programming ADC_CHSELR or changing CHSELRMOD or SCANDIR), it must wait until the CCRDY flag rises before configuring again or starting conversions, otherwise the new configuration (or the START bit) is ignored. Once the flag is asserted, if the software needs to configure again the channels, it must clear the CCRDY flag before proceeding with a new configuration.
0x40012404 B  REGISTER IER (rw): ADC interrupt enable register
0x40012404 C   FIELD 00w01 ADRDYIE (rw): ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012404 C   FIELD 01w01 EOSMPIE (rw): End of sampling flag interrupt enable This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012404 C   FIELD 02w01 EOCIE (rw): End of conversion interrupt enable This bit is set and cleared by software to enable/disable the end of conversion interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012404 C   FIELD 03w01 EOSIE (rw): End of conversion sequence interrupt enable This bit is set and cleared by software to enable/disable the end of sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012404 C   FIELD 04w01 OVRIE (rw): Overrun interrupt enable This bit is set and cleared by software to enable/disable the overrun interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012404 C   FIELD 07w01 AWD1IE (rw): Analog watchdog 1 interrupt enable
0x40012404 C   FIELD 08w01 AWD2IE (rw): Analog watchdog 2 interrupt enable
0x40012404 C   FIELD 09w01 AWD3IE (rw): Analog watchdog 3 interrupt enable
0x40012404 C   FIELD 11w01 EOCALIE (rw): End of calibration interrupt enable This bit is set and cleared by software to enable/disable the end of calibration interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012404 C   FIELD 13w01 CCRDYIE (rw): Channel Configuration Ready Interrupt enable This bit is set and cleared by software to enable/disable the channel configuration ready interrupt. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012408 B  REGISTER CR (rw): ADC control register
0x40012408 C   FIELD 00w01 ADEN (rw): ADC enable command This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the ADRDY flag has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, ADSTP=0, ADSTART=0, ADDIS=0 and ADEN=0)
0x40012408 C   FIELD 01w01 ADDIS (rw): ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: Setting ADDIS to '1' is only effective when ADEN=1 and ADSTART=0 (which ensures that no conversion is ongoing)
0x40012408 C   FIELD 02w01 ADSTART (rw): ADC start conversion command This bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: In single conversion mode (CONT=0, DISCEN=0), when software trigger is selected (EXTEN=00): at the assertion of the end of Conversion Sequence (EOS) flag. In discontinuous conversion mode(CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=00): at the assertion of the end of Conversion (EOC) flag. In all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC). After writing to ADC_CHSELR register or changing CHSELRMOD or SCANDIRW, it is mandatory to wait until CCRDY flag is asserted before setting ADSTART, otherwise, the value written to ADSTART is ignored.
0x40012408 C   FIELD 04w01 ADSTP (rw): ADC stop conversion command This bit is set by software to stop and discard an ongoing conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command. Note: Setting ADSTP to '1' is only effective when ADSTART=1 and ADDIS=0 (ADC is enabled and may be converting and there is no pending request to disable the ADC)
0x40012408 C   FIELD 28w01 ADVREGEN (rw): ADC Voltage Regulator Enable This bit is set by software, to enable the ADC internal voltage regulator. The voltage regulator output is available after tADCVREG_SETUP. It is cleared by software to disable the voltage regulator. It can be cleared only if ADEN is et to 0. Note: The software is allowed to program this bit field only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).
0x40012408 C   FIELD 31w01 ADCAL (rw): ADC calibration This bit is set by software to start the calibration of the ADC. It is cleared by hardware after calibration is complete. Note: The software is allowed to set ADCAL only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0). The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 (ADC enabled and no conversion is ongoing).
0x4001240C B  REGISTER CFGR1 (rw): ADC configuration register 1
0x4001240C C   FIELD 00w01 DMAEN (rw): Direct memory access enable This bit is set and cleared by software to enable the generation of DMA requests. This allows the DMA controller to be used to manage automatically the converted data. For more details, refer to . Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 01w01 DMACFG (rw): Direct memory access configuration This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN=1. For more details, refer to page391 Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 02w01 SCANDIR (rw): Scan sequence direction This bit is set and cleared by software to select the direction in which the channels is scanned in the sequence. It is effective only if CHSELMOD bit is cleared to 0. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.
0x4001240C C   FIELD 03w02 RES (rw): Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADEN=0.
0x4001240C C   FIELD 05w01 ALIGN (rw): Data alignment This bit is set and cleared by software to select right or left alignment. Refer to Data alignment and resolution (oversampling disabled: OVSE = 0) on page389 Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 06w03 EXTSEL (rw): External trigger selection These bits select the external event used to trigger the start of conversion (refer to External triggers for details): Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 10w02 EXTEN (rw): External trigger enable and polarity selection These bits are set and cleared by software to select the external trigger polarity and enable the trigger. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 12w01 OVRMOD (rw): Overrun management mode This bit is set and cleared by software and configure the way data overruns are managed. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 13w01 CONT (rw): Single / continuous conversion mode This bit is set and cleared by software. If it is set, conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1. The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 14w01 WAIT (rw): Wait conversion mode This bit is set and cleared by software to enable/disable wait conversion mode.. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 15w01 AUTOFF (rw): Auto-off mode This bit is set and cleared by software to enable/disable auto-off mode.. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 16w01 DISCEN (rw): Discontinuous mode This bit is set and cleared by software to enable/disable discontinuous mode. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN=1 and CONT=1. The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 21w01 CHSELRMOD (rw): Mode selection of the ADC_CHSELR register This bit is set and cleared by software to control the ADC_CHSELR feature: Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing). If CCRDY is not yet asserted after channel configuration (writing ADC_CHSELR register or changing CHSELRMOD or SCANDIR), the value written to this bit is ignored.
0x4001240C C   FIELD 22w01 AWD1SGL (rw): Enable the watchdog on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWDCH[4:0] bits or on all the channels Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 23w01 AWD1EN (rw): Analog watchdog enable This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x4001240C C   FIELD 26w05 AWD1CH (rw): Analog watchdog channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... Others: Reserved Note: The channel selected by the AWDCH[4:0] bits must be also set into the CHSELR register. The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012410 B  REGISTER CFGR2 (rw): ADC configuration register 2
0x40012410 C   FIELD 00w01 OVSE (rw): Oversampler Enable This bit is set and cleared by software. Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x40012410 C   FIELD 02w03 OVSR (rw): Oversampling ratio This bit filed defines the number of oversampling ratio. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x40012410 C   FIELD 05w04 OVSS (rw): Oversampling shift This bit is set and cleared by software. Others: Reserved Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x40012410 C   FIELD 09w01 TOVS (rw): Triggered Oversampling This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x40012410 C   FIELD 29w01 LFTRIG (rw): Low frequency trigger mode enable This bit is set and cleared by software. Note: The software is allowed to write this bit only when ADSTART bit is cleared to 0 (this ensures that no conversion is ongoing).
0x40012410 C   FIELD 30w02 CKMODE (rw): ADC clock mode These bits are set and cleared by software to define how the analog ADC is clocked: In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion. Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).
0x40012414 B  REGISTER SMPR (rw): ADC sampling time register
0x40012414 C   FIELD 00w03 SMP1 (rw): Sampling time selection 1
0x40012414 C   FIELD 04w03 SMP2 (rw): Sampling time selection 2
0x40012414 C   FIELD 08w01 SMPSEL0 (rw): Channel-0 sampling time selection
0x40012414 C   FIELD 09w01 SMPSEL1 (rw): Channel-1 sampling time selection
0x40012414 C   FIELD 10w01 SMPSEL2 (rw): Channel-2 sampling time selection
0x40012414 C   FIELD 11w01 SMPSEL3 (rw): Channel-3 sampling time selection
0x40012414 C   FIELD 12w01 SMPSEL4 (rw): Channel-4 sampling time selection
0x40012414 C   FIELD 13w01 SMPSEL5 (rw): Channel-5 sampling time selection
0x40012414 C   FIELD 14w01 SMPSEL6 (rw): Channel-6 sampling time selection
0x40012414 C   FIELD 15w01 SMPSEL7 (rw): Channel-7 sampling time selection
0x40012414 C   FIELD 16w01 SMPSEL8 (rw): Channel-8 sampling time selection
0x40012414 C   FIELD 17w01 SMPSEL9 (rw): Channel-9 sampling time selection
0x40012414 C   FIELD 18w01 SMPSEL10 (rw): Channel-10 sampling time selection
0x40012414 C   FIELD 19w01 SMPSEL11 (rw): Channel-11 sampling time selection
0x40012414 C   FIELD 20w01 SMPSEL12 (rw): Channel-12 sampling time selection
0x40012414 C   FIELD 21w01 SMPSEL13 (rw): Channel-13 sampling time selection
0x40012414 C   FIELD 22w01 SMPSEL14 (rw): Channel-14 sampling time selection
0x40012414 C   FIELD 23w01 SMPSEL15 (rw): Channel-15 sampling time selection
0x40012414 C   FIELD 24w01 SMPSEL16 (rw): Channel-16 sampling time selection
0x40012414 C   FIELD 25w01 SMPSEL17 (rw): Channel-17 sampling time selection
0x40012414 C   FIELD 26w01 SMPSEL18 (rw): Channel-18 sampling time selection
0x40012420 B  REGISTER AWD1TR (rw): ADC watchdog threshold register
0x40012420 C   FIELD 00w12 LT1 (rw): Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to ADC_AWDxTR) on page395.
0x40012420 C   FIELD 16w12 HT1 (rw): Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to ADC_AWDxTR) on page395.
0x40012424 B  REGISTER AWD2TR (rw): ADC watchdog threshold register
0x40012424 C   FIELD 00w12 LT2 (rw): Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to ADC_AWDxTR) on page395.
0x40012424 C   FIELD 16w12 HT2 (rw): Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to ADC_AWDxTR) on page395.
0x40012428 B  REGISTER CHSELR0 (rw): ADC channel selection register
0x40012428 B  REGISTER CHSELR1 (rw): ADC channel selection register
0x40012428 C   FIELD 00w01 CHSEL0 (rw): Channel-0 selection
0x40012428 C   FIELD 00w04 SQ1 (rw): 1 conversion of the sequence
0x40012428 C   FIELD 01w01 CHSEL1 (rw): Channel-1 selection
0x40012428 C   FIELD 02w01 CHSEL2 (rw): Channel-2 selection
0x40012428 C   FIELD 03w01 CHSEL3 (rw): Channel-3 selection
0x40012428 C   FIELD 04w01 CHSEL4 (rw): Channel-4 selection
0x40012428 C   FIELD 04w04 SQ2 (rw): 2 conversion of the sequence
0x40012428 C   FIELD 05w01 CHSEL5 (rw): Channel-5 selection
0x40012428 C   FIELD 06w01 CHSEL6 (rw): Channel-6 selection
0x40012428 C   FIELD 07w01 CHSEL7 (rw): Channel-7 selection
0x40012428 C   FIELD 08w01 CHSEL8 (rw): Channel-8 selection
0x40012428 C   FIELD 08w04 SQ3 (rw): 3 conversion of the sequence
0x40012428 C   FIELD 09w01 CHSEL9 (rw): Channel-9 selection
0x40012428 C   FIELD 10w01 CHSEL10 (rw): Channel-10 selection
0x40012428 C   FIELD 11w01 CHSEL11 (rw): Channel-11 selection
0x40012428 C   FIELD 12w01 CHSEL12 (rw): Channel-12 selection
0x40012428 C   FIELD 12w04 SQ4 (rw): 4 conversion of the sequence
0x40012428 C   FIELD 13w01 CHSEL13 (rw): Channel-13 selection
0x40012428 C   FIELD 14w01 CHSEL14 (rw): Channel-14 selection
0x40012428 C   FIELD 15w01 CHSEL15 (rw): Channel-15 selection
0x40012428 C   FIELD 16w01 CHSEL16 (rw): Channel-16 selection
0x40012428 C   FIELD 16w04 SQ5 (rw): 5 conversion of the sequence
0x40012428 C   FIELD 17w01 CHSEL17 (rw): Channel-17 selection
0x40012428 C   FIELD 18w01 CHSEL18 (rw): Channel-18 selection
0x40012428 C   FIELD 20w04 SQ6 (rw): 6 conversion of the sequence
0x40012428 C   FIELD 24w04 SQ7 (rw): 7 conversion of the sequence
0x40012428 C   FIELD 28w04 SQ8 (rw): 8 conversion of the sequence
0x4001242C B  REGISTER AWD3TR (rw): ADC watchdog threshold register
0x4001242C C   FIELD 00w12 LT3 (rw): Analog watchdog 3lower threshold These bits are written by software to define the lower threshold for the analog watchdog. Refer to ADC_AWDxTR) on page395.
0x4001242C C   FIELD 16w12 HT3 (rw): Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog. Refer to ADC_AWDxTR) on page395.
0x40012440 B  REGISTER DR (ro): ADC data register
0x40012440 C   FIELD 00w16 DATA (ro): Converted data These bits are read-only. They contain the conversion result from the last converted channel. The data are left- or right-aligned as shown in OVSE = 0) on page389. Just after a calibration is complete, DATA[6:0] contains the calibration factor.
0x400124A0 B  REGISTER AWD2CR (rw): ADC Analog Watchdog 2 Configuration register
0x400124A0 C   FIELD 00w01 AWD2CH0 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 01w01 AWD2CH1 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 02w01 AWD2CH2 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 03w01 AWD2CH3 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 04w01 AWD2CH4 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 05w01 AWD2CH5 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 06w01 AWD2CH6 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 07w01 AWD2CH7 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 08w01 AWD2CH8 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 09w01 AWD2CH9 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 10w01 AWD2CH10 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 11w01 AWD2CH11 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 12w01 AWD2CH12 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 13w01 AWD2CH13 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 14w01 AWD2CH14 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 15w01 AWD2CH15 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 16w01 AWD2CH16 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 17w01 AWD2CH17 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A0 C   FIELD 18w01 AWD2CH18 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 2 (AWD2). Note: The channels selected through ADC_AWD2CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 B  REGISTER AWD3CR (rw): ADC Analog Watchdog 3 Configuration register
0x400124A4 C   FIELD 00w01 AWD3CH0 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 01w01 AWD3CH1 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 02w01 AWD3CH2 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 03w01 AWD3CH3 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 04w01 AWD3CH4 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 05w01 AWD3CH5 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 06w01 AWD3CH6 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 07w01 AWD3CH7 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 08w01 AWD3CH8 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 09w01 AWD3CH9 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 10w01 AWD3CH10 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 11w01 AWD3CH11 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 12w01 AWD3CH12 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 13w01 AWD3CH13 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 14w01 AWD3CH14 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 15w01 AWD3CH15 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 16w01 AWD3CH16 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 17w01 AWD3CH17 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124A4 C   FIELD 18w01 AWD3CH18 (rw): Analog watchdog channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by analog watchdog 3 (AWD3). Note: The channels selected through ADC_AWD3CR must be also configured into the ADC_CHSELR registers. Refer to SQ8[3:0] for a definition of channel selection. The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x400124B4 B  REGISTER CALFACT (rw): ADC Calibration factor
0x400124B4 C   FIELD 00w07 CALFACT (rw): Calibration factor These bits are written by hardware or by software. Once a calibration is complete,they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new calibration is launched. Just after a calibration is complete, DATA[6:0] contains the calibration factor. Note: Software can write these bits only when ADEN=1 (ADC is enabled and no calibration is ongoing and no conversion is ongoing). Refer to SQ8[3:0] for a definition of channel selection.
0x40012708 B  REGISTER CCR (rw): ADC common configuration register
0x40012708 C   FIELD 18w04 PRESC (rw): ADC prescaler Set and cleared by software to select the frequency of the clock to the ADC. Other: Reserved Note: Software is allowed to write these bits only when the ADC is disabled (ADCAL=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).
0x40012708 C   FIELD 22w01 VREFEN (rw): VREFINT enable This bit is set and cleared by software to enable/disable the VREFINT. Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x40012708 C   FIELD 23w01 TSEN (rw): Temperature sensor enable This bit is set and cleared by software to enable/disable the temperature sensor. Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).
0x40012708 C   FIELD 24w01 VBATEN (rw): VBAT enable This bit is set and cleared by software to enable/disable the VBAT channel. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)
0x40012C00 A PERIPHERAL TIM1
0x40012C00 B  REGISTER CR1 (rw): control register 1
0x40012C00 C   FIELD 00w01 CEN: Counter enable
0x40012C00 C   FIELD 01w01 UDIS: Update disable
0x40012C00 C   FIELD 02w01 URS: Update request source
0x40012C00 C   FIELD 03w01 OPM: One-pulse mode
0x40012C00 C   FIELD 04w01 DIR: Direction
0x40012C00 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40012C00 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40012C00 C   FIELD 08w02 CKD: Clock division
0x40012C00 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40012C04 B  REGISTER CR2 (rw): control register 2
0x40012C04 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40012C04 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40012C04 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40012C04 C   FIELD 04w03 MMS: Master mode selection
0x40012C04 C   FIELD 07w01 TI1S: TI1 selection
0x40012C04 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40012C04 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40012C04 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40012C04 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40012C04 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40012C04 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40012C04 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40012C04 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40012C04 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40012C04 C   FIELD 20w04 MMS2: Master mode selection 2
0x40012C08 B  REGISTER SMCR (rw): slave mode control register
0x40012C08 C   FIELD 00w03 SMS: Slave mode selection
0x40012C08 C   FIELD 03w01 OCCS: OCREF clear selection
0x40012C08 C   FIELD 04w03 TS_4: Trigger selection
0x40012C08 C   FIELD 07w01 MSM: Master/Slave mode
0x40012C08 C   FIELD 08w04 ETF: External trigger filter
0x40012C08 C   FIELD 12w02 ETPS: External trigger prescaler
0x40012C08 C   FIELD 14w01 ECE: External clock enable
0x40012C08 C   FIELD 15w01 ETP: External trigger polarity
0x40012C08 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40012C08 C   FIELD 20w02 TS: Trigger selection
0x40012C0C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x40012C0C C   FIELD 00w01 UIE: Update interrupt enable
0x40012C0C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x40012C0C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x40012C0C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x40012C0C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x40012C0C C   FIELD 05w01 COMIE: COM interrupt enable
0x40012C0C C   FIELD 06w01 TIE: Trigger interrupt enable
0x40012C0C C   FIELD 07w01 BIE: Break interrupt enable
0x40012C0C C   FIELD 08w01 UDE: Update DMA request enable
0x40012C0C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x40012C0C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x40012C0C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x40012C0C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x40012C0C C   FIELD 13w01 COMDE: COM DMA request enable
0x40012C0C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40012C10 B  REGISTER SR (rw): status register
0x40012C10 C   FIELD 00w01 UIF: Update interrupt flag
0x40012C10 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40012C10 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40012C10 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40012C10 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40012C10 C   FIELD 05w01 COMIF: COM interrupt flag
0x40012C10 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40012C10 C   FIELD 07w01 BIF: Break interrupt flag
0x40012C10 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40012C10 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40012C10 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40012C10 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40012C10 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40012C10 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40012C10 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40012C10 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40012C14 B  REGISTER EGR (wo): event generation register
0x40012C14 C   FIELD 00w01 UG: Update generation
0x40012C14 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40012C14 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40012C14 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40012C14 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40012C14 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40012C14 C   FIELD 06w01 TG: Trigger generation
0x40012C14 C   FIELD 07w01 BG: Break generation
0x40012C14 C   FIELD 08w01 B2G: Break 2 generation
0x40012C18 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (output mode)
0x40012C18 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40012C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40012C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40012C18 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40012C18 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40012C18 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40012C18 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40012C18 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40012C18 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40012C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40012C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40012C18 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40012C18 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40012C18 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40012C18 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40012C18 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40012C18 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40012C18 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40012C18 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40012C1C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (output mode)
0x40012C1C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x40012C1C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x40012C1C C   FIELD 00w02 CC3S: Capture/Compare 3 selection
0x40012C1C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x40012C1C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x40012C1C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x40012C1C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x40012C1C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x40012C1C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x40012C1C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x40012C1C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x40012C1C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x40012C1C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x40012C1C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x40012C1C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x40012C1C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x40012C1C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x40012C1C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x40012C1C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40012C20 B  REGISTER CCER (rw): capture/compare enable register
0x40012C20 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40012C20 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40012C20 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40012C20 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40012C20 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40012C20 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40012C20 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40012C20 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40012C20 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40012C20 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40012C20 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40012C20 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40012C20 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40012C20 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40012C20 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40012C20 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40012C20 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40012C20 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40012C20 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40012C24 B  REGISTER CNT: counter
0x40012C24 C   FIELD 00w16 CNT (rw): counter value
0x40012C24 C   FIELD 31w01 UIFCPY (ro): UIF copy
0x40012C28 B  REGISTER PSC (rw): prescaler
0x40012C28 C   FIELD 00w16 PSC: Prescaler value
0x40012C2C B  REGISTER ARR (rw): auto-reload register
0x40012C2C C   FIELD 00w16 ARR: Auto-reload value
0x40012C30 B  REGISTER RCR (rw): repetition counter register
0x40012C30 C   FIELD 00w16 REP: Repetition counter value
0x40012C34 B  REGISTER CCR1 (rw): capture/compare register
0x40012C34 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C38 B  REGISTER CCR2 (rw): capture/compare register
0x40012C38 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C3C B  REGISTER CCR3 (rw): capture/compare register
0x40012C3C C   FIELD 00w16 CCR: Capture/Compare value
0x40012C40 B  REGISTER CCR4 (rw): capture/compare register
0x40012C40 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C44 B  REGISTER BDTR (rw): break and dead-time register
0x40012C44 C   FIELD 00w08 DTG: Dead-time generator setup
0x40012C44 C   FIELD 08w02 LOCK: Lock configuration
0x40012C44 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40012C44 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40012C44 C   FIELD 12w01 BKE: Break enable
0x40012C44 C   FIELD 13w01 BKP: Break polarity
0x40012C44 C   FIELD 14w01 AOE: Automatic output enable
0x40012C44 C   FIELD 15w01 MOE: Main output enable
0x40012C44 C   FIELD 16w04 BKF: Break filter
0x40012C44 C   FIELD 20w04 BK2F: Break 2 filter
0x40012C44 C   FIELD 24w01 BK2E: Break 2 enable
0x40012C44 C   FIELD 25w01 BK2P: Break 2 polarity
0x40012C44 C   FIELD 26w01 BKDSRM: Break Disarm
0x40012C44 C   FIELD 27w01 BK2DSRM: Break2 Disarm
0x40012C44 C   FIELD 28w01 BKBID: Break Bidirectional
0x40012C44 C   FIELD 29w01 BK2ID: Break2 bidirectional
0x40012C48 B  REGISTER DCR (rw): DMA control register
0x40012C48 C   FIELD 00w05 DBA: DMA base address
0x40012C48 C   FIELD 08w05 DBL: DMA burst length
0x40012C4C B  REGISTER DMAR (rw): DMA address for full transfer
0x40012C4C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40012C50 B  REGISTER OR1 (rw): option register 1
0x40012C50 C   FIELD 00w01 OCREF_CLR: Ocref_clr source selection
0x40012C54 B  REGISTER CCMR3_Output (rw): capture/compare mode register 2 (output mode)
0x40012C54 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40012C54 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40012C54 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40012C54 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40012C54 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40012C54 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40012C54 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40012C54 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40012C54 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40012C54 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40012C58 B  REGISTER CCR5 (rw): capture/compare register
0x40012C58 C   FIELD 00w16 CCR: Capture/Compare value
0x40012C58 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40012C58 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40012C58 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x40012C5C B  REGISTER CCR6 (rw): capture/compare register
0x40012C5C C   FIELD 00w16 CCR: Capture/Compare value
0x40012C60 B  REGISTER AF1 (rw): DMA address for full transfer
0x40012C60 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40012C60 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40012C60 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40012C60 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40012C60 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40012C60 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40012C60 C   FIELD 14w03 ETRSEL: ETR source selection
0x40012C64 B  REGISTER AF2 (rw): DMA address for full transfer
0x40012C64 C   FIELD 00w01 BK2INE: BRK2 BKIN input enable
0x40012C64 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40012C64 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40012C64 C   FIELD 08w01 BK2DFBK0E: BRK2 DFSDM_BREAK0 enable
0x40012C64 C   FIELD 09w01 BK2INP: BRK2 BKIN input polarity
0x40012C64 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarity
0x40012C64 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40013000 A PERIPHERAL SPI1
0x40013000 B  REGISTER CR1 (rw): control register 1
0x40013000 C   FIELD 00w01 CPHA: Clock phase
0x40013000 C   FIELD 01w01 CPOL: Clock polarity
0x40013000 C   FIELD 02w01 MSTR: Master selection
0x40013000 C   FIELD 03w03 BR: Baud rate control
0x40013000 C   FIELD 06w01 SPE: SPI enable
0x40013000 C   FIELD 07w01 LSBFIRST: Frame format
0x40013000 C   FIELD 08w01 SSI: Internal slave select
0x40013000 C   FIELD 09w01 SSM: Software slave management
0x40013000 C   FIELD 10w01 RXONLY: Receive only
0x40013000 C   FIELD 11w01 CRCL: CRC length
0x40013000 C   FIELD 12w01 CRCNEXT: CRC transfer next
0x40013000 C   FIELD 13w01 CRCEN: Hardware CRC calculation enable
0x40013000 C   FIELD 14w01 BIDIOE: Output enable in bidirectional mode
0x40013000 C   FIELD 15w01 BIDIMODE: Bidirectional data mode enable
0x40013004 B  REGISTER CR2 (rw): control register 2
0x40013004 C   FIELD 00w01 RXDMAEN: Rx buffer DMA enable
0x40013004 C   FIELD 01w01 TXDMAEN: Tx buffer DMA enable
0x40013004 C   FIELD 02w01 SSOE: SS output enable
0x40013004 C   FIELD 03w01 NSSP: NSS pulse management
0x40013004 C   FIELD 04w01 FRF: Frame format
0x40013004 C   FIELD 05w01 ERRIE: Error interrupt enable
0x40013004 C   FIELD 06w01 RXNEIE: RX buffer not empty interrupt enable
0x40013004 C   FIELD 07w01 TXEIE: Tx buffer empty interrupt enable
0x40013004 C   FIELD 08w04 DS: Data size
0x40013004 C   FIELD 12w01 FRXTH: FIFO reception threshold
0x40013004 C   FIELD 13w01 LDMA_RX: Last DMA transfer for reception
0x40013004 C   FIELD 14w01 LDMA_TX: Last DMA transfer for transmission
0x40013008 B  REGISTER SR: status register
0x40013008 C   FIELD 00w01 RXNE (ro): Receive buffer not empty
0x40013008 C   FIELD 01w01 TXE (ro): Transmit buffer empty
0x40013008 C   FIELD 02w01 CHSIDE (ro): Channel side
0x40013008 C   FIELD 03w01 UDR (ro): Underrun flag
0x40013008 C   FIELD 04w01 CRCERR (rw): CRC error flag
0x40013008 C   FIELD 05w01 MODF (ro): Mode fault
0x40013008 C   FIELD 06w01 OVR (ro): Overrun flag
0x40013008 C   FIELD 07w01 BSY (ro): Busy flag
0x40013008 C   FIELD 08w01 FRE (ro): Frame format error
0x40013008 C   FIELD 09w02 FRLVL (ro): FIFO reception level
0x40013008 C   FIELD 11w02 FTLVL (ro): FIFO transmission level
0x4001300C B  REGISTER DR (rw): data register
0x4001300C B  REGISTER DR8 (rw): Direct 8-bit access to data register
0x4001300C C   FIELD 00w08 DR: Data register
0x4001300C C   FIELD 00w16 DR: Data register
0x40013010 B  REGISTER CRCPR (rw): CRC polynomial register
0x40013010 C   FIELD 00w16 CRCPOLY: CRC polynomial register
0x40013014 B  REGISTER RXCRCR (ro): RX CRC register
0x40013014 C   FIELD 00w16 RxCRC: Rx CRC register
0x40013018 B  REGISTER TXCRCR (ro): TX CRC register
0x40013018 C   FIELD 00w16 TxCRC: Tx CRC register
0x4001301C B  REGISTER I2SCFGR (rw): configuration register
0x4001301C C   FIELD 00w01 CHLEN: Channel length (number of bits per audio channel)
0x4001301C C   FIELD 01w02 DATLEN: Data length to be transferred
0x4001301C C   FIELD 03w01 CKPOL: Inactive state clock polarity
0x4001301C C   FIELD 04w02 I2SSTD: standard selection
0x4001301C C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x4001301C C   FIELD 08w02 I2SCFG: I2S configuration mode
0x4001301C C   FIELD 10w01 I2SE: I2S enable
0x4001301C C   FIELD 11w01 I2SMOD: I2S mode selection
0x40013020 B  REGISTER I2SPR (rw): prescaler register
0x40013020 C   FIELD 00w08 I2SDIV: linear prescaler
0x40013020 C   FIELD 08w01 ODD: Odd factor for the prescaler
0x40013020 C   FIELD 09w01 MCKOE: Master clock output enable
0x400133F0 B  REGISTER HWCFGR (ro): hardware configuration register
0x400133F0 C   FIELD 00w04 CRCCFG: CRC capable at SPI mode
0x400133F0 C   FIELD 04w04 I2SCFG: I2S mode implementation
0x400133F0 C   FIELD 08w04 I2SCKCFG: I2S master clock generator at I2S mode
0x400133F0 C   FIELD 12w04 DSCFG: SPI data size configuration
0x400133F0 C   FIELD 16w04 NSSCFG: NSS pulse feature enhancement at SPI master
0x400133F4 B  REGISTER VERR (ro): EXTI IP Version register
0x400133F4 C   FIELD 00w04 MINREV: Minor Revision number
0x400133F4 C   FIELD 04w04 MAJREV: Major Revision number
0x400133F8 B  REGISTER IPIDR (ro): EXTI Identification register
0x400133F8 C   FIELD 00w32 IPID: IP Identification
0x400133FC B  REGISTER SIDR (ro): EXTI Size ID register
0x400133FC C   FIELD 00w32 SID: Size Identification
0x40013800 A PERIPHERAL USART1
0x40013800 B  REGISTER CR1 (rw): Control register 1
0x40013800 C   FIELD 00w01 UE: USART enable
0x40013800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40013800 C   FIELD 02w01 RE: Receiver enable
0x40013800 C   FIELD 03w01 TE: Transmitter enable
0x40013800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40013800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40013800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40013800 C   FIELD 07w01 TXEIE: interrupt enable
0x40013800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40013800 C   FIELD 09w01 PS: Parity selection
0x40013800 C   FIELD 10w01 PCE: Parity control enable
0x40013800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40013800 C   FIELD 12w01 M0: Word length
0x40013800 C   FIELD 13w01 MME: Mute mode enable
0x40013800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40013800 C   FIELD 15w01 OVER8: Oversampling mode
0x40013800 C   FIELD 16w05 DEDT: DEDT
0x40013800 C   FIELD 21w05 DEAT: DEAT
0x40013800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40013800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40013800 C   FIELD 28w01 M1: Word length
0x40013800 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40013800 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40013800 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40013804 B  REGISTER CR2 (rw): Control register 2
0x40013804 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40013804 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input will be ignored
0x40013804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40013804 C   FIELD 05w01 LBDL: LIN break detection length
0x40013804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40013804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40013804 C   FIELD 09w01 CPHA: Clock phase
0x40013804 C   FIELD 10w01 CPOL: Clock polarity
0x40013804 C   FIELD 11w01 CLKEN: Clock enable
0x40013804 C   FIELD 12w02 STOP: STOP bits
0x40013804 C   FIELD 14w01 LINEN: LIN mode enable
0x40013804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40013804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40013804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40013804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40013804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40013804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40013804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40013804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40013804 C   FIELD 24w08 ADD: Address of the USART node
0x40013808 B  REGISTER CR3 (rw): Control register 3
0x40013808 C   FIELD 00w01 EIE: Error interrupt enable
0x40013808 C   FIELD 01w01 IREN: Ir mode enable
0x40013808 C   FIELD 02w01 IRLP: Ir low-power
0x40013808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40013808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40013808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40013808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40013808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40013808 C   FIELD 08w01 RTSE: RTS enable
0x40013808 C   FIELD 09w01 CTSE: CTS enable
0x40013808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40013808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40013808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40013808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40013808 C   FIELD 14w01 DEM: Driver enable mode
0x40013808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40013808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40013808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40013808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40013808 C   FIELD 23w01 TXFTIE: threshold interrupt enable
0x40013808 C   FIELD 24w01 TCBGTIE: Tr Complete before guard time, interrupt enable
0x40013808 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40013808 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40013808 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4001380C B  REGISTER BRR (rw): Baud rate register
0x4001380C C   FIELD 00w16 BRR: Baud rate
0x40013810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40013810 C   FIELD 00w08 PSC: Prescaler value
0x40013810 C   FIELD 08w08 GT: Guard time value
0x40013814 B  REGISTER RTOR (rw): Receiver timeout register
0x40013814 C   FIELD 00w24 RTO: Receiver timeout value
0x40013814 C   FIELD 24w08 BLEN: Block Length
0x40013818 B  REGISTER RQR (wo): Request register
0x40013818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40013818 C   FIELD 01w01 SBKRQ: Send break request
0x40013818 C   FIELD 02w01 MMRQ: Mute mode request
0x40013818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40013818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4001381C B  REGISTER ISR (ro): Interrupt & status register
0x4001381C C   FIELD 00w01 PE: PE
0x4001381C C   FIELD 01w01 FE: FE
0x4001381C C   FIELD 02w01 NF: NF
0x4001381C C   FIELD 03w01 ORE: ORE
0x4001381C C   FIELD 04w01 IDLE: IDLE
0x4001381C C   FIELD 05w01 RXNE: RXNE
0x4001381C C   FIELD 06w01 TC: TC
0x4001381C C   FIELD 07w01 TXE: TXE
0x4001381C C   FIELD 08w01 LBDF: LBDF
0x4001381C C   FIELD 09w01 CTSIF: CTSIF
0x4001381C C   FIELD 10w01 CTS: CTS
0x4001381C C   FIELD 11w01 RTOF: RTOF
0x4001381C C   FIELD 12w01 EOBF: EOBF
0x4001381C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4001381C C   FIELD 14w01 ABRE: ABRE
0x4001381C C   FIELD 15w01 ABRF: ABRF
0x4001381C C   FIELD 16w01 BUSY: BUSY
0x4001381C C   FIELD 17w01 CMF: CMF
0x4001381C C   FIELD 18w01 SBKF: SBKF
0x4001381C C   FIELD 19w01 RWU: RWU
0x4001381C C   FIELD 20w01 WUF: WUF
0x4001381C C   FIELD 21w01 TEACK: TEACK
0x4001381C C   FIELD 22w01 REACK: REACK
0x4001381C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4001381C C   FIELD 24w01 RXFF: RXFIFO Full
0x4001381C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4001381C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4001381C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40013820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40013820 C   FIELD 00w01 PECF: Parity error clear flag
0x40013820 C   FIELD 01w01 FECF: Framing error clear flag
0x40013820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40013820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40013820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40013820 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40013820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40013820 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40013820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40013820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40013820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40013820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40013820 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40013820 C   FIELD 17w01 CMCF: Character match clear flag
0x40013820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40013824 B  REGISTER RDR (ro): Receive data register
0x40013824 C   FIELD 00w09 RDR: Receive data value
0x40013828 B  REGISTER TDR (rw): Transmit data register
0x40013828 C   FIELD 00w09 TDR: Transmit data value
0x4001382C B  REGISTER PRESC (rw): Prescaler register
0x4001382C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40014000 A PERIPHERAL TIM15
0x40014000 B  REGISTER CR1 (rw): control register 1
0x40014000 C   FIELD 00w01 CEN (rw): Counter enable Note: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.
0x40014000 C   FIELD 01w01 UDIS (rw): Update disable This bit is set and cleared by software to enable/disable UEV event generation. Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller Buffered registers are then loaded with their preload values.
0x40014000 C   FIELD 02w01 URS (rw): Update request source This bit is set and cleared by software to select the UEV event sources. Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller
0x40014000 C   FIELD 03w01 OPM (rw): One-pulse mode
0x40014000 C   FIELD 07w01 ARPE (rw): Auto-reload preload enable
0x40014000 C   FIELD 08w02 CKD (rw): Clock division This bitfield indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (tDTS) used by the dead-time generators and the digital filters (TIx)
0x40014000 C   FIELD 11w01 UIFREMAP (rw): UIF status bit remapping
0x40014004 B  REGISTER CR2 (rw): control register 2
0x40014004 C   FIELD 00w01 CCPC (rw): Capture/compare preloaded control Note: This bit acts only on channels that have a complementary output.
0x40014004 C   FIELD 02w01 CCUS (rw): Capture/compare control update selection Note: This bit acts only on channels that have a complementary output.
0x40014004 C   FIELD 03w01 CCDS (rw): Capture/compare DMA selection
0x40014004 C   FIELD 04w03 MMS (rw): Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:
0x40014004 C   FIELD 07w01 TI1S (rw): TI1 selection
0x40014004 C   FIELD 08w01 OIS1 (rw): Output Idle state (OC1 output)
0x40014004 C   FIELD 09w01 OIS1N (rw): Output Idle state (OC1N output)
0x40014004 C   FIELD 10w01 OIS2 (rw): Output Idle state (OC2 output)
0x40014008 B  REGISTER SMCR (rw): slave mode control register
0x40014008 C   FIELD 00w03 SMS1 (rw): Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. Other codes: reserved. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='00100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
0x40014008 C   FIELD 04w03 TS1 (rw): Trigger selection This bit field selects the trigger input to be used to synchronize the counter. Other: Reserved See for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
0x40014008 C   FIELD 07w01 MSM (rw): Master/slave mode
0x40014008 C   FIELD 16w01 SMS2 (rw): Slave mode selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. Other codes: reserved. Note: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS='00100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. Note: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer.
0x40014008 C   FIELD 20w02 TS2 (rw): Trigger selection This bit field selects the trigger input to be used to synchronize the counter. Other: Reserved See for more details on ITRx meaning for each Timer. Note: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition.
0x4001400C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001400C C   FIELD 00w01 UIE (rw): Update interrupt enable
0x4001400C C   FIELD 01w01 CC1IE (rw): Capture/Compare 1 interrupt enable
0x4001400C C   FIELD 02w01 CC2IE (rw): Capture/Compare 2 interrupt enable
0x4001400C C   FIELD 05w01 COMIE (rw): COM interrupt enable
0x4001400C C   FIELD 06w01 TIE (rw): Trigger interrupt enable
0x4001400C C   FIELD 07w01 BIE (rw): Break interrupt enable
0x4001400C C   FIELD 08w01 UDE (rw): Update DMA request enable
0x4001400C C   FIELD 09w01 CC1DE (rw): Capture/Compare 1 DMA request enable
0x4001400C C   FIELD 10w01 CC2DE (rw): Capture/Compare 2 DMA request enable
0x4001400C C   FIELD 13w01 COMDE (rw): COM DMA request enable
0x4001400C C   FIELD 14w01 TDE (rw): Trigger DMA request enable
0x40014010 B  REGISTER SR (rw): status register
0x40014010 C   FIELD 00w01 UIF (rw): Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. At overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register. When CNT is reinitialized by a trigger event (refer to control register (TIM15_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register.
0x40014010 C   FIELD 01w01 CC1IF (rw): Capture/compare 1 interrupt flag
0x40014010 C   FIELD 02w01 CC2IF (rw): Capture/compare 2 interrupt flag
0x40014010 C   FIELD 05w01 COMIF (rw): COM interrupt flag
0x40014010 C   FIELD 06w01 TIF (rw): Trigger interrupt flag This flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is set when the counter starts or stops when gated mode is selected. It is cleared by software.
0x40014010 C   FIELD 07w01 BIF (rw): Break interrupt flag This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active.
0x40014010 C   FIELD 09w01 CC1OF (rw): Capture/Compare 1 overcapture flag
0x40014010 C   FIELD 10w01 CC2OF (rw): Capture/Compare 2 overcapture flag
0x40014014 B  REGISTER EGR (wo): event generation register
0x40014014 C   FIELD 00w01 UG (wo): Update generation This bit can be set by software, it is automatically cleared by hardware.
0x40014014 C   FIELD 01w01 CC1G (wo): Capture/compare 1 generation
0x40014014 C   FIELD 02w01 CC2G (wo): Capture/compare 2 generation
0x40014014 C   FIELD 05w01 COMG (rw): Capture/Compare control update generation This bit can be set by software, it is automatically cleared by hardware. Note: This bit acts only on channels that have a complementary output.
0x40014014 C   FIELD 06w01 TG (wo): Trigger generation This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0x40014014 C   FIELD 07w01 BG (wo): Break generation This bit is set by software in order to generate an event, it is automatically cleared by hardware.
0x40014018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014018 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014018 C   FIELD 00w02 CC1S (rw): Capture/Compare 1 Selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER).
0x40014018 C   FIELD 00w02 CC1S (rw): Capture/Compare 1 selection
0x40014018 C   FIELD 02w01 OC1FE (rw): Output compare 1 fast enable
0x40014018 C   FIELD 02w02 IC1PSC (rw): Input capture 1 prescaler
0x40014018 C   FIELD 03w01 OC1PE (rw): Output compare 1 preload enable
0x40014018 C   FIELD 04w03 OC1M (rw): Output compare 1 mode
0x40014018 C   FIELD 04w04 IC1F (rw): Input capture 1 filter
0x40014018 C   FIELD 08w02 CC2S (rw): Capture/Compare 2 selection
0x40014018 C   FIELD 08w02 CC2S (rw): Capture/Compare 2 selection This bit-field defines the direction of the channel (input/output) as well as the used input. Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER).
0x40014018 C   FIELD 10w01 OC2FE (rw): Output compare 2 fast enable
0x40014018 C   FIELD 10w02 IC2PSC (rw): Input capture 2 prescaler
0x40014018 C   FIELD 11w01 OC2PE (rw): Output compare 2 preload enable
0x40014018 C   FIELD 12w03 OC2M (rw): Output compare 2 mode
0x40014018 C   FIELD 12w04 IC2F (rw): Input capture 2 filter
0x40014018 C   FIELD 16w01 OC1M_3 (rw): Output compare 1 mode, bit 3
0x40014018 C   FIELD 24w01 OC2M_3 (rw): Output compare 2 mode, bit 3
0x40014020 B  REGISTER CCER (rw): capture/compare enable register
0x40014020 C   FIELD 00w01 CC1E (rw): Capture/Compare 1 output enable
0x40014020 C   FIELD 01w01 CC1P (rw): Capture/Compare 1 output Polarity
0x40014020 C   FIELD 02w01 CC1NE (rw): Capture/Compare 1 complementary output enable
0x40014020 C   FIELD 03w01 CC1NP (rw): Capture/Compare 1 output Polarity
0x40014020 C   FIELD 04w01 CC2E (rw): Capture/Compare 2 output enable
0x40014020 C   FIELD 05w01 CC2P (rw): Capture/Compare 2 output Polarity
0x40014020 C   FIELD 07w01 CC2NP (rw): Capture/Compare 2 output Polarity
0x40014024 B  REGISTER CNT: counter
0x40014024 C   FIELD 00w16 CNT (rw): counter value
0x40014024 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014028 B  REGISTER PSC (rw): prescaler
0x40014028 C   FIELD 00w16 PSC: Prescaler value
0x4001402C B  REGISTER ARR (rw): auto-reload register
0x4001402C C   FIELD 00w16 ARR: Auto-reload value
0x40014030 B  REGISTER RCR (rw): repetition counter register
0x40014030 C   FIELD 00w08 REP: Repetition counter value
0x40014034 B  REGISTER CCR1 (rw): capture/compare register
0x40014034 C   FIELD 00w16 CCR: Capture/Compare value
0x40014038 B  REGISTER CCR2 (rw): capture/compare register
0x40014038 C   FIELD 00w16 CCR: Capture/Compare value
0x40014044 B  REGISTER BDTR (rw): break and dead-time register
0x40014044 C   FIELD 00w08 DTG (rw): Dead-time generator setup
0x40014044 C   FIELD 08w02 LOCK (rw): Lock configuration These bits offer a write protection against software errors. Note: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.
0x40014044 C   FIELD 10w01 OSSI (rw): Off-state selection for Idle mode This bit is used when MOE=0 on channels configured as outputs. See OC/OCN enable description for more details (enable register (TIM15_CCER) on page818). Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014044 C   FIELD 11w01 OSSR (rw): Off-state selection for Run mode This bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer. See OC/OCN enable description for more details (enable register (TIM15_CCER) on page818). Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014044 C   FIELD 12w01 BKE (rw): Break enable 1; Break inputs (BRK and CCS clock failure event) enabled This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40014044 C   FIELD 13w01 BKP (rw): Break polarity Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40014044 C   FIELD 14w01 AOE (rw): Automatic output enable Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014044 C   FIELD 15w01 MOE (rw): Main output enable This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output. See OC/OCN enable description for more details (enable register (TIM15_CCER) on page818).
0x40014044 C   FIELD 16w04 BKF (rw): Break filter This bit-field defines the frequency used to sample the BRK input signal and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output: Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014044 C   FIELD 26w01 BKDSRM (rw): Break Disarm This bit is cleared by hardware when no break source is active. The BKDSRM bit must be set by software to release the bidirectional output control (open-drain output in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the fault condition has disappeared. Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40014044 C   FIELD 28w01 BKBID (rw): Break Bidirectional In the bidirectional mode (BKBID bit set to 1), the break input is configured both in input mode and in open drain output mode. Any active break event asserts a low logic level on the Break input to indicate an internal break event to external devices. Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register). Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective.
0x40014048 B  REGISTER DCR (rw): DMA control register
0x40014048 C   FIELD 00w05 DBA (rw): DMA base address This 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register. Example: ...
0x40014048 C   FIELD 08w05 DBL (rw): DMA burst length This 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address). ...
0x4001404C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001404C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014060 B  REGISTER AF1 (rw): TIM15 alternate register 1
0x40014060 C   FIELD 00w01 BKINE (rw): BRK BKIN input enable This bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is 'ORed' with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 01w01 BKCMP1E (rw): BRK COMP1 enable This bit enables the COMP1 for the timer's BRK input. COMP1 output is 'ORed' with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 02w01 BKCMP2E (rw): BRK COMP2 enable This bit enables the COMP2 for the timer's BRK input. COMP2 output is 'ORed' with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 03w01 BKCMP3E (rw): BRK COMP3 enable This bit enables the COMP3 for the timer's BRK input. COMP3 output is 'ORed' with the other BRK sources. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 09w01 BKINP (rw): BRK BKIN input polarity This bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 10w01 BKCMP1P (rw): BRK COMP1 input polarity This bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 11w01 BKCMP2P (rw): BRK COMP2 input polarity This bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014060 C   FIELD 12w01 BKCMP3P (rw): BRK COMP3 input polarity This bit selects the COMP3 input sensitivity. It must be programmed together with the BKP polarity bit. Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).
0x40014068 B  REGISTER TISEL (rw): input selection register
0x40014068 C   FIELD 00w04 TI1SEL (rw): selects TI1[0] to TI1[15] input Others: Reserved
0x40014068 C   FIELD 08w04 TI2SEL (rw): selects TI2[0] to TI2[15] input Others: Reserved
0x40014400 A PERIPHERAL TIM16
0x40014400 B  REGISTER CR1 (rw): control register 1
0x40014400 C   FIELD 00w01 CEN: Counter enable
0x40014400 C   FIELD 01w01 UDIS: Update disable
0x40014400 C   FIELD 02w01 URS: Update request source
0x40014400 C   FIELD 03w01 OPM: One-pulse mode
0x40014400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014400 C   FIELD 08w02 CKD: Clock division
0x40014400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014404 B  REGISTER CR2 (rw): control register 2
0x40014404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x4001440C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001440C C   FIELD 00w01 UIE: Update interrupt enable
0x4001440C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001440C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001440C C   FIELD 07w01 BIE: Break interrupt enable
0x4001440C C   FIELD 08w01 UDE: Update DMA request enable
0x4001440C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001440C C   FIELD 13w01 COMDE: COM DMA request enable
0x40014410 B  REGISTER SR (rw): status register
0x40014410 C   FIELD 00w01 UIF: Update interrupt flag
0x40014410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014410 C   FIELD 07w01 BIF: Break interrupt flag
0x40014410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014414 B  REGISTER EGR (wo): event generation register
0x40014414 C   FIELD 00w01 UG: Update generation
0x40014414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014414 C   FIELD 07w01 BG: Break generation
0x40014418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014418 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014420 B  REGISTER CCER (rw): capture/compare enable register
0x40014420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014424 B  REGISTER CNT: counter
0x40014424 C   FIELD 00w16 CNT (rw): counter value
0x40014424 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014428 B  REGISTER PSC (rw): prescaler
0x40014428 C   FIELD 00w16 PSC: Prescaler value
0x4001442C B  REGISTER ARR (rw): auto-reload register
0x4001442C C   FIELD 00w16 ARR: Auto-reload value
0x40014430 B  REGISTER RCR (rw): repetition counter register
0x40014430 C   FIELD 00w08 REP: Repetition counter value
0x40014434 B  REGISTER CCR1 (rw): capture/compare register
0x40014434 C   FIELD 00w16 CCR: Capture/Compare value
0x40014444 B  REGISTER BDTR (rw): break and dead-time register
0x40014444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014444 C   FIELD 08w02 LOCK: Lock configuration
0x40014444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014444 C   FIELD 12w01 BKE: Break enable
0x40014444 C   FIELD 13w01 BKP: Break polarity
0x40014444 C   FIELD 14w01 AOE: Automatic output enable
0x40014444 C   FIELD 15w01 MOE: Main output enable
0x40014444 C   FIELD 16w04 BKF: Break filter
0x40014444 C   FIELD 26w01 BKDSRM: Break Disarm
0x40014444 C   FIELD 28w01 BKBID: Break Bidirectional
0x40014448 B  REGISTER DCR (rw): DMA control register
0x40014448 C   FIELD 00w05 DBA: DMA base address
0x40014448 C   FIELD 08w05 DBL: DMA burst length
0x4001444C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001444C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014460 B  REGISTER AF1 (rw): TIM17 option register 1
0x40014460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014460 C   FIELD 08w01 BKDFBK1E: BRK DFSDM_BREAK1 enable
0x40014460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarit
0x40014468 B  REGISTER TISEL (rw): input selection register
0x40014468 C   FIELD 00w04 TI1SEL: selects input
0x40014800 A PERIPHERAL TIM17
0x40014800 B  REGISTER CR1 (rw): control register 1
0x40014800 C   FIELD 00w01 CEN: Counter enable
0x40014800 C   FIELD 01w01 UDIS: Update disable
0x40014800 C   FIELD 02w01 URS: Update request source
0x40014800 C   FIELD 03w01 OPM: One-pulse mode
0x40014800 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014800 C   FIELD 08w02 CKD: Clock division
0x40014800 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014804 B  REGISTER CR2 (rw): control register 2
0x40014804 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014804 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014804 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014804 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014804 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x4001480C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001480C C   FIELD 00w01 UIE: Update interrupt enable
0x4001480C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001480C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001480C C   FIELD 07w01 BIE: Break interrupt enable
0x4001480C C   FIELD 08w01 UDE: Update DMA request enable
0x4001480C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001480C C   FIELD 13w01 COMDE: COM DMA request enable
0x40014810 B  REGISTER SR (rw): status register
0x40014810 C   FIELD 00w01 UIF: Update interrupt flag
0x40014810 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014810 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014810 C   FIELD 07w01 BIF: Break interrupt flag
0x40014810 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014814 B  REGISTER EGR (wo): event generation register
0x40014814 C   FIELD 00w01 UG: Update generation
0x40014814 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014814 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014814 C   FIELD 07w01 BG: Break generation
0x40014818 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014818 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014818 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014818 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014818 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014818 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014818 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014818 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014820 B  REGISTER CCER (rw): capture/compare enable register
0x40014820 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014820 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014820 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014820 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014824 B  REGISTER CNT: counter
0x40014824 C   FIELD 00w16 CNT (rw): counter value
0x40014824 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014828 B  REGISTER PSC (rw): prescaler
0x40014828 C   FIELD 00w16 PSC: Prescaler value
0x4001482C B  REGISTER ARR (rw): auto-reload register
0x4001482C C   FIELD 00w16 ARR: Auto-reload value
0x40014830 B  REGISTER RCR (rw): repetition counter register
0x40014830 C   FIELD 00w08 REP: Repetition counter value
0x40014834 B  REGISTER CCR1 (rw): capture/compare register
0x40014834 C   FIELD 00w16 CCR: Capture/Compare value
0x40014844 B  REGISTER BDTR (rw): break and dead-time register
0x40014844 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014844 C   FIELD 08w02 LOCK: Lock configuration
0x40014844 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014844 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014844 C   FIELD 12w01 BKE: Break enable
0x40014844 C   FIELD 13w01 BKP: Break polarity
0x40014844 C   FIELD 14w01 AOE: Automatic output enable
0x40014844 C   FIELD 15w01 MOE: Main output enable
0x40014844 C   FIELD 16w04 BKF: Break filter
0x40014844 C   FIELD 26w01 BKDSRM: Break Disarm
0x40014844 C   FIELD 28w01 BKBID: Break Bidirectional
0x40014848 B  REGISTER DCR (rw): DMA control register
0x40014848 C   FIELD 00w05 DBA: DMA base address
0x40014848 C   FIELD 08w05 DBL: DMA burst length
0x4001484C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001484C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014860 B  REGISTER AF1 (rw): TIM17 option register 1
0x40014860 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014860 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014860 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014860 C   FIELD 08w01 BKDFBK1E: BRK DFSDM_BREAK1 enable
0x40014860 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014860 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014860 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarit
0x40014868 B  REGISTER TISEL (rw): input selection register
0x40014868 C   FIELD 00w04 TI1SEL: selects input
0x40015800 A PERIPHERAL DBG
0x40015800 B  REGISTER IDCODE (ro): MCU Device ID Code Register
0x40015800 C   FIELD 00w16 DEV_ID: Device Identifier
0x40015800 C   FIELD 16w16 REV_ID: Revision Identifier
0x40015804 B  REGISTER CR (rw): Debug MCU Configuration Register
0x40015804 C   FIELD 01w01 DBG_STOP: Debug Stop Mode
0x40015804 C   FIELD 02w01 DBG_STANDBY: Debug Standby Mode
0x40015808 B  REGISTER APB_FZ1 (rw): DBG APB freeze register 1
0x40015808 C   FIELD 00w01 DBG_TIMER2_STOP: Debug Timer 2 stopped when Core is halted
0x40015808 C   FIELD 01w01 DBG_TIM3_STOP: TIM3 counter stopped when core is halted
0x40015808 C   FIELD 04w01 DBG_TIMER6_STOP: Debug Timer 6 stopped when Core is halted
0x40015808 C   FIELD 05w01 DBG_TIM7_STOP: TIM7 counter stopped when core is halted
0x40015808 C   FIELD 10w01 DBG_RTC_STOP: Debug RTC stopped when Core is halted
0x40015808 C   FIELD 11w01 DBG_WWDG_STOP: Debug Window Wachdog stopped when Core is halted
0x40015808 C   FIELD 12w01 DBG_IWDG_STOP: Debug Independent Wachdog stopped when Core is halted
0x40015808 C   FIELD 21w01 DBG_I2C1_STOP: I2C1 SMBUS timeout mode stopped when core is halted
0x40015808 C   FIELD 30w01 DBG_LPTIM2_STOP: Clocking of LPTIMER2 counter when the core is halted
0x40015808 C   FIELD 31w01 DBG_LPTIM1_STOP: Clocking of LPTIMER1 counter when the core is halted
0x4001580C B  REGISTER APB_FZ2 (rw): DBG APB freeze register 2
0x4001580C C   FIELD 11w01 DBG_TIM1_STOP: DBG_TIM1_STOP
0x4001580C C   FIELD 15w01 DBG_TIM14_STOP: DBG_TIM14_STOP
0x4001580C C   FIELD 16w01 DBG_TIM15_STOP: DBG_TIM15_STOP
0x4001580C C   FIELD 17w01 DBG_TIM16_STOP: DBG_TIM16_STOP
0x4001580C C   FIELD 18w01 DBG_TIM17_STOP: DBG_TIM17_STOP
0x40020000 A PERIPHERAL DMA1
0x40020000 B  REGISTER ISR: DMA interrupt status register
0x40020000 C   FIELD 00w01 GIF1 (ro): Channel 1 Global interrupt flag
0x40020000 C   FIELD 01w01 TCIF1 (ro): Channel 1 Transfer Complete flag
0x40020000 C   FIELD 02w01 HTIF1 (ro): Channel 1 Half Transfer Complete flag
0x40020000 C   FIELD 03w01 TEIF1 (ro): Channel 1 Transfer Error flag
0x40020000 C   FIELD 04w01 GIF2 (ro): Channel 2 Global interrupt flag
0x40020000 C   FIELD 05w01 TCIF2 (ro): Channel 2 Transfer Complete flag
0x40020000 C   FIELD 06w01 HTIF2 (ro): Channel 2 Half Transfer Complete flag
0x40020000 C   FIELD 07w01 TEIF2 (ro): Channel 2 Transfer Error flag
0x40020000 C   FIELD 08w01 GIF3 (ro): Channel 3 Global interrupt flag
0x40020000 C   FIELD 09w01 TCIF3 (ro): Channel 3 Transfer Complete flag
0x40020000 C   FIELD 10w01 HTIF3 (ro): Channel 3 Half Transfer Complete flag
0x40020000 C   FIELD 11w01 TEIF3 (ro): Channel 3 Transfer Error flag
0x40020000 C   FIELD 12w01 GIF4 (ro): Channel 4 Global interrupt flag
0x40020000 C   FIELD 13w01 TCIF4 (ro): Channel 4 Transfer Complete flag
0x40020000 C   FIELD 14w01 HTIF4 (ro): Channel 4 Half Transfer Complete flag
0x40020000 C   FIELD 15w01 TEIF4 (ro): Channel 4 Transfer Error flag
0x40020000 C   FIELD 16w01 GIF5 (ro): Channel 5 Global interrupt flag
0x40020000 C   FIELD 17w01 TCIF5 (ro): Channel 5 Transfer Complete flag
0x40020000 C   FIELD 18w01 HTIF5 (ro): Channel 5 Half Transfer Complete flag
0x40020000 C   FIELD 19w01 TEIF5 (ro): Channel 5 Transfer Error flag
0x40020000 C   FIELD 20w01 GIF6 (ro): Channel 6 Global interrupt flag
0x40020000 C   FIELD 21w01 TCIF6 (ro): Channel 6 Transfer Complete flag
0x40020000 C   FIELD 22w01 HTIF6 (ro): Channel 6 Half Transfer Complete flag
0x40020000 C   FIELD 23w01 TEIF6 (ro): Channel 6 Transfer Error flag
0x40020000 C   FIELD 24w01 GIF7 (ro): Channel 7 Global interrupt flag
0x40020000 C   FIELD 25w01 TCIF7 (ro): Channel 7 Transfer Complete flag
0x40020000 C   FIELD 26w01 HTIF7 (ro): Channel 7 Half Transfer Complete flag
0x40020000 C   FIELD 27w01 TEIF7 (ro): Channel 7 Transfer Error flag
0x40020004 B  REGISTER IFCR: DMA interrupt flag clear register
0x40020004 C   FIELD 00w01 CGIF1 (wo): Channel 1 Global interrupt clear
0x40020004 C   FIELD 01w01 CTCIF1 (wo): Channel 1 Transfer Complete clear
0x40020004 C   FIELD 02w01 CHTIF1 (wo): Channel 1 Half Transfer clear
0x40020004 C   FIELD 03w01 CTEIF1 (wo): Channel 1 Transfer Error clear
0x40020004 C   FIELD 04w01 CGIF2 (wo): Channel 2 Global interrupt clear
0x40020004 C   FIELD 05w01 CTCIF2 (wo): Channel 2 Transfer Complete clear
0x40020004 C   FIELD 06w01 CHTIF2 (wo): Channel 2 Half Transfer clear
0x40020004 C   FIELD 07w01 CTEIF2 (wo): Channel 2 Transfer Error clear
0x40020004 C   FIELD 08w01 CGIF3 (wo): Channel 3 Global interrupt clear
0x40020004 C   FIELD 09w01 CTCIF3 (wo): Channel 3 Transfer Complete clear
0x40020004 C   FIELD 10w01 CHTIF3 (wo): Channel 3 Half Transfer clear
0x40020004 C   FIELD 11w01 CTEIF3 (wo): Channel 3 Transfer Error clear
0x40020004 C   FIELD 12w01 CGIF4 (wo): Channel 4 Global interrupt clear
0x40020004 C   FIELD 13w01 CTCIF4 (wo): Channel 4 Transfer Complete clear
0x40020004 C   FIELD 14w01 CHTIF4 (wo): Channel 4 Half Transfer clear
0x40020004 C   FIELD 15w01 CTEIF4 (wo): Channel 4 Transfer Error clear
0x40020004 C   FIELD 16w01 CGIF5 (wo): Channel 5 Global interrupt clear
0x40020004 C   FIELD 17w01 CTCIF5 (wo): Channel 5 Transfer Complete clear
0x40020004 C   FIELD 18w01 CHTIF5 (wo): Channel 5 Half Transfer clear
0x40020004 C   FIELD 19w01 CTEIF5 (wo): Channel 5 Transfer Error clear
0x40020004 C   FIELD 20w01 CGIF6 (wo): Channel 6 Global interrupt clear
0x40020004 C   FIELD 21w01 CTCIF6 (wo): Channel 6 Transfer Complete clear
0x40020004 C   FIELD 22w01 CHTIF6 (wo): Channel 6 Half Transfer clear
0x40020004 C   FIELD 23w01 CTEIF6 (wo): Channel 6 Transfer Error clear
0x40020004 C   FIELD 24w01 CGIF7 (wo): Channel 7 Global interrupt clear
0x40020004 C   FIELD 25w01 CTCIF7 (wo): Channel 7 Transfer Complete clear
0x40020004 C   FIELD 26w01 CHTIF7 (wo): Channel 7 Half Transfer clear
0x40020004 C   FIELD 27w01 CTEIF7 (wo): Channel 7 Transfer Error clear
0x40020008 B  CLUSTER CH1: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020008 B  REGISTER CR1: DMA channel 1 configuration register
0x40020008 C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x40020008 C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020008 C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002000C B  REGISTER NDTR1: DMA channel x number of data register
0x4002000C C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020010 B  REGISTER PAR1: DMA channel x peripheral address register
0x40020010 C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020014 B  REGISTER MAR1: DMA channel x memory address register
0x40020014 C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002001C B  CLUSTER CH2: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002001C B  REGISTER CR2: DMA channel 1 configuration register
0x4002001C C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x4002001C C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002001C C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020020 B  REGISTER NDTR2: DMA channel x number of data register
0x40020020 C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020024 B  REGISTER PAR2: DMA channel x peripheral address register
0x40020024 C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020028 B  REGISTER MAR2: DMA channel x memory address register
0x40020028 C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020030 B  CLUSTER CH3: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020030 B  REGISTER CR3: DMA channel 1 configuration register
0x40020030 C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x40020030 C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020030 C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020034 B  REGISTER NDTR3: DMA channel x number of data register
0x40020034 C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020038 B  REGISTER PAR3: DMA channel x peripheral address register
0x40020038 C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002003C B  REGISTER MAR3: DMA channel x memory address register
0x4002003C C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020044 B  CLUSTER CH4: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020044 B  REGISTER CR4: DMA channel 1 configuration register
0x40020044 C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x40020044 C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020044 C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020048 B  REGISTER NDTR4: DMA channel x number of data register
0x40020048 C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002004C B  REGISTER PAR4: DMA channel x peripheral address register
0x4002004C C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020050 B  REGISTER MAR4: DMA channel x memory address register
0x40020050 C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020058 B  CLUSTER CH5: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020058 B  REGISTER CR5: DMA channel 1 configuration register
0x40020058 C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x40020058 C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020058 C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002005C B  REGISTER NDTR5: DMA channel x number of data register
0x4002005C C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020060 B  REGISTER PAR5: DMA channel x peripheral address register
0x40020060 C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020064 B  REGISTER MAR5: DMA channel x memory address register
0x40020064 C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002006C B  CLUSTER CH6: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x4002006C B  REGISTER CR6: DMA channel 1 configuration register
0x4002006C C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x4002006C C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x4002006C C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020070 B  REGISTER NDTR6: DMA channel x number of data register
0x40020070 C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020074 B  REGISTER PAR6: DMA channel x peripheral address register
0x40020074 C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020078 B  REGISTER MAR6: DMA channel x memory address register
0x40020078 C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020080 B  CLUSTER CH7: Channel cluster: CCR?, CNDTR?, CPAR?, and CMAR? registers
0x40020080 B  REGISTER CR7: DMA channel 1 configuration register
0x40020080 C   FIELD 00w01 EN (rw): channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the DMA_ISR register is cleared (by setting the CTEIFx bit of the DMA_IFCR register). Note: this bit is set and cleared by software.
0x40020080 C   FIELD 01w01 TCIE (rw): transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 02w01 HTIE (rw): half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 03w01 TEIE (rw): transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 04w01 DIR (rw): data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the DMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the DMA_CMARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 05w01 CIRC (rw): circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 06w01 PINC (rw): peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 07w01 MINC (rw): memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 08w02 PSIZE (rw): peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR=1 and the memory source if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR=1 and the peripheral source if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 10w02 MSIZE (rw): memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR=1 and the memory destination if DIR=0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR=1 and the peripheral destination if DIR=0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 12w02 PL (rw): priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020080 C   FIELD 14w01 MEM2MEM (rw): memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020084 B  REGISTER NDTR7: DMA channel x number of data register
0x40020084 C   FIELD 00w16 NDT (rw): number of data to transfer (0 to 216-1) This field is updated by hardware when the channel is enabled: It is decremented after each single DMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC=0 in the DMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC=1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN=1).
0x40020088 B  REGISTER PAR7: DMA channel x peripheral address register
0x40020088 C   FIELD 00w32 PA (rw): peripheral address It contains the base address of the peripheral data register from/to which the data will be read/written. When PSIZE[1:0]=01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE=10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR=1 and the memory source address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR=1 and the peripheral source address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x4002008C B  REGISTER MAR7: DMA channel x memory address register
0x4002008C C   FIELD 00w32 MA (rw): peripheral address It contains the base address of the memory from/to which the data will be read/written. When MSIZE[1:0]=01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE=10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR=1 and the memory destination address if DIR=0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR=1 and the peripheral destination address if DIR=0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN=1).
0x40020800 A PERIPHERAL DMAMUX
0x40020800 B  REGISTER CCR0 (rw): DMA Multiplexer Channel 0 Control register
0x40020800 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020800 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020800 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020800 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020800 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020800 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020800 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020804 B  REGISTER CCR1 (rw): DMA Multiplexer Channel 1 Control register
0x40020804 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020804 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020804 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020804 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020804 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020804 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020804 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020808 B  REGISTER CCR2 (rw): DMA Multiplexer Channel 2 Control register
0x40020808 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020808 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020808 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020808 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020808 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020808 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020808 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002080C B  REGISTER CCR3 (rw): DMA Multiplexer Channel 3 Control register
0x4002080C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x4002080C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002080C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002080C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002080C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002080C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002080C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020810 B  REGISTER CCR4 (rw): DMA Multiplexer Channel 4 Control register
0x40020810 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020810 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020810 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020810 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020810 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020810 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020810 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020814 B  REGISTER CCR5 (rw): DMA Multiplexer Channel 5 Control register
0x40020814 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020814 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020814 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020814 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020814 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020814 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020814 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020818 B  REGISTER CCR6 (rw): DMA Multiplexer Channel 6 Control register
0x40020818 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020818 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020818 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020818 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020818 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020818 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020818 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020880 B  REGISTER CSR (ro): DMAMUX request line multiplexer interrupt channel status register
0x40020880 C   FIELD 00w07 SOF: Synchronization overrun event flag
0x40020884 B  REGISTER CFR (wo): DMAMUX request line multiplexer interrupt clear flag register
0x40020884 C   FIELD 00w07 CSOF: Clear synchronization overrun event flag
0x40020900 B  REGISTER RGCR0 (rw): DMAMux - DMA request generator channel x control register
0x40020900 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020900 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020900 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020900 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020900 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020904 B  REGISTER RGCR1 (rw): DMAMux - DMA request generator channel x control register
0x40020904 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020904 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020904 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020904 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020904 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020908 B  REGISTER RGCR2 (rw): DMAMux - DMA request generator channel x control register
0x40020908 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020908 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020908 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020908 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020908 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x4002090C B  REGISTER RGCR3 (rw): DMAMux - DMA request generator channel x control register
0x4002090C C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x4002090C C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x4002090C C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x4002090C C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x4002090C C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020940 B  REGISTER RGSR (ro): DMAMux - DMA request generator status register
0x40020940 C   FIELD 00w04 OF: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020944 B  REGISTER RGCFR (wo): DMAMux - DMA request generator clear flag register
0x40020944 C   FIELD 00w04 COF: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020BEC B  REGISTER HWCFGR2 (ro): DMAMUX hardware configuration 2 register
0x40020BEC C   FIELD 00w08 NUM_DMA_EXT_REQ: Number of DMA request trigger inputs
0x40020BF0 B  REGISTER HWCFGR1 (ro): DMAMUX hardware configuration 1 register
0x40020BF0 C   FIELD 00w08 NUM_DMA_STREAMS: number of DMA request line multiplexer (output) channels
0x40020BF0 C   FIELD 08w08 NUM_DMA_PERIPH_REQ: number of DMA request lines from peripherals
0x40020BF0 C   FIELD 16w08 NUM_DMA_TRIG: number of synchronization inputs
0x40020BF0 C   FIELD 24w08 NUM_DMA_REQGEN: number of DMA request generator channels
0x40020BF4 B  REGISTER VERR (ro): DMAMUX version register
0x40020BF4 C   FIELD 00w04 MINREV: Minor IP revision
0x40020BF4 C   FIELD 04w04 MAJREV: Major IP revision
0x40020BF8 B  REGISTER IPIDR (ro): DMAMUX IP identification register
0x40020BF8 C   FIELD 00w32 ID: IP identification
0x40020BFC B  REGISTER SIDR (ro): DMAMUX size identification register
0x40020BFC C   FIELD 00w32 SID: Size identification
0x40021000 A PERIPHERAL RCC
0x40021000 B  REGISTER CR (rw): Clock control register
0x40021000 C   FIELD 08w01 HSION: HSI16 clock enable
0x40021000 C   FIELD 09w01 HSIKERON: HSI16 always enable for peripheral kernels
0x40021000 C   FIELD 10w01 HSIRDY: HSI16 clock ready flag
0x40021000 C   FIELD 11w03 HSIDIV: HSI16 clock division factor
0x40021000 C   FIELD 16w01 HSEON: HSE clock enable
0x40021000 C   FIELD 17w01 HSERDY: HSE clock ready flag
0x40021000 C   FIELD 18w01 HSEBYP: HSE crystal oscillator bypass
0x40021000 C   FIELD 19w01 CSSON: Clock security system enable
0x40021000 C   FIELD 24w01 PLLON: PLL enable
0x40021000 C   FIELD 25w01 PLLRDY: PLL clock ready flag
0x40021004 B  REGISTER ICSCR: Internal clock sources calibration register
0x40021004 C   FIELD 00w08 HSICAL (ro): HSI16 clock calibration
0x40021004 C   FIELD 08w07 HSITRIM (rw): HSI16 clock trimming
0x40021008 B  REGISTER CFGR: Clock configuration register
0x40021008 C   FIELD 00w03 SW (rw): System clock switch
0x40021008 C   FIELD 03w03 SWS (ro): System clock switch status
0x40021008 C   FIELD 08w04 HPRE (rw): AHB prescaler
0x40021008 C   FIELD 12w03 PPRE (rw): APB prescaler
0x40021008 C   FIELD 24w03 MCOSEL (rw): Microcontroller clock output
0x40021008 C   FIELD 28w03 MCOPRE (ro): Microcontroller clock output prescaler
0x4002100C B  REGISTER PLLCFGR (rw): PLL configuration register
0x4002100C C   FIELD 00w02 PLLSRC: PLL input clock source
0x4002100C C   FIELD 04w03 PLLM: Division factor M of the PLL input clock divider
0x4002100C C   FIELD 08w07 PLLN: PLL frequency multiplication factor N
0x4002100C C   FIELD 16w01 PLLPEN: PLLPCLK clock output enable
0x4002100C C   FIELD 17w05 PLLP: PLL VCO division factor P for PLLPCLK clock output
0x4002100C C   FIELD 24w01 PLLQEN: PLLQCLK clock output enable
0x4002100C C   FIELD 25w03 PLLQ: PLL VCO division factor Q for PLLQCLK clock output
0x4002100C C   FIELD 28w01 PLLREN: PLLRCLK clock output enable
0x4002100C C   FIELD 29w03 PLLR: PLL VCO division factor R for PLLRCLK clock output
0x40021018 B  REGISTER CIER (rw): Clock interrupt enable register
0x40021018 C   FIELD 00w01 LSIRDYIE: LSI ready interrupt enable
0x40021018 C   FIELD 01w01 LSERDYIE: LSE ready interrupt enable
0x40021018 C   FIELD 03w01 HSIRDYIE: HSI ready interrupt enable
0x40021018 C   FIELD 04w01 HSERDYIE: HSE ready interrupt enable
0x40021018 C   FIELD 05w01 PLLSYSRDYIE: PLL ready interrupt enable
0x4002101C B  REGISTER CIFR (ro): Clock interrupt flag register
0x4002101C C   FIELD 00w01 LSIRDYF: LSI ready interrupt flag
0x4002101C C   FIELD 01w01 LSERDYF: LSE ready interrupt flag
0x4002101C C   FIELD 03w01 HSIRDYF: HSI ready interrupt flag
0x4002101C C   FIELD 04w01 HSERDYF: HSE ready interrupt flag
0x4002101C C   FIELD 05w01 PLLSYSRDYF: PLL ready interrupt flag
0x4002101C C   FIELD 08w01 CSSF: Clock security system interrupt flag
0x4002101C C   FIELD 09w01 LSECSSF: LSE Clock security system interrupt flag
0x40021020 B  REGISTER CICR (wo): Clock interrupt clear register
0x40021020 C   FIELD 00w01 LSIRDYC: LSI ready interrupt clear
0x40021020 C   FIELD 01w01 LSERDYC: LSE ready interrupt clear
0x40021020 C   FIELD 03w01 HSIRDYC: HSI ready interrupt clear
0x40021020 C   FIELD 04w01 HSERDYC: HSE ready interrupt clear
0x40021020 C   FIELD 05w01 PLLSYSRDYC: PLL ready interrupt clear
0x40021020 C   FIELD 08w01 CSSC: Clock security system interrupt clear
0x40021020 C   FIELD 09w01 LSECSSC: LSE Clock security system interrupt clear
0x40021024 B  REGISTER IOPRSTR (rw): GPIO reset register
0x40021024 C   FIELD 00w01 IOPARST: I/O port A reset
0x40021024 C   FIELD 01w01 IOPBRST: I/O port B reset
0x40021024 C   FIELD 02w01 IOPCRST: I/O port C reset
0x40021024 C   FIELD 03w01 IOPDRST: I/O port D reset
0x40021024 C   FIELD 05w01 IOPFRST: I/O port F reset
0x40021028 B  REGISTER AHBRSTR (rw): AHB peripheral reset register
0x40021028 C   FIELD 00w01 DMARST: DMA1 reset
0x40021028 C   FIELD 08w01 FLASHRST: FLITF reset
0x40021028 C   FIELD 12w01 CRCRST: CRC reset
0x40021028 C   FIELD 16w01 AESRST: AES hardware accelerator reset
0x40021028 C   FIELD 18w01 RNGRST: Random number generator reset
0x4002102C B  REGISTER APBRSTR1 (rw): APB peripheral reset register 1
0x4002102C C   FIELD 00w01 TIM2RST: TIM2 timer reset
0x4002102C C   FIELD 01w01 TIM3RST: TIM3 timer reset
0x4002102C C   FIELD 04w01 TIM6RST: TIM6 timer reset
0x4002102C C   FIELD 05w01 TIM7RST: TIM7 timer reset
0x4002102C C   FIELD 14w01 SPI2RST: SPI2 reset
0x4002102C C   FIELD 17w01 USART2RST: USART2 reset
0x4002102C C   FIELD 18w01 USART3RST: USART3 reset
0x4002102C C   FIELD 19w01 USART4RST: USART4 reset
0x4002102C C   FIELD 20w01 LPUART1RST: LPUART1 reset
0x4002102C C   FIELD 21w01 I2C1RST: I2C1 reset
0x4002102C C   FIELD 22w01 I2C2RST: I2C2 reset
0x4002102C C   FIELD 24w01 CECRST: HDMI CEC reset
0x4002102C C   FIELD 25w01 UCPD1RST: UCPD1 reset
0x4002102C C   FIELD 26w01 UCPD2RST: UCPD2 reset
0x4002102C C   FIELD 27w01 DBGRST: Debug support reset
0x4002102C C   FIELD 28w01 PWRRST: Power interface reset
0x4002102C C   FIELD 29w01 DAC1RST: DAC1 interface reset
0x4002102C C   FIELD 30w01 LPTIM2RST: Low Power Timer 2 reset
0x4002102C C   FIELD 31w01 LPTIM1RST: Low Power Timer 1 reset
0x40021030 B  REGISTER APBRSTR2 (rw): APB peripheral reset register 2
0x40021030 C   FIELD 00w01 SYSCFGRST: SYSCFG, COMP and VREFBUF reset
0x40021030 C   FIELD 11w01 TIM1RST: TIM1 timer reset
0x40021030 C   FIELD 12w01 SPI1RST: SPI1 reset
0x40021030 C   FIELD 14w01 USART1RST: USART1 reset
0x40021030 C   FIELD 15w01 TIM14RST: TIM14 timer reset
0x40021030 C   FIELD 16w01 TIM15RST: TIM15 timer reset
0x40021030 C   FIELD 17w01 TIM16RST: TIM16 timer reset
0x40021030 C   FIELD 18w01 TIM17RST: TIM17 timer reset
0x40021030 C   FIELD 20w01 ADCRST: ADC reset
0x40021034 B  REGISTER IOPENR (rw): GPIO clock enable register
0x40021034 C   FIELD 00w01 IOPAEN: I/O port A clock enable
0x40021034 C   FIELD 01w01 IOPBEN: I/O port B clock enable
0x40021034 C   FIELD 02w01 IOPCEN: I/O port C clock enable
0x40021034 C   FIELD 03w01 IOPDEN: I/O port D clock enable
0x40021034 C   FIELD 05w01 IOPFEN: I/O port F clock enable
0x40021038 B  REGISTER AHBENR (rw): AHB peripheral clock enable register
0x40021038 C   FIELD 00w01 DMAEN: DMA clock enable
0x40021038 C   FIELD 08w01 FLASHEN: Flash memory interface clock enable
0x40021038 C   FIELD 12w01 CRCEN: CRC clock enable
0x40021038 C   FIELD 16w01 AESEN: AES hardware accelerator
0x40021038 C   FIELD 18w01 RNGEN: Random number generator clock enable
0x4002103C B  REGISTER APBENR1 (rw): APB peripheral clock enable register 1
0x4002103C C   FIELD 00w01 TIM2EN: TIM2 timer clock enable
0x4002103C C   FIELD 01w01 TIM3EN: TIM3 timer clock enable
0x4002103C C   FIELD 04w01 TIM6EN: TIM6 timer clock enable
0x4002103C C   FIELD 05w01 TIM7EN: TIM7 timer clock enable
0x4002103C C   FIELD 10w01 RTCAPBEN: RTC APB clock enable
0x4002103C C   FIELD 11w01 WWDGEN: WWDG clock enable
0x4002103C C   FIELD 14w01 SPI2EN: SPI2 clock enable
0x4002103C C   FIELD 17w01 USART2EN: USART2 clock enable
0x4002103C C   FIELD 18w01 USART3EN: USART3 clock enable
0x4002103C C   FIELD 19w01 USART4EN: USART4 clock enable
0x4002103C C   FIELD 20w01 LPUART1EN: LPUART1 clock enable
0x4002103C C   FIELD 21w01 I2C1EN: I2C1 clock enable
0x4002103C C   FIELD 22w01 I2C2EN: I2C2 clock enable
0x4002103C C   FIELD 24w01 CECEN: HDMI CEC clock enable
0x4002103C C   FIELD 25w01 UCPD1EN: UCPD1 clock enable
0x4002103C C   FIELD 26w01 UCPD2EN: UCPD2 clock enable
0x4002103C C   FIELD 27w01 DBGEN: Debug support clock enable
0x4002103C C   FIELD 28w01 PWREN: Power interface clock enable
0x4002103C C   FIELD 29w01 DAC1EN: DAC1 interface clock enable
0x4002103C C   FIELD 30w01 LPTIM2EN: LPTIM2 clock enable
0x4002103C C   FIELD 31w01 LPTIM1EN: LPTIM1 clock enable
0x40021040 B  REGISTER APBENR2 (rw): APB peripheral clock enable register 2
0x40021040 C   FIELD 00w01 SYSCFGEN: SYSCFG, COMP and VREFBUF clock enable
0x40021040 C   FIELD 11w01 TIM1EN: TIM1 timer clock enable
0x40021040 C   FIELD 12w01 SPI1EN: SPI1 clock enable
0x40021040 C   FIELD 14w01 USART1EN: USART1 clock enable
0x40021040 C   FIELD 15w01 TIM14EN: TIM14 timer clock enable
0x40021040 C   FIELD 16w01 TIM15EN: TIM15 timer clock enable
0x40021040 C   FIELD 17w01 TIM16EN: TIM16 timer clock enable
0x40021040 C   FIELD 18w01 TIM17EN: TIM16 timer clock enable
0x40021040 C   FIELD 20w01 ADCEN: ADC clock enable
0x40021044 B  REGISTER IOPSMENR (rw): GPIO in Sleep mode clock enable register
0x40021044 C   FIELD 00w01 IOPASMEN: I/O port A clock enable during Sleep mode
0x40021044 C   FIELD 01w01 IOPBSMEN: I/O port B clock enable during Sleep mode
0x40021044 C   FIELD 02w01 IOPCSMEN: I/O port C clock enable during Sleep mode
0x40021044 C   FIELD 03w01 IOPDSMEN: I/O port D clock enable during Sleep mode
0x40021044 C   FIELD 05w01 IOPFSMEN: I/O port F clock enable during Sleep mode
0x40021048 B  REGISTER AHBSMENR (rw): AHB peripheral clock enable in Sleep mode register
0x40021048 C   FIELD 00w01 DMASMEN: DMA clock enable during Sleep mode
0x40021048 C   FIELD 08w01 FLASHSMEN: Flash memory interface clock enable during Sleep mode
0x40021048 C   FIELD 09w01 SRAMSMEN: SRAM clock enable during Sleep mode
0x40021048 C   FIELD 12w01 CRCSMEN: CRC clock enable during Sleep mode
0x40021048 C   FIELD 16w01 AESSMEN: AES hardware accelerator clock enable during Sleep mode
0x40021048 C   FIELD 18w01 RNGSMEN: Random number generator clock enable during Sleep mode
0x4002104C B  REGISTER APBSMENR1 (rw): APB peripheral clock enable in Sleep mode register 1
0x4002104C C   FIELD 00w01 TIM2SMEN: TIM2 timer clock enable during Sleep mode
0x4002104C C   FIELD 01w01 TIM3SMEN: TIM3 timer clock enable during Sleep mode
0x4002104C C   FIELD 04w01 TIM6SMEN: TIM6 timer clock enable during Sleep mode
0x4002104C C   FIELD 05w01 TIM7SMEN: TIM7 timer clock enable during Sleep mode
0x4002104C C   FIELD 10w01 RTCAPBSMEN: RTC APB clock enable during Sleep mode
0x4002104C C   FIELD 11w01 WWDGSMEN: WWDG clock enable during Sleep mode
0x4002104C C   FIELD 14w01 SPI2SMEN: SPI2 clock enable during Sleep mode
0x4002104C C   FIELD 17w01 USART2SMEN: USART2 clock enable during Sleep mode
0x4002104C C   FIELD 18w01 USART3SMEN: USART3 clock enable during Sleep mode
0x4002104C C   FIELD 19w01 USART4SMEN: USART4 clock enable during Sleep mode
0x4002104C C   FIELD 20w01 LPUART1SMEN: LPUART1 clock enable during Sleep mode
0x4002104C C   FIELD 21w01 I2C1SMEN: I2C1 clock enable during Sleep mode
0x4002104C C   FIELD 22w01 I2C2SMEN: I2C2 clock enable during Sleep mode
0x4002104C C   FIELD 24w01 CECSMEN: HDMI CEC clock enable during Sleep mode
0x4002104C C   FIELD 25w01 UCPD1SMEN: UCPD1 clock enable during Sleep mode
0x4002104C C   FIELD 26w01 UCPD2SMEN: UCPD2 clock enable during Sleep mode
0x4002104C C   FIELD 27w01 DBGSMEN: Debug support clock enable during Sleep mode
0x4002104C C   FIELD 28w01 PWRSMEN: Power interface clock enable during Sleep mode
0x4002104C C   FIELD 29w01 DAC1SMEN: DAC1 interface clock enable during Sleep mode
0x4002104C C   FIELD 30w01 LPTIM2SMEN: Low Power Timer 2 clock enable during Sleep mode
0x4002104C C   FIELD 31w01 LPTIM1SMEN: Low Power Timer 1 clock enable during Sleep mode
0x40021050 B  REGISTER APBSMENR2 (rw): APB peripheral clock enable in Sleep mode register 2
0x40021050 C   FIELD 00w01 SYSCFGSMEN: SYSCFG, COMP and VREFBUF clock enable during Sleep mode
0x40021050 C   FIELD 11w01 TIM1SMEN: TIM1 timer clock enable during Sleep mode
0x40021050 C   FIELD 12w01 SPI1SMEN: SPI1 clock enable during Sleep mode
0x40021050 C   FIELD 14w01 USART1SMEN: USART1 clock enable during Sleep mode
0x40021050 C   FIELD 15w01 TIM14SMEN: TIM14 timer clock enable during Sleep mode
0x40021050 C   FIELD 16w01 TIM15SMEN: TIM15 timer clock enable during Sleep mode
0x40021050 C   FIELD 17w01 TIM16SMEN: TIM16 timer clock enable during Sleep mode
0x40021050 C   FIELD 18w01 TIM17SMEN: TIM16 timer clock enable during Sleep mode
0x40021050 C   FIELD 20w01 ADCSMEN: ADC clock enable during Sleep mode
0x40021054 B  REGISTER CCIPR (rw): Peripherals independent clock configuration register
0x40021054 C   FIELD 00w02 USART1SEL: USART1 clock source selection
0x40021054 C   FIELD 02w02 USART2SEL: USART2 clock source selection
0x40021054 C   FIELD 06w01 CECSEL: HDMI CEC clock source selection
0x40021054 C   FIELD 10w02 LPUART1SEL: LPUART1 clock source selection
0x40021054 C   FIELD 12w02 I2C1SEL: I2C1 clock source selection
0x40021054 C   FIELD 14w02 I2S1SEL: I2S1 clock source selection
0x40021054 C   FIELD 18w02 LPTIM1SEL: LPTIM1 clock source selection
0x40021054 C   FIELD 20w02 LPTIM2SEL: LPTIM2 clock source selection
0x40021054 C   FIELD 22w01 TIM1SEL: TIM1 clock source selection
0x40021054 C   FIELD 24w01 TIM15SEL: TIM15 clock source selection
0x40021054 C   FIELD 26w02 RNGSEL: RNG clock source selection
0x40021054 C   FIELD 28w02 RNGDIV: Division factor of RNG clock divider
0x40021054 C   FIELD 30w02 ADCSEL: ADCs clock source selection
0x4002105C B  REGISTER BDCR (rw): RTC domain control register
0x4002105C C   FIELD 00w01 LSEON: LSE oscillator enable
0x4002105C C   FIELD 01w01 LSERDY: LSE oscillator ready
0x4002105C C   FIELD 02w01 LSEBYP: LSE oscillator bypass
0x4002105C C   FIELD 03w02 LSEDRV: LSE oscillator drive capability
0x4002105C C   FIELD 05w01 LSECSSON: CSS on LSE enable
0x4002105C C   FIELD 06w01 LSECSSD: CSS on LSE failure Detection
0x4002105C C   FIELD 08w02 RTCSEL: RTC clock source selection
0x4002105C C   FIELD 15w01 RTCEN: RTC clock enable
0x4002105C C   FIELD 16w01 BDRST: RTC domain software reset
0x4002105C C   FIELD 24w01 LSCOEN: Low-speed clock output (LSCO) enable
0x4002105C C   FIELD 25w01 LSCOSEL: Low-speed clock output selection
0x40021060 B  REGISTER CSR (rw): Control/status register
0x40021060 C   FIELD 00w01 LSION: LSI oscillator enable
0x40021060 C   FIELD 01w01 LSIRDY: LSI oscillator ready
0x40021060 C   FIELD 23w01 RMVF: Remove reset flags
0x40021060 C   FIELD 25w01 OBLRSTF: Option byte loader reset flag
0x40021060 C   FIELD 26w01 PINRSTF: Pin reset flag
0x40021060 C   FIELD 27w01 PWRRSTF: BOR or POR/PDR flag
0x40021060 C   FIELD 28w01 SFTRSTF: Software reset flag
0x40021060 C   FIELD 29w01 IWDGRSTF: Independent window watchdog reset flag
0x40021060 C   FIELD 30w01 WWDGRSTF: Window watchdog reset flag
0x40021060 C   FIELD 31w01 LPWRRSTF: Low-power reset flag
0x40021800 A PERIPHERAL EXTI
0x40021800 B  REGISTER RTSR1 (rw): EXTI rising trigger selection register
0x40021800 C   FIELD 00w01 TR0: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 01w01 TR1: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 02w01 TR2: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 03w01 TR3: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 04w01 TR4: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 05w01 TR5: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 06w01 TR6: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 07w01 TR7: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 08w01 TR8: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 09w01 TR9: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 10w01 TR10: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 11w01 TR11: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 12w01 TR12: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 13w01 TR13: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 14w01 TR14: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 15w01 TR15: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 16w01 TR16: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 17w01 TR17: Rising trigger event configuration bit of Configurable Event input
0x40021800 C   FIELD 18w01 TR18: Rising trigger event configuration bit of Configurable Event input
0x40021804 B  REGISTER FTSR1 (rw): EXTI falling trigger selection register
0x40021804 C   FIELD 00w01 TR0: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 01w01 TR1: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 02w01 TR2: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 03w01 TR3: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 04w01 TR4: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 05w01 TR5: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 06w01 TR6: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 07w01 TR7: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 08w01 TR8: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 09w01 TR9: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 10w01 TR10: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 11w01 TR11: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 12w01 TR12: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 13w01 TR13: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 14w01 TR14: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 15w01 TR15: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 16w01 TR16: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 17w01 TR17: Rising trigger event configuration bit of Configurable Event input
0x40021804 C   FIELD 18w01 TR18: Rising trigger event configuration bit of Configurable Event input
0x40021808 B  REGISTER SWIER1 (rw): EXTI software interrupt event register
0x40021808 C   FIELD 00w01 SWIER0: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 01w01 SWIER1: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 02w01 SWIER2: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 03w01 SWIER3: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 04w01 SWIER4: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 05w01 SWIER5: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 06w01 SWIER6: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 07w01 SWIER7: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 08w01 SWIER8: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 09w01 SWIER9: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 10w01 SWIER10: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 11w01 SWIER11: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 12w01 SWIER12: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 13w01 SWIER13: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 14w01 SWIER14: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 15w01 SWIER15: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 16w01 SWIER16: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 17w01 SWIER17: Rising trigger event configuration bit of Configurable Event input
0x40021808 C   FIELD 18w01 SWIER18: Rising trigger event configuration bit of Configurable Event input
0x4002180C B  REGISTER RPR1 (rw): EXTI rising edge pending register
0x4002180C C   FIELD 00w01 RPIF0: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 01w01 RPIF1: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 02w01 RPIF2: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 03w01 RPIF3: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 04w01 RPIF4: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 05w01 RPIF5: configurable event inputs x rising edge Pending bit
0x4002180C C   FIELD 06w01 RPIF6: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 07w01 RPIF7: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 08w01 RPIF8: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 09w01 RPIF9: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 10w01 RPIF10: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 11w01 RPIF11: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 12w01 RPIF12: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 13w01 RPIF13: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 14w01 RPIF14: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 15w01 RPIF15: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 16w01 RPIF16: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 17w01 RPIF17: configurable event inputs x rising edge Pending bit.
0x4002180C C   FIELD 18w01 RPIF18: configurable event inputs x rising edge Pending bit.
0x40021810 B  REGISTER FPR1 (rw): EXTI falling edge pending register
0x40021810 C   FIELD 00w01 FPIF0: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 01w01 FPIF1: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 02w01 FPIF2: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 03w01 FPIF3: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 04w01 FPIF4: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 05w01 FPIF5: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 06w01 FPIF6: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 07w01 FPIF7: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 08w01 FPIF8: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 09w01 FPIF9: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 10w01 FPIF10: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 11w01 FPIF11: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 12w01 FPIF12: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 13w01 FPIF13: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 14w01 FPIF14: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 15w01 FPIF15: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 16w01 FPIF16: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 17w01 FPIF17: configurable event inputs x falling edge pending bit.
0x40021810 C   FIELD 18w01 FPIF18: configurable event inputs x falling edge pending bit.
0x40021860 B  REGISTER EXTICR1 (rw): EXTI external interrupt selection register
0x40021860 C   FIELD 00w08 EXTI0: GPIO port selection
0x40021860 C   FIELD 08w08 EXTI1 (=EXTI0): GPIO port selection
0x40021860 C   FIELD 16w08 EXTI2 (=EXTI0): GPIO port selection
0x40021860 C   FIELD 24w08 EXTI3 (=EXTI0): GPIO port selection
0x40021864 B  REGISTER EXTICR2 (rw): EXTI external interrupt selection register
0x40021864 C   FIELD 00w08 EXTI4 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021864 C   FIELD 08w08 EXTI5 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021864 C   FIELD 16w08 EXTI6 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021864 C   FIELD 24w08 EXTI7 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021868 B  REGISTER EXTICR3 (rw): EXTI external interrupt selection register
0x40021868 C   FIELD 00w08 EXTI8 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021868 C   FIELD 08w08 EXTI9 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021868 C   FIELD 16w08 EXTI10 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021868 C   FIELD 24w08 EXTI11 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x4002186C B  REGISTER EXTICR4 (rw): EXTI external interrupt selection register
0x4002186C C   FIELD 00w08 EXTI12 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x4002186C C   FIELD 08w08 EXTI13 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x4002186C C   FIELD 16w08 EXTI14 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x4002186C C   FIELD 24w08 EXTI15 (=EXTI.EXTICR1.EXTI0): GPIO port selection
0x40021880 B  REGISTER IMR1 (rw): EXTI CPU wakeup with interrupt mask register
0x40021880 C   FIELD 00w01 IM0: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 01w01 IM1: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 02w01 IM2: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 03w01 IM3: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 04w01 IM4: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 05w01 IM5: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 06w01 IM6: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 07w01 IM7: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 08w01 IM8: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 09w01 IM9: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 10w01 IM10: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 11w01 IM11: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 12w01 IM12: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 13w01 IM13: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 14w01 IM14: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 15w01 IM15: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 16w01 IM16: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 17w01 IM17: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 18w01 IM18: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 19w01 IM19: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 20w01 IM20: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 21w01 IM21: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 22w01 IM22: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 23w01 IM23: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 24w01 IM24: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 25w01 IM25: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 26w01 IM26: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 27w01 IM27: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 28w01 IM28: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 29w01 IM29: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 30w01 IM30: CPU wakeup with interrupt mask on event input
0x40021880 C   FIELD 31w01 IM31: CPU wakeup with interrupt mask on event input
0x40021884 B  REGISTER EMR1 (rw): EXTI CPU wakeup with event mask register
0x40021884 C   FIELD 00w01 EM0: CPU wakeup with event mask on event input
0x40021884 C   FIELD 01w01 EM1: CPU wakeup with event mask on event input
0x40021884 C   FIELD 02w01 EM2: CPU wakeup with event mask on event input
0x40021884 C   FIELD 03w01 EM3: CPU wakeup with event mask on event input
0x40021884 C   FIELD 04w01 EM4: CPU wakeup with event mask on event input
0x40021884 C   FIELD 05w01 EM5: CPU wakeup with event mask on event input
0x40021884 C   FIELD 06w01 EM6: CPU wakeup with event mask on event input
0x40021884 C   FIELD 07w01 EM7: CPU wakeup with event mask on event input
0x40021884 C   FIELD 08w01 EM8: CPU wakeup with event mask on event input
0x40021884 C   FIELD 09w01 EM9: CPU wakeup with event mask on event input
0x40021884 C   FIELD 10w01 EM10: CPU wakeup with event mask on event input
0x40021884 C   FIELD 11w01 EM11: CPU wakeup with event mask on event input
0x40021884 C   FIELD 12w01 EM12: CPU wakeup with event mask on event input
0x40021884 C   FIELD 13w01 EM13: CPU wakeup with event mask on event input
0x40021884 C   FIELD 14w01 EM14: CPU wakeup with event mask on event input
0x40021884 C   FIELD 15w01 EM15: CPU wakeup with event mask on event input
0x40021884 C   FIELD 16w01 EM16: CPU wakeup with event mask on event input
0x40021884 C   FIELD 17w01 EM17: CPU wakeup with event mask on event input
0x40021884 C   FIELD 18w01 EM18: CPU wakeup with event mask on event input
0x40021884 C   FIELD 19w01 EM19: CPU wakeup with event mask on event input
0x40021884 C   FIELD 21w01 EM21: CPU wakeup with event mask on event input
0x40021884 C   FIELD 23w01 EM23: CPU wakeup with event mask on event input
0x40021884 C   FIELD 25w01 EM25: CPU wakeup with event mask on event input
0x40021884 C   FIELD 26w01 EM26: CPU wakeup with event mask on event input
0x40021884 C   FIELD 27w01 EM27: CPU wakeup with event mask on event input
0x40021884 C   FIELD 28w01 EM28: CPU wakeup with event mask on event input
0x40021884 C   FIELD 29w01 EM29: CPU wakeup with event mask on event input
0x40021884 C   FIELD 30w01 EM30: CPU wakeup with event mask on event input
0x40021884 C   FIELD 31w01 EM31: CPU wakeup with event mask on event input
0x40021890 B  REGISTER IMR2 (rw): EXTI CPU wakeup with interrupt mask register
0x40021890 C   FIELD 00w01 IM32: CPU wakeup with interrupt mask on event input
0x40021890 C   FIELD 01w01 IM33: CPU wakeup with interrupt mask on event input
0x40021894 B  REGISTER EMR2 (rw): EXTI CPU wakeup with event mask register
0x40021894 C   FIELD 00w01 EM32: CPU wakeup with event mask on event input
0x40021894 C   FIELD 01w01 EM33: CPU wakeup with event mask on event input
0x40021BD8 B  REGISTER HWCFGR7 (rw): Hardware configuration registers
0x40021BD8 C   FIELD 00w32 CPUEVENT: HW configuration CPU event generation
0x40021BDC B  REGISTER HWCFGR6 (rw): Hardware configuration registers
0x40021BDC C   FIELD 00w32 CPUEVENT: HW configuration CPU event generation
0x40021BE0 B  REGISTER HWCFGR5 (rw): Hardware configuration registers
0x40021BE0 C   FIELD 00w32 CPUEVENT: HW configuration CPU event generation
0x40021BE4 B  REGISTER HWCFGR4 (rw): Hardware configuration registers
0x40021BE4 C   FIELD 00w32 EVENT_TRG: HW configuration event trigger type
0x40021BE8 B  REGISTER HWCFGR3 (rw): Hardware configuration registers
0x40021BE8 C   FIELD 00w32 EVENT_TRG: HW configuration event trigger type
0x40021BEC B  REGISTER HWCFGR2 (rw): Hardware configuration registers
0x40021BEC C   FIELD 00w32 EVENT_TRG: HW configuration event trigger type
0x40021BF0 B  REGISTER HWCFGR1 (ro): Hardware configuration registers
0x40021BF0 C   FIELD 00w08 NBEVENTS: configuration number of event
0x40021BF0 C   FIELD 08w04 NBCPUS: configuration number of CPUs
0x40021BF0 C   FIELD 12w04 CPUEVTEN: HW configuration of CPU event output enable
0x40021BF0 C   FIELD 16w08 NBIOPORT: HW configuration of number of IO ports
0x40021BF4 B  REGISTER VERR (ro): AES version register
0x40021BF4 C   FIELD 00w04 MINREV: Minor revision
0x40021BF4 C   FIELD 04w04 MAJREV: Major revision
0x40021BF8 B  REGISTER IPIDR (ro): AES identification register
0x40021BF8 C   FIELD 00w32 ID: Identification code
0x40021BFC B  REGISTER SIDR (ro): AES size ID register
0x40021BFC C   FIELD 00w32 ID: Size Identification code
0x40022000 A PERIPHERAL FLASH
0x40022000 B  REGISTER ACR (rw): Access control register
0x40022000 C   FIELD 00w03 LATENCY: Latency
0x40022000 C   FIELD 08w01 PRFTEN: Prefetch enable
0x40022000 C   FIELD 09w01 ICEN: Instruction cache enable
0x40022000 C   FIELD 11w01 ICRST: Instruction cache reset
0x40022000 C   FIELD 16w01 EMPTY: Flash User area empty
0x40022000 C   FIELD 18w01 DBG_SWEN: Debug access software enable
0x40022008 B  REGISTER KEYR (wo): Flash key register
0x40022008 C   FIELD 00w32 KEY: KEYR
0x4002200C B  REGISTER OPTKEYR (wo): Option byte key register
0x4002200C C   FIELD 00w32 OPTKEY: Option byte key
0x40022010 B  REGISTER SR (rw): Status register
0x40022010 C   FIELD 00w01 EOP: End of operation
0x40022010 C   FIELD 01w01 OPERR: Operation error
0x40022010 C   FIELD 03w01 PROGERR: Programming error
0x40022010 C   FIELD 04w01 WRPERR: Write protected error
0x40022010 C   FIELD 05w01 PGAERR: Programming alignment error
0x40022010 C   FIELD 06w01 SIZERR: Size error
0x40022010 C   FIELD 07w01 PGSERR: Programming sequence error
0x40022010 C   FIELD 08w01 MISSERR: Fast programming data miss error
0x40022010 C   FIELD 09w01 FASTERR: Fast programming error
0x40022010 C   FIELD 14w01 RDERR: PCROP read error
0x40022010 C   FIELD 15w01 OPTVERR: Option and Engineering bits loading validity error
0x40022010 C   FIELD 16w01 BSY: Busy
0x40022010 C   FIELD 18w01 CFGBSY: Programming or erase configuration busy.
0x40022014 B  REGISTER CR (rw): Flash control register
0x40022014 C   FIELD 00w01 PG: Programming
0x40022014 C   FIELD 01w01 PER: Page erase
0x40022014 C   FIELD 02w01 MER1: Mass erase
0x40022014 C   FIELD 03w10 PNB: Page number
0x40022014 C   FIELD 13w01 BKER: Bank selection for erase operation
0x40022014 C   FIELD 15w01 MER2: Mass erase, Bank 2
0x40022014 C   FIELD 16w01 STRT: Start
0x40022014 C   FIELD 17w01 OPTSTRT: Options modification start
0x40022014 C   FIELD 18w01 FSTPG: Fast programming
0x40022014 C   FIELD 24w01 EOPIE: End of operation interrupt enable
0x40022014 C   FIELD 25w01 ERRIE: Error interrupt enable
0x40022014 C   FIELD 26w01 RDERRIE: PCROP read error interrupt enable
0x40022014 C   FIELD 27w01 OBL_LAUNCH: Force the option byte loading
0x40022014 C   FIELD 28w01 SEC_PROT: Securable memory area protection enable
0x40022014 C   FIELD 29w01 SEC_PROT2: Securable memory area protection enable, Bank 2
0x40022014 C   FIELD 30w01 OPTLOCK: Options Lock
0x40022014 C   FIELD 31w01 LOCK: FLASH_CR Lock
0x40022018 B  REGISTER ECCR: Flash ECC register
0x40022018 C   FIELD 00w15 ADDR_ECC (ro): ECC fail address
0x40022018 C   FIELD 20w01 SYSF_ECC (ro): ECC fail for Corrected ECC Error or Double ECC Error in info block
0x40022018 C   FIELD 24w01 ECCIE (rw): ECC correction interrupt enable
0x40022018 C   FIELD 30w01 ECCC (rw): ECC correction
0x40022018 C   FIELD 31w01 ECCD (rw): ECC detection
0x4002201C B  REGISTER ECCR2: Flash ECC register 2
0x4002201C C   FIELD 00w15 ADDR_ECC (ro): ECC fail address
0x4002201C C   FIELD 20w01 SYSF_ECC (ro): ECC fail for Corrected ECC Error or Double ECC Error in info block
0x4002201C C   FIELD 24w01 ECCIE (rw): ECC correction interrupt enable
0x4002201C C   FIELD 30w01 ECCC (rw): ECC correction
0x4002201C C   FIELD 31w01 ECCD (rw): ECC detection
0x40022020 B  REGISTER OPTR (rw): Flash option register
0x40022020 C   FIELD 00w08 RDP: Read protection level
0x40022020 C   FIELD 08w01 BOREN: BOR reset Level
0x40022020 C   FIELD 09w02 BORF_LEV: These bits contain the VDD supply level threshold that activates the reset
0x40022020 C   FIELD 11w02 BORR_LEV: These bits contain the VDD supply level threshold that releases the reset.
0x40022020 C   FIELD 13w01 nRST_STOP: nRST_STOP
0x40022020 C   FIELD 14w01 nRST_STDBY: nRST_STDBY
0x40022020 C   FIELD 15w01 nRSTS_HDW: nRSTS_HDW
0x40022020 C   FIELD 16w01 IWDG_SW: Independent watchdog selection
0x40022020 C   FIELD 17w01 IWDG_STOP: Independent watchdog counter freeze in Stop mode
0x40022020 C   FIELD 18w01 IWDG_STDBY: Independent watchdog counter freeze in Standby mode
0x40022020 C   FIELD 19w01 WWDG_SW: Window watchdog selection
0x40022020 C   FIELD 22w01 RAM_PARITY_CHECK: SRAM parity check control
0x40022020 C   FIELD 24w01 nBOOT_SEL: nBOOT_SEL
0x40022020 C   FIELD 25w01 nBOOT1: Boot configuration
0x40022020 C   FIELD 26w01 nBOOT0: nBOOT0 option bit
0x40022020 C   FIELD 27w02 NRST_MODE: NRST_MODE
0x40022020 C   FIELD 29w01 IRHEN: Internal reset holder enable bit
0x40022024 B  REGISTER PCROP1ASR (ro): Flash PCROP zone A Start address register
0x40022024 C   FIELD 00w08 PCROP1A_STRT: PCROP1A area start offset
0x40022028 B  REGISTER PCROP1AER (ro): Flash PCROP zone A End address register
0x40022028 C   FIELD 00w08 PCROP1A_END: PCROP1A area end offset
0x40022028 C   FIELD 31w01 PCROP_RDP: PCROP area preserved when RDP level decreased
0x4002202C B  REGISTER WRP1AR (rw): Flash WRP area A address register
0x4002202C C   FIELD 00w06 WRP1A_STRT: WRP area A start offset
0x4002202C C   FIELD 16w06 WRP1A_END: WRP area A end offset
0x40022030 B  REGISTER WRP1BR (rw): Flash WRP area B address register
0x40022030 C   FIELD 00w06 WRP1B_STRT: WRP area B start offset
0x40022030 C   FIELD 16w06 WRP1B_END: WRP area B end offset
0x40022034 B  REGISTER PCROP1BSR (ro): Flash PCROP zone B Start address register
0x40022034 C   FIELD 00w08 PCROP1B_STRT: PCROP1B area start offset
0x40022038 B  REGISTER PCROP1BER (ro): Flash PCROP zone B End address register
0x40022038 C   FIELD 00w08 PCROP1B_END: PCROP1B area end offset
0x40022080 B  REGISTER SECR (ro): Flash Security register
0x40022080 C   FIELD 00w07 SEC_SIZE: Securable memory area size
0x40022080 C   FIELD 16w01 BOOT_LOCK: used to force boot from user area
0x40023000 A PERIPHERAL CRC
0x40023000 B  REGISTER DR (rw): Data register
0x40023000 C   FIELD 00w32 DR: Data register bits
0x40023004 B  REGISTER IDR (rw): Independent data register
0x40023004 C   FIELD 00w32 IDR: General-purpose 32-bit data register bits
0x40023008 B  REGISTER CR: Control register
0x40023008 C   FIELD 00w01 RESET (wo): RESET bit
0x40023008 C   FIELD 03w02 POLYSIZE (rw): Polynomial size
0x40023008 C   FIELD 05w02 REV_IN (rw): Reverse input data
0x40023008 C   FIELD 07w01 REV_OUT (rw): Reverse output data
0x40023010 B  REGISTER INIT (rw): Initial CRC value
0x40023010 C   FIELD 00w32 CRC_INIT: Programmable initial CRC value
0x40023014 B  REGISTER POL (rw): polynomial
0x40023014 C   FIELD 00w32 POL: Programmable polynomial
0x40025000 A PERIPHERAL RNG
0x40025000 B  REGISTER CR (rw): control register
0x40025000 C   FIELD 02w01 RNGEN: Random number generator enable
0x40025000 C   FIELD 03w01 IE: Interrupt enable
0x40025000 C   FIELD 05w01 CED: Clock error detection
0x40025000 C   FIELD 06w01 BYP: Bypass mode enable
0x40025004 B  REGISTER SR: status register
0x40025004 C   FIELD 00w01 DRDY (ro): Data ready
0x40025004 C   FIELD 01w01 CECS (ro): Clock error current status
0x40025004 C   FIELD 02w01 SECS (ro): Seed error current status
0x40025004 C   FIELD 05w01 CEIS (rw): Clock error interrupt status
0x40025004 C   FIELD 06w01 SEIS (rw): Seed error interrupt status
0x40025008 B  REGISTER DR (ro): data register
0x40025008 C   FIELD 00w32 RNDATA: Random data
0x40026000 A PERIPHERAL AES
0x40026000 B  REGISTER CR (rw): control register
0x40026000 C   FIELD 00w01 EN: AES enable
0x40026000 C   FIELD 01w02 DATATYPE: Data type selection (for data in and data out to/from the cryptographic block)
0x40026000 C   FIELD 03w02 MODE: AES operating mode
0x40026000 C   FIELD 05w02 CHMOD10: AES chaining mode Bit1 Bit0
0x40026000 C   FIELD 07w01 CCFC: Computation Complete Flag Clear
0x40026000 C   FIELD 08w01 ERRC: Error clear
0x40026000 C   FIELD 09w01 CCFIE: CCF flag interrupt enable
0x40026000 C   FIELD 10w01 ERRIE: Error interrupt enable
0x40026000 C   FIELD 11w01 DMAINEN: Enable DMA management of data input phase
0x40026000 C   FIELD 12w01 DMAOUTEN: Enable DMA management of data output phase
0x40026000 C   FIELD 13w02 GCMPH: Used only for GCM, CCM and GMAC algorithms and has no effect when other algorithms are selected
0x40026000 C   FIELD 16w01 CHMOD2: AES chaining mode Bit2
0x40026000 C   FIELD 18w01 KEYSIZE: Key size selection
0x40026000 C   FIELD 20w04 NPBLB: Number of padding bytes in last block of payload
0x40026004 B  REGISTER SR (ro): status register
0x40026004 C   FIELD 00w01 CCF: Computation complete flag
0x40026004 C   FIELD 01w01 RDERR: Read error flag
0x40026004 C   FIELD 02w01 WRERR: Write error flag
0x40026004 C   FIELD 03w01 BUSY: Busy flag
0x40026008 B  REGISTER DINR (rw): data input register
0x40026008 C   FIELD 00w32 DIN: Data Input Register
0x4002600C B  REGISTER DOUTR (ro): data output register
0x4002600C C   FIELD 00w32 DOUT: Data output register
0x40026010 B  REGISTER KEYR0 (rw): key register 0
0x40026010 C   FIELD 00w32 KEY: Data Output Register (LSB key [31:0])
0x40026014 B  REGISTER KEYR1 (rw): key register 1
0x40026014 C   FIELD 00w32 KEY: AES key register (key [63:32])
0x40026018 B  REGISTER KEYR2 (rw): key register 2
0x40026018 C   FIELD 00w32 KEY: AES key register (key [95:64])
0x4002601C B  REGISTER KEYR3 (rw): key register 3
0x4002601C C   FIELD 00w32 KEY: AES key register (MSB key [127:96])
0x40026020 B  REGISTER IVR0 (rw): initialization vector register 0
0x40026020 C   FIELD 00w32 IVI: initialization vector register (LSB IVR [31:0])
0x40026024 B  REGISTER IVR1 (rw): initialization vector register 1
0x40026024 C   FIELD 00w32 IVI: Initialization Vector Register (IVR [63:32])
0x40026028 B  REGISTER IVR2 (rw): initialization vector register 2
0x40026028 C   FIELD 00w32 IVI: Initialization Vector Register (IVR [95:64])
0x4002602C B  REGISTER IVR3 (rw): initialization vector register 3
0x4002602C C   FIELD 00w32 IVI: Initialization Vector Register (MSB IVR [127:96])
0x40026030 B  REGISTER KEYR4 (rw): key register 4
0x40026030 C   FIELD 00w32 KEY: AES key register (MSB key [159:128])
0x40026034 B  REGISTER KEYR5 (rw): key register 5
0x40026034 C   FIELD 00w32 KEY: AES key register (MSB key [191:160])
0x40026038 B  REGISTER KEYR6 (rw): key register 6
0x40026038 C   FIELD 00w32 KEY: AES key register (MSB key [223:192])
0x4002603C B  REGISTER KEYR7 (rw): key register 7
0x4002603C C   FIELD 00w32 KEY: AES key register (MSB key [255:224])
0x40026040 B  REGISTER SUSP0R (rw): AES suspend register 0
0x40026040 C   FIELD 00w32 SUSP: AES suspend register 0
0x40026044 B  REGISTER SUSP1R (rw): AES suspend register 1
0x40026044 C   FIELD 00w32 SUSP: AES suspend register 1
0x40026048 B  REGISTER SUSP2R (rw): AES suspend register 2
0x40026048 C   FIELD 00w32 SUSP: AES suspend register 2
0x4002604C B  REGISTER SUSP3R (rw): AES suspend register 3
0x4002604C C   FIELD 00w32 SUSP: AES suspend register 3
0x40026050 B  REGISTER SUSP4R (rw): AES suspend register 4
0x40026050 C   FIELD 00w32 SUSP: AES suspend register 4
0x40026054 B  REGISTER SUSP5R (rw): AES suspend register 5
0x40026054 C   FIELD 00w32 SUSP: AES suspend register 5
0x40026058 B  REGISTER SUSP6R (rw): AES suspend register 6
0x40026058 C   FIELD 00w32 SUSP: AES suspend register 6
0x4002605C B  REGISTER SUSP7R (rw): AES suspend register 7
0x4002605C C   FIELD 00w32 SUSP: AES suspend register 7
0x400263F0 B  REGISTER HWCFR (ro): AES hardware configuration register
0x400263F0 C   FIELD 00w04 CFG1: HW Generic 1
0x400263F0 C   FIELD 04w04 CFG2: HW Generic 2
0x400263F0 C   FIELD 08w04 CFG3: HW Generic 3
0x400263F0 C   FIELD 12w04 CFG4: HW Generic 4
0x400263F4 B  REGISTER VERR (ro): AES version register
0x400263F4 C   FIELD 00w04 MINREV: Minor revision
0x400263F4 C   FIELD 04w04 MAJREV: Major revision
0x400263F8 B  REGISTER IPIDR (ro): AES identification register
0x400263F8 C   FIELD 00w32 ID: Identification code
0x400263FC B  REGISTER SIDR (ro): AES size ID register
0x400263FC C   FIELD 00w32 ID: Size Identification code
0x50000000 A PERIPHERAL GPIOA
0x50000000 B  REGISTER MODER (rw): GPIO port mode register
0x50000000 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x50000000 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x50000000 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x50000000 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x50000000 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x50000000 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x50000000 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x50000000 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x50000000 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x50000000 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x50000000 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x50000000 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x50000000 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x50000000 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x50000000 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x50000000 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x50000004 B  REGISTER OTYPER (rw): GPIO port output type register
0x50000004 C   FIELD 00w01 OT0: Port x configuration pin 0
0x50000004 C   FIELD 01w01 OT1: Port x configuration pin 1
0x50000004 C   FIELD 02w01 OT2: Port x configuration pin 2
0x50000004 C   FIELD 03w01 OT3: Port x configuration pin 3
0x50000004 C   FIELD 04w01 OT4: Port x configuration pin 4
0x50000004 C   FIELD 05w01 OT5: Port x configuration pin 5
0x50000004 C   FIELD 06w01 OT6: Port x configuration pin 6
0x50000004 C   FIELD 07w01 OT7: Port x configuration pin 7
0x50000004 C   FIELD 08w01 OT8: Port x configuration pin 8
0x50000004 C   FIELD 09w01 OT9: Port x configuration pin 9
0x50000004 C   FIELD 10w01 OT10: Port x configuration pin 10
0x50000004 C   FIELD 11w01 OT11: Port x configuration pin 11
0x50000004 C   FIELD 12w01 OT12: Port x configuration pin 12
0x50000004 C   FIELD 13w01 OT13: Port x configuration pin 13
0x50000004 C   FIELD 14w01 OT14: Port x configuration pin 14
0x50000004 C   FIELD 15w01 OT15: Port x configuration pin 15
0x50000008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x50000008 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x50000008 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x50000008 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x50000008 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x50000008 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x50000008 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x50000008 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x50000008 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x50000008 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x50000008 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x50000008 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x50000008 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x50000008 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x50000008 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x50000008 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x50000008 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x5000000C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5000000C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x5000000C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x5000000C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x5000000C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x5000000C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x5000000C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x5000000C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x5000000C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x5000000C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x5000000C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x5000000C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x5000000C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x5000000C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x5000000C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x5000000C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x5000000C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x50000010 B  REGISTER IDR (ro): GPIO port input data register
0x50000010 C   FIELD 00w01 IDR0: Port input data pin 0
0x50000010 C   FIELD 01w01 IDR1: Port input data pin 1
0x50000010 C   FIELD 02w01 IDR2: Port input data pin 2
0x50000010 C   FIELD 03w01 IDR3: Port input data pin 3
0x50000010 C   FIELD 04w01 IDR4: Port input data pin 4
0x50000010 C   FIELD 05w01 IDR5: Port input data pin 5
0x50000010 C   FIELD 06w01 IDR6: Port input data pin 6
0x50000010 C   FIELD 07w01 IDR7: Port input data pin 7
0x50000010 C   FIELD 08w01 IDR8: Port input data pin 8
0x50000010 C   FIELD 09w01 IDR9: Port input data pin 9
0x50000010 C   FIELD 10w01 IDR10: Port input data pin 10
0x50000010 C   FIELD 11w01 IDR11: Port input data pin 11
0x50000010 C   FIELD 12w01 IDR12: Port input data pin 12
0x50000010 C   FIELD 13w01 IDR13: Port input data pin 13
0x50000010 C   FIELD 14w01 IDR14: Port input data pin 14
0x50000010 C   FIELD 15w01 IDR15: Port input data pin 15
0x50000014 B  REGISTER ODR (rw): GPIO port output data register
0x50000014 C   FIELD 00w01 ODR0: Port output data pin 0
0x50000014 C   FIELD 01w01 ODR1: Port output data pin 1
0x50000014 C   FIELD 02w01 ODR2: Port output data pin 2
0x50000014 C   FIELD 03w01 ODR3: Port output data pin 3
0x50000014 C   FIELD 04w01 ODR4: Port output data pin 4
0x50000014 C   FIELD 05w01 ODR5: Port output data pin 5
0x50000014 C   FIELD 06w01 ODR6: Port output data pin 6
0x50000014 C   FIELD 07w01 ODR7: Port output data pin 7
0x50000014 C   FIELD 08w01 ODR8: Port output data pin 8
0x50000014 C   FIELD 09w01 ODR9: Port output data pin 9
0x50000014 C   FIELD 10w01 ODR10: Port output data pin 10
0x50000014 C   FIELD 11w01 ODR11: Port output data pin 11
0x50000014 C   FIELD 12w01 ODR12: Port output data pin 12
0x50000014 C   FIELD 13w01 ODR13: Port output data pin 13
0x50000014 C   FIELD 14w01 ODR14: Port output data pin 14
0x50000014 C   FIELD 15w01 ODR15: Port output data pin 15
0x50000018 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x50000018 C   FIELD 00w01 BS0: Port x set pin 0
0x50000018 C   FIELD 01w01 BS1: Port x set pin 1
0x50000018 C   FIELD 02w01 BS2: Port x set pin 2
0x50000018 C   FIELD 03w01 BS3: Port x set pin 3
0x50000018 C   FIELD 04w01 BS4: Port x set pin 4
0x50000018 C   FIELD 05w01 BS5: Port x set pin 5
0x50000018 C   FIELD 06w01 BS6: Port x set pin 6
0x50000018 C   FIELD 07w01 BS7: Port x set pin 7
0x50000018 C   FIELD 08w01 BS8: Port x set pin 8
0x50000018 C   FIELD 09w01 BS9: Port x set pin 9
0x50000018 C   FIELD 10w01 BS10: Port x set pin 10
0x50000018 C   FIELD 11w01 BS11: Port x set pin 11
0x50000018 C   FIELD 12w01 BS12: Port x set pin 12
0x50000018 C   FIELD 13w01 BS13: Port x set pin 13
0x50000018 C   FIELD 14w01 BS14: Port x set pin 14
0x50000018 C   FIELD 15w01 BS15: Port x set pin 15
0x50000018 C   FIELD 16w01 BR0: Port x reset pin 0
0x50000018 C   FIELD 17w01 BR1: Port x reset pin 1
0x50000018 C   FIELD 18w01 BR2: Port x reset pin 2
0x50000018 C   FIELD 19w01 BR3: Port x reset pin 3
0x50000018 C   FIELD 20w01 BR4: Port x reset pin 4
0x50000018 C   FIELD 21w01 BR5: Port x reset pin 5
0x50000018 C   FIELD 22w01 BR6: Port x reset pin 6
0x50000018 C   FIELD 23w01 BR7: Port x reset pin 7
0x50000018 C   FIELD 24w01 BR8: Port x reset pin 8
0x50000018 C   FIELD 25w01 BR9: Port x reset pin 9
0x50000018 C   FIELD 26w01 BR10: Port x reset pin 10
0x50000018 C   FIELD 27w01 BR11: Port x reset pin 11
0x50000018 C   FIELD 28w01 BR12: Port x reset pin 12
0x50000018 C   FIELD 29w01 BR13: Port x reset pin 13
0x50000018 C   FIELD 30w01 BR14: Port x reset pin 14
0x50000018 C   FIELD 31w01 BR15: Port x reset pin 15
0x5000001C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x5000001C C   FIELD 00w01 LCK0: Port x lock pin 0
0x5000001C C   FIELD 01w01 LCK1: Port x lock pin 1
0x5000001C C   FIELD 02w01 LCK2: Port x lock pin 2
0x5000001C C   FIELD 03w01 LCK3: Port x lock pin 3
0x5000001C C   FIELD 04w01 LCK4: Port x lock pin 4
0x5000001C C   FIELD 05w01 LCK5: Port x lock pin 5
0x5000001C C   FIELD 06w01 LCK6: Port x lock pin 6
0x5000001C C   FIELD 07w01 LCK7: Port x lock pin 7
0x5000001C C   FIELD 08w01 LCK8: Port x lock pin 8
0x5000001C C   FIELD 09w01 LCK9: Port x lock pin 9
0x5000001C C   FIELD 10w01 LCK10: Port x lock pin 10
0x5000001C C   FIELD 11w01 LCK11: Port x lock pin 11
0x5000001C C   FIELD 12w01 LCK12: Port x lock pin 12
0x5000001C C   FIELD 13w01 LCK13: Port x lock pin 13
0x5000001C C   FIELD 14w01 LCK14: Port x lock pin 14
0x5000001C C   FIELD 15w01 LCK15: Port x lock pin 15
0x5000001C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x50000020 B  REGISTER AFRL (rw): GPIO alternate function low register
0x50000020 C   FIELD 00w04 AFREL0: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 04w04 AFREL1: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 08w04 AFREL2: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 12w04 AFREL3: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 16w04 AFREL4: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 20w04 AFREL5: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 24w04 AFREL6: Alternate function selection for port x bit y (y = 0..7)
0x50000020 C   FIELD 28w04 AFREL7: Alternate function selection for port x bit y (y = 0..7)
0x50000024 B  REGISTER AFRH (rw): GPIO alternate function high register
0x50000024 C   FIELD 00w04 AFREL8: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 04w04 AFREL9: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 08w04 AFREL10: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 12w04 AFREL11: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 16w04 AFREL12: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 20w04 AFREL13: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 24w04 AFREL14: Alternate function selection for port x bit y (y = 8..15)
0x50000024 C   FIELD 28w04 AFREL15: Alternate function selection for port x bit y (y = 8..15)
0x50000028 B  REGISTER BRR (wo): port bit reset register
0x50000028 C   FIELD 00w01 BR0: Port x reset pin 0
0x50000028 C   FIELD 01w01 BR1: Port x reset pin 1
0x50000028 C   FIELD 02w01 BR2: Port x reset pin 2
0x50000028 C   FIELD 03w01 BR3: Port x reset pin 3
0x50000028 C   FIELD 04w01 BR4: Port x reset pin 4
0x50000028 C   FIELD 05w01 BR5: Port x reset pin 5
0x50000028 C   FIELD 06w01 BR6: Port x reset pin 6
0x50000028 C   FIELD 07w01 BR7: Port x reset pin 7
0x50000028 C   FIELD 08w01 BR8: Port x reset pin 8
0x50000028 C   FIELD 09w01 BR9: Port x reset pin 9
0x50000028 C   FIELD 10w01 BR10: Port x reset pin 10
0x50000028 C   FIELD 11w01 BR11: Port x reset pin 11
0x50000028 C   FIELD 12w01 BR12: Port x reset pin 12
0x50000028 C   FIELD 13w01 BR13: Port x reset pin 13
0x50000028 C   FIELD 14w01 BR14: Port x reset pin 14
0x50000028 C   FIELD 15w01 BR15: Port x reset pin 15
0x50000400 A PERIPHERAL GPIOB
0x50000400 B  REGISTER MODER (rw): GPIO port mode register
0x50000400 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x50000400 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x50000400 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x50000400 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x50000400 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x50000400 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x50000400 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x50000400 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x50000400 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x50000400 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x50000400 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x50000400 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x50000400 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x50000400 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x50000400 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x50000400 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x50000404 B  REGISTER OTYPER (rw): GPIO port output type register
0x50000404 C   FIELD 00w01 OT0: Port x configuration pin 0
0x50000404 C   FIELD 01w01 OT1: Port x configuration pin 1
0x50000404 C   FIELD 02w01 OT2: Port x configuration pin 2
0x50000404 C   FIELD 03w01 OT3: Port x configuration pin 3
0x50000404 C   FIELD 04w01 OT4: Port x configuration pin 4
0x50000404 C   FIELD 05w01 OT5: Port x configuration pin 5
0x50000404 C   FIELD 06w01 OT6: Port x configuration pin 6
0x50000404 C   FIELD 07w01 OT7: Port x configuration pin 7
0x50000404 C   FIELD 08w01 OT8: Port x configuration pin 8
0x50000404 C   FIELD 09w01 OT9: Port x configuration pin 9
0x50000404 C   FIELD 10w01 OT10: Port x configuration pin 10
0x50000404 C   FIELD 11w01 OT11: Port x configuration pin 11
0x50000404 C   FIELD 12w01 OT12: Port x configuration pin 12
0x50000404 C   FIELD 13w01 OT13: Port x configuration pin 13
0x50000404 C   FIELD 14w01 OT14: Port x configuration pin 14
0x50000404 C   FIELD 15w01 OT15: Port x configuration pin 15
0x50000408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x50000408 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x50000408 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x50000408 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x50000408 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x50000408 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x50000408 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x50000408 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x50000408 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x50000408 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x50000408 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x50000408 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x50000408 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x50000408 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x50000408 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x50000408 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x50000408 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x5000040C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5000040C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x5000040C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x5000040C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x5000040C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x5000040C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x5000040C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x5000040C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x5000040C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x5000040C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x5000040C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x5000040C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x5000040C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x5000040C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x5000040C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x5000040C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x5000040C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x50000410 B  REGISTER IDR (ro): GPIO port input data register
0x50000410 C   FIELD 00w01 IDR0: Port input data pin 0
0x50000410 C   FIELD 01w01 IDR1: Port input data pin 1
0x50000410 C   FIELD 02w01 IDR2: Port input data pin 2
0x50000410 C   FIELD 03w01 IDR3: Port input data pin 3
0x50000410 C   FIELD 04w01 IDR4: Port input data pin 4
0x50000410 C   FIELD 05w01 IDR5: Port input data pin 5
0x50000410 C   FIELD 06w01 IDR6: Port input data pin 6
0x50000410 C   FIELD 07w01 IDR7: Port input data pin 7
0x50000410 C   FIELD 08w01 IDR8: Port input data pin 8
0x50000410 C   FIELD 09w01 IDR9: Port input data pin 9
0x50000410 C   FIELD 10w01 IDR10: Port input data pin 10
0x50000410 C   FIELD 11w01 IDR11: Port input data pin 11
0x50000410 C   FIELD 12w01 IDR12: Port input data pin 12
0x50000410 C   FIELD 13w01 IDR13: Port input data pin 13
0x50000410 C   FIELD 14w01 IDR14: Port input data pin 14
0x50000410 C   FIELD 15w01 IDR15: Port input data pin 15
0x50000414 B  REGISTER ODR (rw): GPIO port output data register
0x50000414 C   FIELD 00w01 ODR0: Port output data pin 0
0x50000414 C   FIELD 01w01 ODR1: Port output data pin 1
0x50000414 C   FIELD 02w01 ODR2: Port output data pin 2
0x50000414 C   FIELD 03w01 ODR3: Port output data pin 3
0x50000414 C   FIELD 04w01 ODR4: Port output data pin 4
0x50000414 C   FIELD 05w01 ODR5: Port output data pin 5
0x50000414 C   FIELD 06w01 ODR6: Port output data pin 6
0x50000414 C   FIELD 07w01 ODR7: Port output data pin 7
0x50000414 C   FIELD 08w01 ODR8: Port output data pin 8
0x50000414 C   FIELD 09w01 ODR9: Port output data pin 9
0x50000414 C   FIELD 10w01 ODR10: Port output data pin 10
0x50000414 C   FIELD 11w01 ODR11: Port output data pin 11
0x50000414 C   FIELD 12w01 ODR12: Port output data pin 12
0x50000414 C   FIELD 13w01 ODR13: Port output data pin 13
0x50000414 C   FIELD 14w01 ODR14: Port output data pin 14
0x50000414 C   FIELD 15w01 ODR15: Port output data pin 15
0x50000418 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x50000418 C   FIELD 00w01 BS0: Port x set pin 0
0x50000418 C   FIELD 01w01 BS1: Port x set pin 1
0x50000418 C   FIELD 02w01 BS2: Port x set pin 2
0x50000418 C   FIELD 03w01 BS3: Port x set pin 3
0x50000418 C   FIELD 04w01 BS4: Port x set pin 4
0x50000418 C   FIELD 05w01 BS5: Port x set pin 5
0x50000418 C   FIELD 06w01 BS6: Port x set pin 6
0x50000418 C   FIELD 07w01 BS7: Port x set pin 7
0x50000418 C   FIELD 08w01 BS8: Port x set pin 8
0x50000418 C   FIELD 09w01 BS9: Port x set pin 9
0x50000418 C   FIELD 10w01 BS10: Port x set pin 10
0x50000418 C   FIELD 11w01 BS11: Port x set pin 11
0x50000418 C   FIELD 12w01 BS12: Port x set pin 12
0x50000418 C   FIELD 13w01 BS13: Port x set pin 13
0x50000418 C   FIELD 14w01 BS14: Port x set pin 14
0x50000418 C   FIELD 15w01 BS15: Port x set pin 15
0x50000418 C   FIELD 16w01 BR0: Port x reset pin 0
0x50000418 C   FIELD 17w01 BR1: Port x reset pin 1
0x50000418 C   FIELD 18w01 BR2: Port x reset pin 2
0x50000418 C   FIELD 19w01 BR3: Port x reset pin 3
0x50000418 C   FIELD 20w01 BR4: Port x reset pin 4
0x50000418 C   FIELD 21w01 BR5: Port x reset pin 5
0x50000418 C   FIELD 22w01 BR6: Port x reset pin 6
0x50000418 C   FIELD 23w01 BR7: Port x reset pin 7
0x50000418 C   FIELD 24w01 BR8: Port x reset pin 8
0x50000418 C   FIELD 25w01 BR9: Port x reset pin 9
0x50000418 C   FIELD 26w01 BR10: Port x reset pin 10
0x50000418 C   FIELD 27w01 BR11: Port x reset pin 11
0x50000418 C   FIELD 28w01 BR12: Port x reset pin 12
0x50000418 C   FIELD 29w01 BR13: Port x reset pin 13
0x50000418 C   FIELD 30w01 BR14: Port x reset pin 14
0x50000418 C   FIELD 31w01 BR15: Port x reset pin 15
0x5000041C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x5000041C C   FIELD 00w01 LCK0: Port x lock pin 0
0x5000041C C   FIELD 01w01 LCK1: Port x lock pin 1
0x5000041C C   FIELD 02w01 LCK2: Port x lock pin 2
0x5000041C C   FIELD 03w01 LCK3: Port x lock pin 3
0x5000041C C   FIELD 04w01 LCK4: Port x lock pin 4
0x5000041C C   FIELD 05w01 LCK5: Port x lock pin 5
0x5000041C C   FIELD 06w01 LCK6: Port x lock pin 6
0x5000041C C   FIELD 07w01 LCK7: Port x lock pin 7
0x5000041C C   FIELD 08w01 LCK8: Port x lock pin 8
0x5000041C C   FIELD 09w01 LCK9: Port x lock pin 9
0x5000041C C   FIELD 10w01 LCK10: Port x lock pin 10
0x5000041C C   FIELD 11w01 LCK11: Port x lock pin 11
0x5000041C C   FIELD 12w01 LCK12: Port x lock pin 12
0x5000041C C   FIELD 13w01 LCK13: Port x lock pin 13
0x5000041C C   FIELD 14w01 LCK14: Port x lock pin 14
0x5000041C C   FIELD 15w01 LCK15: Port x lock pin 15
0x5000041C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x50000420 B  REGISTER AFRL (rw): GPIO alternate function low register
0x50000420 C   FIELD 00w04 AFREL0: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 04w04 AFREL1: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 08w04 AFREL2: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 12w04 AFREL3: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 16w04 AFREL4: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 20w04 AFREL5: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 24w04 AFREL6: Alternate function selection for port x bit y (y = 0..7)
0x50000420 C   FIELD 28w04 AFREL7: Alternate function selection for port x bit y (y = 0..7)
0x50000424 B  REGISTER AFRH (rw): GPIO alternate function high register
0x50000424 C   FIELD 00w04 AFREL8: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 04w04 AFREL9: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 08w04 AFREL10: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 12w04 AFREL11: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 16w04 AFREL12: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 20w04 AFREL13: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 24w04 AFREL14: Alternate function selection for port x bit y (y = 8..15)
0x50000424 C   FIELD 28w04 AFREL15: Alternate function selection for port x bit y (y = 8..15)
0x50000428 B  REGISTER BRR (wo): port bit reset register
0x50000428 C   FIELD 00w01 BR0: Port x reset pin 0
0x50000428 C   FIELD 01w01 BR1: Port x reset pin 1
0x50000428 C   FIELD 02w01 BR2: Port x reset pin 2
0x50000428 C   FIELD 03w01 BR3: Port x reset pin 3
0x50000428 C   FIELD 04w01 BR4: Port x reset pin 4
0x50000428 C   FIELD 05w01 BR5: Port x reset pin 5
0x50000428 C   FIELD 06w01 BR6: Port x reset pin 6
0x50000428 C   FIELD 07w01 BR7: Port x reset pin 7
0x50000428 C   FIELD 08w01 BR8: Port x reset pin 8
0x50000428 C   FIELD 09w01 BR9: Port x reset pin 9
0x50000428 C   FIELD 10w01 BR10: Port x reset pin 10
0x50000428 C   FIELD 11w01 BR11: Port x reset pin 11
0x50000428 C   FIELD 12w01 BR12: Port x reset pin 12
0x50000428 C   FIELD 13w01 BR13: Port x reset pin 13
0x50000428 C   FIELD 14w01 BR14: Port x reset pin 14
0x50000428 C   FIELD 15w01 BR15: Port x reset pin 15
0x50000800 A PERIPHERAL GPIOC
0x50000800 B  REGISTER MODER (rw): GPIO port mode register
0x50000800 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x50000800 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x50000800 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x50000800 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x50000800 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x50000800 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x50000800 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x50000800 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x50000800 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x50000800 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x50000800 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x50000800 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x50000800 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x50000800 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x50000800 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x50000800 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x50000804 B  REGISTER OTYPER (rw): GPIO port output type register
0x50000804 C   FIELD 00w01 OT0: Port x configuration pin 0
0x50000804 C   FIELD 01w01 OT1: Port x configuration pin 1
0x50000804 C   FIELD 02w01 OT2: Port x configuration pin 2
0x50000804 C   FIELD 03w01 OT3: Port x configuration pin 3
0x50000804 C   FIELD 04w01 OT4: Port x configuration pin 4
0x50000804 C   FIELD 05w01 OT5: Port x configuration pin 5
0x50000804 C   FIELD 06w01 OT6: Port x configuration pin 6
0x50000804 C   FIELD 07w01 OT7: Port x configuration pin 7
0x50000804 C   FIELD 08w01 OT8: Port x configuration pin 8
0x50000804 C   FIELD 09w01 OT9: Port x configuration pin 9
0x50000804 C   FIELD 10w01 OT10: Port x configuration pin 10
0x50000804 C   FIELD 11w01 OT11: Port x configuration pin 11
0x50000804 C   FIELD 12w01 OT12: Port x configuration pin 12
0x50000804 C   FIELD 13w01 OT13: Port x configuration pin 13
0x50000804 C   FIELD 14w01 OT14: Port x configuration pin 14
0x50000804 C   FIELD 15w01 OT15: Port x configuration pin 15
0x50000808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x50000808 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x50000808 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x50000808 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x50000808 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x50000808 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x50000808 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x50000808 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x50000808 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x50000808 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x50000808 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x50000808 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x50000808 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x50000808 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x50000808 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x50000808 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x50000808 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x5000080C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5000080C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x5000080C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x5000080C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x5000080C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x5000080C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x5000080C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x5000080C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x5000080C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x5000080C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x5000080C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x5000080C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x5000080C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x5000080C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x5000080C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x5000080C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x5000080C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x50000810 B  REGISTER IDR (ro): GPIO port input data register
0x50000810 C   FIELD 00w01 IDR0: Port input data pin 0
0x50000810 C   FIELD 01w01 IDR1: Port input data pin 1
0x50000810 C   FIELD 02w01 IDR2: Port input data pin 2
0x50000810 C   FIELD 03w01 IDR3: Port input data pin 3
0x50000810 C   FIELD 04w01 IDR4: Port input data pin 4
0x50000810 C   FIELD 05w01 IDR5: Port input data pin 5
0x50000810 C   FIELD 06w01 IDR6: Port input data pin 6
0x50000810 C   FIELD 07w01 IDR7: Port input data pin 7
0x50000810 C   FIELD 08w01 IDR8: Port input data pin 8
0x50000810 C   FIELD 09w01 IDR9: Port input data pin 9
0x50000810 C   FIELD 10w01 IDR10: Port input data pin 10
0x50000810 C   FIELD 11w01 IDR11: Port input data pin 11
0x50000810 C   FIELD 12w01 IDR12: Port input data pin 12
0x50000810 C   FIELD 13w01 IDR13: Port input data pin 13
0x50000810 C   FIELD 14w01 IDR14: Port input data pin 14
0x50000810 C   FIELD 15w01 IDR15: Port input data pin 15
0x50000814 B  REGISTER ODR (rw): GPIO port output data register
0x50000814 C   FIELD 00w01 ODR0: Port output data pin 0
0x50000814 C   FIELD 01w01 ODR1: Port output data pin 1
0x50000814 C   FIELD 02w01 ODR2: Port output data pin 2
0x50000814 C   FIELD 03w01 ODR3: Port output data pin 3
0x50000814 C   FIELD 04w01 ODR4: Port output data pin 4
0x50000814 C   FIELD 05w01 ODR5: Port output data pin 5
0x50000814 C   FIELD 06w01 ODR6: Port output data pin 6
0x50000814 C   FIELD 07w01 ODR7: Port output data pin 7
0x50000814 C   FIELD 08w01 ODR8: Port output data pin 8
0x50000814 C   FIELD 09w01 ODR9: Port output data pin 9
0x50000814 C   FIELD 10w01 ODR10: Port output data pin 10
0x50000814 C   FIELD 11w01 ODR11: Port output data pin 11
0x50000814 C   FIELD 12w01 ODR12: Port output data pin 12
0x50000814 C   FIELD 13w01 ODR13: Port output data pin 13
0x50000814 C   FIELD 14w01 ODR14: Port output data pin 14
0x50000814 C   FIELD 15w01 ODR15: Port output data pin 15
0x50000818 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x50000818 C   FIELD 00w01 BS0: Port x set pin 0
0x50000818 C   FIELD 01w01 BS1: Port x set pin 1
0x50000818 C   FIELD 02w01 BS2: Port x set pin 2
0x50000818 C   FIELD 03w01 BS3: Port x set pin 3
0x50000818 C   FIELD 04w01 BS4: Port x set pin 4
0x50000818 C   FIELD 05w01 BS5: Port x set pin 5
0x50000818 C   FIELD 06w01 BS6: Port x set pin 6
0x50000818 C   FIELD 07w01 BS7: Port x set pin 7
0x50000818 C   FIELD 08w01 BS8: Port x set pin 8
0x50000818 C   FIELD 09w01 BS9: Port x set pin 9
0x50000818 C   FIELD 10w01 BS10: Port x set pin 10
0x50000818 C   FIELD 11w01 BS11: Port x set pin 11
0x50000818 C   FIELD 12w01 BS12: Port x set pin 12
0x50000818 C   FIELD 13w01 BS13: Port x set pin 13
0x50000818 C   FIELD 14w01 BS14: Port x set pin 14
0x50000818 C   FIELD 15w01 BS15: Port x set pin 15
0x50000818 C   FIELD 16w01 BR0: Port x reset pin 0
0x50000818 C   FIELD 17w01 BR1: Port x reset pin 1
0x50000818 C   FIELD 18w01 BR2: Port x reset pin 2
0x50000818 C   FIELD 19w01 BR3: Port x reset pin 3
0x50000818 C   FIELD 20w01 BR4: Port x reset pin 4
0x50000818 C   FIELD 21w01 BR5: Port x reset pin 5
0x50000818 C   FIELD 22w01 BR6: Port x reset pin 6
0x50000818 C   FIELD 23w01 BR7: Port x reset pin 7
0x50000818 C   FIELD 24w01 BR8: Port x reset pin 8
0x50000818 C   FIELD 25w01 BR9: Port x reset pin 9
0x50000818 C   FIELD 26w01 BR10: Port x reset pin 10
0x50000818 C   FIELD 27w01 BR11: Port x reset pin 11
0x50000818 C   FIELD 28w01 BR12: Port x reset pin 12
0x50000818 C   FIELD 29w01 BR13: Port x reset pin 13
0x50000818 C   FIELD 30w01 BR14: Port x reset pin 14
0x50000818 C   FIELD 31w01 BR15: Port x reset pin 15
0x5000081C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x5000081C C   FIELD 00w01 LCK0: Port x lock pin 0
0x5000081C C   FIELD 01w01 LCK1: Port x lock pin 1
0x5000081C C   FIELD 02w01 LCK2: Port x lock pin 2
0x5000081C C   FIELD 03w01 LCK3: Port x lock pin 3
0x5000081C C   FIELD 04w01 LCK4: Port x lock pin 4
0x5000081C C   FIELD 05w01 LCK5: Port x lock pin 5
0x5000081C C   FIELD 06w01 LCK6: Port x lock pin 6
0x5000081C C   FIELD 07w01 LCK7: Port x lock pin 7
0x5000081C C   FIELD 08w01 LCK8: Port x lock pin 8
0x5000081C C   FIELD 09w01 LCK9: Port x lock pin 9
0x5000081C C   FIELD 10w01 LCK10: Port x lock pin 10
0x5000081C C   FIELD 11w01 LCK11: Port x lock pin 11
0x5000081C C   FIELD 12w01 LCK12: Port x lock pin 12
0x5000081C C   FIELD 13w01 LCK13: Port x lock pin 13
0x5000081C C   FIELD 14w01 LCK14: Port x lock pin 14
0x5000081C C   FIELD 15w01 LCK15: Port x lock pin 15
0x5000081C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x50000820 B  REGISTER AFRL (rw): GPIO alternate function low register
0x50000820 C   FIELD 00w04 AFREL0: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 04w04 AFREL1: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 08w04 AFREL2: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 12w04 AFREL3: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 16w04 AFREL4: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 20w04 AFREL5: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 24w04 AFREL6: Alternate function selection for port x bit y (y = 0..7)
0x50000820 C   FIELD 28w04 AFREL7: Alternate function selection for port x bit y (y = 0..7)
0x50000824 B  REGISTER AFRH (rw): GPIO alternate function high register
0x50000824 C   FIELD 00w04 AFREL8: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 04w04 AFREL9: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 08w04 AFREL10: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 12w04 AFREL11: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 16w04 AFREL12: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 20w04 AFREL13: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 24w04 AFREL14: Alternate function selection for port x bit y (y = 8..15)
0x50000824 C   FIELD 28w04 AFREL15: Alternate function selection for port x bit y (y = 8..15)
0x50000828 B  REGISTER BRR (wo): port bit reset register
0x50000828 C   FIELD 00w01 BR0: Port x reset pin 0
0x50000828 C   FIELD 01w01 BR1: Port x reset pin 1
0x50000828 C   FIELD 02w01 BR2: Port x reset pin 2
0x50000828 C   FIELD 03w01 BR3: Port x reset pin 3
0x50000828 C   FIELD 04w01 BR4: Port x reset pin 4
0x50000828 C   FIELD 05w01 BR5: Port x reset pin 5
0x50000828 C   FIELD 06w01 BR6: Port x reset pin 6
0x50000828 C   FIELD 07w01 BR7: Port x reset pin 7
0x50000828 C   FIELD 08w01 BR8: Port x reset pin 8
0x50000828 C   FIELD 09w01 BR9: Port x reset pin 9
0x50000828 C   FIELD 10w01 BR10: Port x reset pin 10
0x50000828 C   FIELD 11w01 BR11: Port x reset pin 11
0x50000828 C   FIELD 12w01 BR12: Port x reset pin 12
0x50000828 C   FIELD 13w01 BR13: Port x reset pin 13
0x50000828 C   FIELD 14w01 BR14: Port x reset pin 14
0x50000828 C   FIELD 15w01 BR15: Port x reset pin 15
0x50000C00 A PERIPHERAL GPIOD
0x50000C00 B  REGISTER MODER (rw): GPIO port mode register
0x50000C00 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x50000C00 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x50000C00 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x50000C00 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x50000C00 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x50000C00 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x50000C00 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x50000C00 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x50000C00 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x50000C00 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x50000C00 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x50000C00 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x50000C00 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x50000C00 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x50000C00 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x50000C00 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x50000C04 B  REGISTER OTYPER (rw): GPIO port output type register
0x50000C04 C   FIELD 00w01 OT0: Port x configuration pin 0
0x50000C04 C   FIELD 01w01 OT1: Port x configuration pin 1
0x50000C04 C   FIELD 02w01 OT2: Port x configuration pin 2
0x50000C04 C   FIELD 03w01 OT3: Port x configuration pin 3
0x50000C04 C   FIELD 04w01 OT4: Port x configuration pin 4
0x50000C04 C   FIELD 05w01 OT5: Port x configuration pin 5
0x50000C04 C   FIELD 06w01 OT6: Port x configuration pin 6
0x50000C04 C   FIELD 07w01 OT7: Port x configuration pin 7
0x50000C04 C   FIELD 08w01 OT8: Port x configuration pin 8
0x50000C04 C   FIELD 09w01 OT9: Port x configuration pin 9
0x50000C04 C   FIELD 10w01 OT10: Port x configuration pin 10
0x50000C04 C   FIELD 11w01 OT11: Port x configuration pin 11
0x50000C04 C   FIELD 12w01 OT12: Port x configuration pin 12
0x50000C04 C   FIELD 13w01 OT13: Port x configuration pin 13
0x50000C04 C   FIELD 14w01 OT14: Port x configuration pin 14
0x50000C04 C   FIELD 15w01 OT15: Port x configuration pin 15
0x50000C08 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x50000C08 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x50000C08 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x50000C08 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x50000C08 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x50000C08 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x50000C08 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x50000C08 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x50000C08 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x50000C08 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x50000C08 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x50000C08 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x50000C08 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x50000C08 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x50000C08 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x50000C08 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x50000C08 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x50000C0C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x50000C0C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x50000C0C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x50000C0C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x50000C0C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x50000C0C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x50000C0C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x50000C0C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x50000C0C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x50000C0C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x50000C0C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x50000C0C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x50000C0C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x50000C0C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x50000C0C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x50000C0C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x50000C0C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x50000C10 B  REGISTER IDR (ro): GPIO port input data register
0x50000C10 C   FIELD 00w01 IDR0: Port input data pin 0
0x50000C10 C   FIELD 01w01 IDR1: Port input data pin 1
0x50000C10 C   FIELD 02w01 IDR2: Port input data pin 2
0x50000C10 C   FIELD 03w01 IDR3: Port input data pin 3
0x50000C10 C   FIELD 04w01 IDR4: Port input data pin 4
0x50000C10 C   FIELD 05w01 IDR5: Port input data pin 5
0x50000C10 C   FIELD 06w01 IDR6: Port input data pin 6
0x50000C10 C   FIELD 07w01 IDR7: Port input data pin 7
0x50000C10 C   FIELD 08w01 IDR8: Port input data pin 8
0x50000C10 C   FIELD 09w01 IDR9: Port input data pin 9
0x50000C10 C   FIELD 10w01 IDR10: Port input data pin 10
0x50000C10 C   FIELD 11w01 IDR11: Port input data pin 11
0x50000C10 C   FIELD 12w01 IDR12: Port input data pin 12
0x50000C10 C   FIELD 13w01 IDR13: Port input data pin 13
0x50000C10 C   FIELD 14w01 IDR14: Port input data pin 14
0x50000C10 C   FIELD 15w01 IDR15: Port input data pin 15
0x50000C14 B  REGISTER ODR (rw): GPIO port output data register
0x50000C14 C   FIELD 00w01 ODR0: Port output data pin 0
0x50000C14 C   FIELD 01w01 ODR1: Port output data pin 1
0x50000C14 C   FIELD 02w01 ODR2: Port output data pin 2
0x50000C14 C   FIELD 03w01 ODR3: Port output data pin 3
0x50000C14 C   FIELD 04w01 ODR4: Port output data pin 4
0x50000C14 C   FIELD 05w01 ODR5: Port output data pin 5
0x50000C14 C   FIELD 06w01 ODR6: Port output data pin 6
0x50000C14 C   FIELD 07w01 ODR7: Port output data pin 7
0x50000C14 C   FIELD 08w01 ODR8: Port output data pin 8
0x50000C14 C   FIELD 09w01 ODR9: Port output data pin 9
0x50000C14 C   FIELD 10w01 ODR10: Port output data pin 10
0x50000C14 C   FIELD 11w01 ODR11: Port output data pin 11
0x50000C14 C   FIELD 12w01 ODR12: Port output data pin 12
0x50000C14 C   FIELD 13w01 ODR13: Port output data pin 13
0x50000C14 C   FIELD 14w01 ODR14: Port output data pin 14
0x50000C14 C   FIELD 15w01 ODR15: Port output data pin 15
0x50000C18 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x50000C18 C   FIELD 00w01 BS0: Port x set pin 0
0x50000C18 C   FIELD 01w01 BS1: Port x set pin 1
0x50000C18 C   FIELD 02w01 BS2: Port x set pin 2
0x50000C18 C   FIELD 03w01 BS3: Port x set pin 3
0x50000C18 C   FIELD 04w01 BS4: Port x set pin 4
0x50000C18 C   FIELD 05w01 BS5: Port x set pin 5
0x50000C18 C   FIELD 06w01 BS6: Port x set pin 6
0x50000C18 C   FIELD 07w01 BS7: Port x set pin 7
0x50000C18 C   FIELD 08w01 BS8: Port x set pin 8
0x50000C18 C   FIELD 09w01 BS9: Port x set pin 9
0x50000C18 C   FIELD 10w01 BS10: Port x set pin 10
0x50000C18 C   FIELD 11w01 BS11: Port x set pin 11
0x50000C18 C   FIELD 12w01 BS12: Port x set pin 12
0x50000C18 C   FIELD 13w01 BS13: Port x set pin 13
0x50000C18 C   FIELD 14w01 BS14: Port x set pin 14
0x50000C18 C   FIELD 15w01 BS15: Port x set pin 15
0x50000C18 C   FIELD 16w01 BR0: Port x reset pin 0
0x50000C18 C   FIELD 17w01 BR1: Port x reset pin 1
0x50000C18 C   FIELD 18w01 BR2: Port x reset pin 2
0x50000C18 C   FIELD 19w01 BR3: Port x reset pin 3
0x50000C18 C   FIELD 20w01 BR4: Port x reset pin 4
0x50000C18 C   FIELD 21w01 BR5: Port x reset pin 5
0x50000C18 C   FIELD 22w01 BR6: Port x reset pin 6
0x50000C18 C   FIELD 23w01 BR7: Port x reset pin 7
0x50000C18 C   FIELD 24w01 BR8: Port x reset pin 8
0x50000C18 C   FIELD 25w01 BR9: Port x reset pin 9
0x50000C18 C   FIELD 26w01 BR10: Port x reset pin 10
0x50000C18 C   FIELD 27w01 BR11: Port x reset pin 11
0x50000C18 C   FIELD 28w01 BR12: Port x reset pin 12
0x50000C18 C   FIELD 29w01 BR13: Port x reset pin 13
0x50000C18 C   FIELD 30w01 BR14: Port x reset pin 14
0x50000C18 C   FIELD 31w01 BR15: Port x reset pin 15
0x50000C1C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x50000C1C C   FIELD 00w01 LCK0: Port x lock pin 0
0x50000C1C C   FIELD 01w01 LCK1: Port x lock pin 1
0x50000C1C C   FIELD 02w01 LCK2: Port x lock pin 2
0x50000C1C C   FIELD 03w01 LCK3: Port x lock pin 3
0x50000C1C C   FIELD 04w01 LCK4: Port x lock pin 4
0x50000C1C C   FIELD 05w01 LCK5: Port x lock pin 5
0x50000C1C C   FIELD 06w01 LCK6: Port x lock pin 6
0x50000C1C C   FIELD 07w01 LCK7: Port x lock pin 7
0x50000C1C C   FIELD 08w01 LCK8: Port x lock pin 8
0x50000C1C C   FIELD 09w01 LCK9: Port x lock pin 9
0x50000C1C C   FIELD 10w01 LCK10: Port x lock pin 10
0x50000C1C C   FIELD 11w01 LCK11: Port x lock pin 11
0x50000C1C C   FIELD 12w01 LCK12: Port x lock pin 12
0x50000C1C C   FIELD 13w01 LCK13: Port x lock pin 13
0x50000C1C C   FIELD 14w01 LCK14: Port x lock pin 14
0x50000C1C C   FIELD 15w01 LCK15: Port x lock pin 15
0x50000C1C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x50000C20 B  REGISTER AFRL (rw): GPIO alternate function low register
0x50000C20 C   FIELD 00w04 AFREL0: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 04w04 AFREL1: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 08w04 AFREL2: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 12w04 AFREL3: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 16w04 AFREL4: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 20w04 AFREL5: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 24w04 AFREL6: Alternate function selection for port x bit y (y = 0..7)
0x50000C20 C   FIELD 28w04 AFREL7: Alternate function selection for port x bit y (y = 0..7)
0x50000C24 B  REGISTER AFRH (rw): GPIO alternate function high register
0x50000C24 C   FIELD 00w04 AFREL8: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 04w04 AFREL9: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 08w04 AFREL10: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 12w04 AFREL11: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 16w04 AFREL12: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 20w04 AFREL13: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 24w04 AFREL14: Alternate function selection for port x bit y (y = 8..15)
0x50000C24 C   FIELD 28w04 AFREL15: Alternate function selection for port x bit y (y = 8..15)
0x50000C28 B  REGISTER BRR (wo): port bit reset register
0x50000C28 C   FIELD 00w01 BR0: Port x reset pin 0
0x50000C28 C   FIELD 01w01 BR1: Port x reset pin 1
0x50000C28 C   FIELD 02w01 BR2: Port x reset pin 2
0x50000C28 C   FIELD 03w01 BR3: Port x reset pin 3
0x50000C28 C   FIELD 04w01 BR4: Port x reset pin 4
0x50000C28 C   FIELD 05w01 BR5: Port x reset pin 5
0x50000C28 C   FIELD 06w01 BR6: Port x reset pin 6
0x50000C28 C   FIELD 07w01 BR7: Port x reset pin 7
0x50000C28 C   FIELD 08w01 BR8: Port x reset pin 8
0x50000C28 C   FIELD 09w01 BR9: Port x reset pin 9
0x50000C28 C   FIELD 10w01 BR10: Port x reset pin 10
0x50000C28 C   FIELD 11w01 BR11: Port x reset pin 11
0x50000C28 C   FIELD 12w01 BR12: Port x reset pin 12
0x50000C28 C   FIELD 13w01 BR13: Port x reset pin 13
0x50000C28 C   FIELD 14w01 BR14: Port x reset pin 14
0x50000C28 C   FIELD 15w01 BR15: Port x reset pin 15
0x50001400 A PERIPHERAL GPIOF
0x50001400 B  REGISTER MODER (rw): GPIO port mode register
0x50001400 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x50001400 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x50001400 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x50001400 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x50001400 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x50001400 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x50001400 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x50001400 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x50001400 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x50001400 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x50001400 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x50001400 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x50001400 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x50001400 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x50001400 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x50001400 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x50001404 B  REGISTER OTYPER (rw): GPIO port output type register
0x50001404 C   FIELD 00w01 OT0: Port x configuration pin 0
0x50001404 C   FIELD 01w01 OT1: Port x configuration pin 1
0x50001404 C   FIELD 02w01 OT2: Port x configuration pin 2
0x50001404 C   FIELD 03w01 OT3: Port x configuration pin 3
0x50001404 C   FIELD 04w01 OT4: Port x configuration pin 4
0x50001404 C   FIELD 05w01 OT5: Port x configuration pin 5
0x50001404 C   FIELD 06w01 OT6: Port x configuration pin 6
0x50001404 C   FIELD 07w01 OT7: Port x configuration pin 7
0x50001404 C   FIELD 08w01 OT8: Port x configuration pin 8
0x50001404 C   FIELD 09w01 OT9: Port x configuration pin 9
0x50001404 C   FIELD 10w01 OT10: Port x configuration pin 10
0x50001404 C   FIELD 11w01 OT11: Port x configuration pin 11
0x50001404 C   FIELD 12w01 OT12: Port x configuration pin 12
0x50001404 C   FIELD 13w01 OT13: Port x configuration pin 13
0x50001404 C   FIELD 14w01 OT14: Port x configuration pin 14
0x50001404 C   FIELD 15w01 OT15: Port x configuration pin 15
0x50001408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x50001408 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x50001408 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x50001408 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x50001408 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x50001408 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x50001408 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x50001408 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x50001408 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x50001408 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x50001408 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x50001408 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x50001408 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x50001408 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x50001408 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x50001408 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x50001408 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x5000140C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5000140C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x5000140C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x5000140C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x5000140C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x5000140C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x5000140C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x5000140C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x5000140C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x5000140C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x5000140C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x5000140C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x5000140C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x5000140C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x5000140C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x5000140C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x5000140C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x50001410 B  REGISTER IDR (ro): GPIO port input data register
0x50001410 C   FIELD 00w01 IDR0: Port input data pin 0
0x50001410 C   FIELD 01w01 IDR1: Port input data pin 1
0x50001410 C   FIELD 02w01 IDR2: Port input data pin 2
0x50001410 C   FIELD 03w01 IDR3: Port input data pin 3
0x50001410 C   FIELD 04w01 IDR4: Port input data pin 4
0x50001410 C   FIELD 05w01 IDR5: Port input data pin 5
0x50001410 C   FIELD 06w01 IDR6: Port input data pin 6
0x50001410 C   FIELD 07w01 IDR7: Port input data pin 7
0x50001410 C   FIELD 08w01 IDR8: Port input data pin 8
0x50001410 C   FIELD 09w01 IDR9: Port input data pin 9
0x50001410 C   FIELD 10w01 IDR10: Port input data pin 10
0x50001410 C   FIELD 11w01 IDR11: Port input data pin 11
0x50001410 C   FIELD 12w01 IDR12: Port input data pin 12
0x50001410 C   FIELD 13w01 IDR13: Port input data pin 13
0x50001410 C   FIELD 14w01 IDR14: Port input data pin 14
0x50001410 C   FIELD 15w01 IDR15: Port input data pin 15
0x50001414 B  REGISTER ODR (rw): GPIO port output data register
0x50001414 C   FIELD 00w01 ODR0: Port output data pin 0
0x50001414 C   FIELD 01w01 ODR1: Port output data pin 1
0x50001414 C   FIELD 02w01 ODR2: Port output data pin 2
0x50001414 C   FIELD 03w01 ODR3: Port output data pin 3
0x50001414 C   FIELD 04w01 ODR4: Port output data pin 4
0x50001414 C   FIELD 05w01 ODR5: Port output data pin 5
0x50001414 C   FIELD 06w01 ODR6: Port output data pin 6
0x50001414 C   FIELD 07w01 ODR7: Port output data pin 7
0x50001414 C   FIELD 08w01 ODR8: Port output data pin 8
0x50001414 C   FIELD 09w01 ODR9: Port output data pin 9
0x50001414 C   FIELD 10w01 ODR10: Port output data pin 10
0x50001414 C   FIELD 11w01 ODR11: Port output data pin 11
0x50001414 C   FIELD 12w01 ODR12: Port output data pin 12
0x50001414 C   FIELD 13w01 ODR13: Port output data pin 13
0x50001414 C   FIELD 14w01 ODR14: Port output data pin 14
0x50001414 C   FIELD 15w01 ODR15: Port output data pin 15
0x50001418 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x50001418 C   FIELD 00w01 BS0: Port x set pin 0
0x50001418 C   FIELD 01w01 BS1: Port x set pin 1
0x50001418 C   FIELD 02w01 BS2: Port x set pin 2
0x50001418 C   FIELD 03w01 BS3: Port x set pin 3
0x50001418 C   FIELD 04w01 BS4: Port x set pin 4
0x50001418 C   FIELD 05w01 BS5: Port x set pin 5
0x50001418 C   FIELD 06w01 BS6: Port x set pin 6
0x50001418 C   FIELD 07w01 BS7: Port x set pin 7
0x50001418 C   FIELD 08w01 BS8: Port x set pin 8
0x50001418 C   FIELD 09w01 BS9: Port x set pin 9
0x50001418 C   FIELD 10w01 BS10: Port x set pin 10
0x50001418 C   FIELD 11w01 BS11: Port x set pin 11
0x50001418 C   FIELD 12w01 BS12: Port x set pin 12
0x50001418 C   FIELD 13w01 BS13: Port x set pin 13
0x50001418 C   FIELD 14w01 BS14: Port x set pin 14
0x50001418 C   FIELD 15w01 BS15: Port x set pin 15
0x50001418 C   FIELD 16w01 BR0: Port x reset pin 0
0x50001418 C   FIELD 17w01 BR1: Port x reset pin 1
0x50001418 C   FIELD 18w01 BR2: Port x reset pin 2
0x50001418 C   FIELD 19w01 BR3: Port x reset pin 3
0x50001418 C   FIELD 20w01 BR4: Port x reset pin 4
0x50001418 C   FIELD 21w01 BR5: Port x reset pin 5
0x50001418 C   FIELD 22w01 BR6: Port x reset pin 6
0x50001418 C   FIELD 23w01 BR7: Port x reset pin 7
0x50001418 C   FIELD 24w01 BR8: Port x reset pin 8
0x50001418 C   FIELD 25w01 BR9: Port x reset pin 9
0x50001418 C   FIELD 26w01 BR10: Port x reset pin 10
0x50001418 C   FIELD 27w01 BR11: Port x reset pin 11
0x50001418 C   FIELD 28w01 BR12: Port x reset pin 12
0x50001418 C   FIELD 29w01 BR13: Port x reset pin 13
0x50001418 C   FIELD 30w01 BR14: Port x reset pin 14
0x50001418 C   FIELD 31w01 BR15: Port x reset pin 15
0x5000141C B  REGISTER LCKR (rw): GPIO port configuration lock register
0x5000141C C   FIELD 00w01 LCK0: Port x lock pin 0
0x5000141C C   FIELD 01w01 LCK1: Port x lock pin 1
0x5000141C C   FIELD 02w01 LCK2: Port x lock pin 2
0x5000141C C   FIELD 03w01 LCK3: Port x lock pin 3
0x5000141C C   FIELD 04w01 LCK4: Port x lock pin 4
0x5000141C C   FIELD 05w01 LCK5: Port x lock pin 5
0x5000141C C   FIELD 06w01 LCK6: Port x lock pin 6
0x5000141C C   FIELD 07w01 LCK7: Port x lock pin 7
0x5000141C C   FIELD 08w01 LCK8: Port x lock pin 8
0x5000141C C   FIELD 09w01 LCK9: Port x lock pin 9
0x5000141C C   FIELD 10w01 LCK10: Port x lock pin 10
0x5000141C C   FIELD 11w01 LCK11: Port x lock pin 11
0x5000141C C   FIELD 12w01 LCK12: Port x lock pin 12
0x5000141C C   FIELD 13w01 LCK13: Port x lock pin 13
0x5000141C C   FIELD 14w01 LCK14: Port x lock pin 14
0x5000141C C   FIELD 15w01 LCK15: Port x lock pin 15
0x5000141C C   FIELD 16w01 LCKK: Port x lock bit y (y= 0..15)
0x50001420 B  REGISTER AFRL (rw): GPIO alternate function low register
0x50001420 C   FIELD 00w04 AFREL0: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 04w04 AFREL1: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 08w04 AFREL2: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 12w04 AFREL3: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 16w04 AFREL4: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 20w04 AFREL5: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 24w04 AFREL6: Alternate function selection for port x bit y (y = 0..7)
0x50001420 C   FIELD 28w04 AFREL7: Alternate function selection for port x bit y (y = 0..7)
0x50001424 B  REGISTER AFRH (rw): GPIO alternate function high register
0x50001424 C   FIELD 00w04 AFREL8: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 04w04 AFREL9: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 08w04 AFREL10: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 12w04 AFREL11: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 16w04 AFREL12: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 20w04 AFREL13: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 24w04 AFREL14: Alternate function selection for port x bit y (y = 8..15)
0x50001424 C   FIELD 28w04 AFREL15: Alternate function selection for port x bit y (y = 8..15)
0x50001428 B  REGISTER BRR (wo): port bit reset register
0x50001428 C   FIELD 00w01 BR0: Port x reset pin 0
0x50001428 C   FIELD 01w01 BR1: Port x reset pin 1
0x50001428 C   FIELD 02w01 BR2: Port x reset pin 2
0x50001428 C   FIELD 03w01 BR3: Port x reset pin 3
0x50001428 C   FIELD 04w01 BR4: Port x reset pin 4
0x50001428 C   FIELD 05w01 BR5: Port x reset pin 5
0x50001428 C   FIELD 06w01 BR6: Port x reset pin 6
0x50001428 C   FIELD 07w01 BR7: Port x reset pin 7
0x50001428 C   FIELD 08w01 BR8: Port x reset pin 8
0x50001428 C   FIELD 09w01 BR9: Port x reset pin 9
0x50001428 C   FIELD 10w01 BR10: Port x reset pin 10
0x50001428 C   FIELD 11w01 BR11: Port x reset pin 11
0x50001428 C   FIELD 12w01 BR12: Port x reset pin 12
0x50001428 C   FIELD 13w01 BR13: Port x reset pin 13
0x50001428 C   FIELD 14w01 BR14: Port x reset pin 14
0x50001428 C   FIELD 15w01 BR15: Port x reset pin 15
INTERRUPT 000: WWDG (WWDG): Window watchdog interrupt
INTERRUPT 001: PVD (PWR): Power voltage detector interrupt
INTERRUPT 002: RTC_STAMP (RTC): RTC and TAMP interrupts
INTERRUPT 003: FLASH (FLASH): Flash global interrupt
INTERRUPT 004: RCC (RCC): RCC global interrupt
INTERRUPT 005: EXTI0_1 (EXTI): EXTI line 0 & 1 interrupt
INTERRUPT 006: EXTI2_3 (EXTI): EXTI line 2 & 3 interrupt
INTERRUPT 007: EXTI4_15 (EXTI): EXTI line 4 to 15 interrupt
INTERRUPT 008: UCPD1_UCPD2 (UCPD1): UCPD global interrupt
INTERRUPT 009: DMA1_Channel1 (DMA1): DMA channel 1 interrupt
INTERRUPT 010: DMA1_Channel2_3 (DMA1): DMA channel 2 and 3 interrupts
INTERRUPT 011: DMA1_Channel4_5_6_7_DMAMUX (DMA1): interrupts for DMA1 channels 4-7 and DMAMUX
INTERRUPT 012: ADC_COMP (ADC): ADC and COMP interrupts
INTERRUPT 013: TIM1_BRK_UP_TRG_COM (TIM1): TIM1 break, update, trigger and commutation interrupts
INTERRUPT 014: TIM1_CC (TIM1): TIM1 Capture Compare interrupt
INTERRUPT 015: TIM2 (TIM2): TIM2 global interrupt
INTERRUPT 016: TIM3 (TIM2): TIM3 global interrupt
INTERRUPT 017: TIM6_DAC_LPTIM1 (TIM6): TIM6 + LPTIM1 and DAC global interrupt
INTERRUPT 018: TIM7_LPTIM2 (TIM7): TIM7 + LPTIM2 global interrupt
INTERRUPT 019: TIM14 (TIM14): TIM14 global interrupt
INTERRUPT 020: TIM15 (TIM15): Timer 15 global interrupt
INTERRUPT 021: TIM16 (TIM16): TIM16 global interrupt
INTERRUPT 022: TIM17 (TIM17): TIM17 global interrupt
INTERRUPT 023: I2C1 (I2C1): I2C1 global interrupt
INTERRUPT 024: I2C2 (I2C2): I2C2 global interrupt
INTERRUPT 025: SPI1 (SPI1): SPI1 global interrupt
INTERRUPT 026: SPI2 (SPI2): SPI2 global interrupt
INTERRUPT 027: USART1 (USART1): USART1 global interrupt
INTERRUPT 028: USART2 (USART2): USART2 global interrupt
INTERRUPT 029: USART3_USART4_LPUART1 (USART3): USART3 + USART4 + LPUART1
INTERRUPT 030: CEC (CRC): CEC global interrupt
INTERRUPT 031: AES_RNG (AES): AES and RNG global interrupts
