# ******************************************************************************

# iCEcube Static Timer

# Version:            2015.04.27409

# Build Date:         May 27 2015 15:59:34

# File Generated:     Feb 6 2017 16:52:24

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for gpio_pwm|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (gpio_pwm|clk:R vs. gpio_pwm|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: pwm_ctrl[0]
			6.1.2::Path details for port: pwm_ctrl[1]
			6.1.3::Path details for port: pwm_hout[0]
			6.1.4::Path details for port: pwm_hout[10]
			6.1.5::Path details for port: pwm_hout[11]
			6.1.6::Path details for port: pwm_hout[1]
			6.1.7::Path details for port: pwm_hout[2]
			6.1.8::Path details for port: pwm_hout[3]
			6.1.9::Path details for port: pwm_hout[4]
			6.1.10::Path details for port: pwm_hout[5]
			6.1.11::Path details for port: pwm_hout[6]
			6.1.12::Path details for port: pwm_hout[7]
			6.1.13::Path details for port: pwm_hout[8]
			6.1.14::Path details for port: pwm_hout[9]
			6.1.15::Path details for port: pwm_lout[0]
			6.1.16::Path details for port: pwm_lout[10]
			6.1.17::Path details for port: pwm_lout[11]
			6.1.18::Path details for port: pwm_lout[1]
			6.1.19::Path details for port: pwm_lout[2]
			6.1.20::Path details for port: pwm_lout[3]
			6.1.21::Path details for port: pwm_lout[4]
			6.1.22::Path details for port: pwm_lout[5]
			6.1.23::Path details for port: pwm_lout[6]
			6.1.24::Path details for port: pwm_lout[7]
			6.1.25::Path details for port: pwm_lout[8]
			6.1.26::Path details for port: pwm_lout[9]
			6.1.27::Path details for port: pwm_prescale[0]
			6.1.28::Path details for port: pwm_prescale[1]
			6.1.29::Path details for port: pwm_prescale[2]
			6.1.30::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: pwm_pin
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: pwm_ctrl[0]
			6.4.2::Path details for port: pwm_ctrl[1]
			6.4.3::Path details for port: pwm_hout[0]
			6.4.4::Path details for port: pwm_hout[10]
			6.4.5::Path details for port: pwm_hout[11]
			6.4.6::Path details for port: pwm_hout[1]
			6.4.7::Path details for port: pwm_hout[2]
			6.4.8::Path details for port: pwm_hout[3]
			6.4.9::Path details for port: pwm_hout[4]
			6.4.10::Path details for port: pwm_hout[5]
			6.4.11::Path details for port: pwm_hout[6]
			6.4.12::Path details for port: pwm_hout[7]
			6.4.13::Path details for port: pwm_hout[8]
			6.4.14::Path details for port: pwm_hout[9]
			6.4.15::Path details for port: pwm_lout[0]
			6.4.16::Path details for port: pwm_lout[10]
			6.4.17::Path details for port: pwm_lout[11]
			6.4.18::Path details for port: pwm_lout[1]
			6.4.19::Path details for port: pwm_lout[2]
			6.4.20::Path details for port: pwm_lout[3]
			6.4.21::Path details for port: pwm_lout[4]
			6.4.22::Path details for port: pwm_lout[5]
			6.4.23::Path details for port: pwm_lout[6]
			6.4.24::Path details for port: pwm_lout[7]
			6.4.25::Path details for port: pwm_lout[8]
			6.4.26::Path details for port: pwm_lout[9]
			6.4.27::Path details for port: pwm_prescale[0]
			6.4.28::Path details for port: pwm_prescale[1]
			6.4.29::Path details for port: pwm_prescale[2]
			6.4.30::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: pwm_pin
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: gpio_pwm|clk  | Frequency: 136.70 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
gpio_pwm|clk  gpio_pwm|clk   1e+006           992685      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port        Clock Port  Setup Times  Clock Reference:Phase  
---------------  ----------  -----------  ---------------------  
pwm_ctrl[0]      clk         136          gpio_pwm|clk:R         
pwm_ctrl[1]      clk         621          gpio_pwm|clk:R         
pwm_hout[0]      clk         157          gpio_pwm|clk:R         
pwm_hout[10]     clk         508          gpio_pwm|clk:R         
pwm_hout[11]     clk         508          gpio_pwm|clk:R         
pwm_hout[1]      clk         354          gpio_pwm|clk:R         
pwm_hout[2]      clk         705          gpio_pwm|clk:R         
pwm_hout[3]      clk         157          gpio_pwm|clk:R         
pwm_hout[4]      clk         1056         gpio_pwm|clk:R         
pwm_hout[5]      clk         1112         gpio_pwm|clk:R         
pwm_hout[6]      clk         564          gpio_pwm|clk:R         
pwm_hout[7]      clk         508          gpio_pwm|clk:R         
pwm_hout[8]      clk         1125         gpio_pwm|clk:R         
pwm_hout[9]      clk         564          gpio_pwm|clk:R         
pwm_lout[0]      clk         824          gpio_pwm|clk:R         
pwm_lout[10]     clk         136          gpio_pwm|clk:R         
pwm_lout[11]     clk         508          gpio_pwm|clk:R         
pwm_lout[1]      clk         564          gpio_pwm|clk:R         
pwm_lout[2]      clk         824          gpio_pwm|clk:R         
pwm_lout[3]      clk         -158         gpio_pwm|clk:R         
pwm_lout[4]      clk         508          gpio_pwm|clk:R         
pwm_lout[5]      clk         725          gpio_pwm|clk:R         
pwm_lout[6]      clk         1063         gpio_pwm|clk:R         
pwm_lout[7]      clk         424          gpio_pwm|clk:R         
pwm_lout[8]      clk         136          gpio_pwm|clk:R         
pwm_lout[9]      clk         971          gpio_pwm|clk:R         
pwm_prescale[0]  clk         157          gpio_pwm|clk:R         
pwm_prescale[1]  clk         -158         gpio_pwm|clk:R         
pwm_prescale[2]  clk         136          gpio_pwm|clk:R         
reset            clk         154          gpio_pwm|clk:R         


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
pwm_pin    clk         9504          gpio_pwm|clk:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port        Clock Port  Hold Times  Clock Reference:Phase  
---------------  ----------  ----------  ---------------------  
pwm_ctrl[0]      clk         306         gpio_pwm|clk:R         
pwm_ctrl[1]      clk         25          gpio_pwm|clk:R         
pwm_hout[0]      clk         327         gpio_pwm|clk:R         
pwm_hout[10]     clk         -45         gpio_pwm|clk:R         
pwm_hout[11]     clk         -45         gpio_pwm|clk:R         
pwm_hout[1]      clk         327         gpio_pwm|clk:R         
pwm_hout[2]      clk         -45         gpio_pwm|clk:R         
pwm_hout[3]      clk         327         gpio_pwm|clk:R         
pwm_hout[4]      clk         -416        gpio_pwm|clk:R         
pwm_hout[5]      clk         -515        gpio_pwm|clk:R         
pwm_hout[6]      clk         -143        gpio_pwm|clk:R         
pwm_hout[7]      clk         -45         gpio_pwm|clk:R         
pwm_hout[8]      clk         -718        gpio_pwm|clk:R         
pwm_hout[9]      clk         -143        gpio_pwm|clk:R         
pwm_lout[0]      clk         -234        gpio_pwm|clk:R         
pwm_lout[10]     clk         306         gpio_pwm|clk:R         
pwm_lout[11]     clk         -45         gpio_pwm|clk:R         
pwm_lout[1]      clk         -143        gpio_pwm|clk:R         
pwm_lout[2]      clk         -234        gpio_pwm|clk:R         
pwm_lout[3]      clk         846         gpio_pwm|clk:R         
pwm_lout[4]      clk         -45         gpio_pwm|clk:R         
pwm_lout[5]      clk         -290        gpio_pwm|clk:R         
pwm_lout[6]      clk         -458        gpio_pwm|clk:R         
pwm_lout[7]      clk         25          gpio_pwm|clk:R         
pwm_lout[8]      clk         306         gpio_pwm|clk:R         
pwm_lout[9]      clk         -346        gpio_pwm|clk:R         
pwm_prescale[0]  clk         327         gpio_pwm|clk:R         
pwm_prescale[1]  clk         846         gpio_pwm|clk:R         
pwm_prescale[2]  clk         306         gpio_pwm|clk:R         
reset            clk         232         gpio_pwm|clk:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
pwm_pin    clk         9204                  gpio_pwm|clk:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for gpio_pwm|clk
******************************************
Clock: gpio_pwm|clk
Frequency: 136.70 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescale_stop_p1_0_LC_3_14_6/lcout
Path End         : prescale_cnt_10_LC_3_13_2/in0
Capture Clock    : prescale_cnt_10_LC_3_13_2/clk
Setup Constraint : 1000000p
Path slack       : 992685p

Capture Clock Arrival Time (gpio_pwm|clk:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002445

Launch Clock Arrival Time (gpio_pwm|clk:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6305
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9760
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               gpio_pwm                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__887/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__887/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__888/I                                          GlobalMux                      0              2452  RISE       1
I__888/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
prescale_stop_p1_0_LC_3_14_6/clk                  LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescale_stop_p1_0_LC_3_14_6/lcout                            LogicCell40_SEQ_MODE_1010    540              3455  992685  RISE       4
I__664/I                                                      LocalMux                       0              3455  992685  RISE       1
I__664/O                                                      LocalMux                     330              3785  992685  RISE       1
I__666/I                                                      InMux                          0              3785  992685  RISE       1
I__666/O                                                      InMux                        259              4044  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_RNO_LC_2_13_4/in0         LogicCell40_SEQ_MODE_0000      0              4044  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_RNO_LC_2_13_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493  992685  RISE       1
I__747/I                                                      Odrv4                          0              4493  992685  RISE       1
I__747/O                                                      Odrv4                        351              4844  992685  RISE       1
I__748/I                                                      Span4Mux_h                     0              4844  992685  RISE       1
I__748/O                                                      Span4Mux_h                   302              5145  992685  RISE       1
I__749/I                                                      LocalMux                       0              5145  992685  RISE       1
I__749/O                                                      LocalMux                     330              5475  992685  RISE       1
I__750/I                                                      InMux                          0              5475  992685  RISE       1
I__750/O                                                      InMux                        259              5735  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_LC_5_12_0/in1             LogicCell40_SEQ_MODE_0000      0              5735  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_LC_5_12_0/carryout        LogicCell40_SEQ_MODE_0000    259              5994  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_51_c_LC_5_12_1/carryin        LogicCell40_SEQ_MODE_0000      0              5994  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_51_c_LC_5_12_1/carryout       LogicCell40_SEQ_MODE_0000    126              6120  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_45_c_LC_5_12_2/carryin        LogicCell40_SEQ_MODE_0000      0              6120  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_45_c_LC_5_12_2/carryout       LogicCell40_SEQ_MODE_0000    126              6247  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_39_c_LC_5_12_3/carryin        LogicCell40_SEQ_MODE_0000      0              6247  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_39_c_LC_5_12_3/carryout       LogicCell40_SEQ_MODE_0000    126              6373  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_33_c_LC_5_12_4/carryin        LogicCell40_SEQ_MODE_0000      0              6373  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_33_c_LC_5_12_4/carryout       LogicCell40_SEQ_MODE_0000    126              6499  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_27_c_LC_5_12_5/carryin        LogicCell40_SEQ_MODE_0000      0              6499  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_27_c_LC_5_12_5/carryout       LogicCell40_SEQ_MODE_0000    126              6625  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_21_c_LC_5_12_6/carryin        LogicCell40_SEQ_MODE_0000      0              6625  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_21_c_LC_5_12_6/carryout       LogicCell40_SEQ_MODE_0000    126              6752  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_15_c_LC_5_12_7/carryin        LogicCell40_SEQ_MODE_0000      0              6752  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_15_c_LC_5_12_7/carryout       LogicCell40_SEQ_MODE_0000    126              6878  992685  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin                                ICE_CARRY_IN_MUX               0              6878  992685  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout                               ICE_CARRY_IN_MUX             196              7074  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_LC_5_13_0/carryin         LogicCell40_SEQ_MODE_0000      0              7074  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_LC_5_13_0/carryout        LogicCell40_SEQ_MODE_0000    126              7200  992685  RISE       1
I__792/I                                                      InMux                          0              7200  992685  RISE       1
I__792/O                                                      InMux                        259              7460  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_THRU_LUT4_0_LC_5_13_1/in3         LogicCell40_SEQ_MODE_0000      0              7460  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_THRU_LUT4_0_LC_5_13_1/lcout       LogicCell40_SEQ_MODE_0000    316              7775  992685  RISE       2
I__788/I                                                      Odrv12                         0              7775  992685  RISE       1
I__788/O                                                      Odrv12                       491              8266  992685  RISE       1
I__789/I                                                      LocalMux                       0              8266  992685  RISE       1
I__789/O                                                      LocalMux                     330              8596  992685  RISE       1
I__790/I                                                      InMux                          0              8596  992685  RISE       1
I__790/O                                                      InMux                        259              8856  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNIRR0O1_LC_2_13_1/in3    LogicCell40_SEQ_MODE_0000      0              8856  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNIRR0O1_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    316              9171  992685  RISE      16
I__671/I                                                      LocalMux                       0              9171  992685  RISE       1
I__671/O                                                      LocalMux                     330              9501  992685  RISE       1
I__676/I                                                      InMux                          0              9501  992685  RISE       1
I__676/O                                                      InMux                        259              9760  992685  RISE       1
prescale_cnt_10_LC_3_13_2/in0                                 LogicCell40_SEQ_MODE_1010      0              9760  992685  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               gpio_pwm                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__887/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__887/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__888/I                                          GlobalMux                      0              2452  RISE       1
I__888/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
prescale_cnt_10_LC_3_13_2/clk                     LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (gpio_pwm|clk:R vs. gpio_pwm|clk:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : prescale_stop_p1_0_LC_3_14_6/lcout
Path End         : prescale_cnt_10_LC_3_13_2/in0
Capture Clock    : prescale_cnt_10_LC_3_13_2/clk
Setup Constraint : 1000000p
Path slack       : 992685p

Capture Clock Arrival Time (gpio_pwm|clk:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2915
- Setup Time                                       -470
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002445

Launch Clock Arrival Time (gpio_pwm|clk:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6305
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9760
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               gpio_pwm                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__887/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__887/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__888/I                                          GlobalMux                      0              2452  RISE       1
I__888/O                                          GlobalMux                    154              2607  RISE       1
I__908/I                                          ClkMux                         0              2607  RISE       1
I__908/O                                          ClkMux                       309              2915  RISE       1
prescale_stop_p1_0_LC_3_14_6/clk                  LogicCell40_SEQ_MODE_1010      0              2915  RISE       1

Data path
pin name                                                      model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
prescale_stop_p1_0_LC_3_14_6/lcout                            LogicCell40_SEQ_MODE_1010    540              3455  992685  RISE       4
I__664/I                                                      LocalMux                       0              3455  992685  RISE       1
I__664/O                                                      LocalMux                     330              3785  992685  RISE       1
I__666/I                                                      InMux                          0              3785  992685  RISE       1
I__666/O                                                      InMux                        259              4044  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_RNO_LC_2_13_4/in0         LogicCell40_SEQ_MODE_0000      0              4044  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_RNO_LC_2_13_4/lcout       LogicCell40_SEQ_MODE_0000    449              4493  992685  RISE       1
I__747/I                                                      Odrv4                          0              4493  992685  RISE       1
I__747/O                                                      Odrv4                        351              4844  992685  RISE       1
I__748/I                                                      Span4Mux_h                     0              4844  992685  RISE       1
I__748/O                                                      Span4Mux_h                   302              5145  992685  RISE       1
I__749/I                                                      LocalMux                       0              5145  992685  RISE       1
I__749/O                                                      LocalMux                     330              5475  992685  RISE       1
I__750/I                                                      InMux                          0              5475  992685  RISE       1
I__750/O                                                      InMux                        259              5735  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_LC_5_12_0/in1             LogicCell40_SEQ_MODE_0000      0              5735  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_1_c_LC_5_12_0/carryout        LogicCell40_SEQ_MODE_0000    259              5994  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_51_c_LC_5_12_1/carryin        LogicCell40_SEQ_MODE_0000      0              5994  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_51_c_LC_5_12_1/carryout       LogicCell40_SEQ_MODE_0000    126              6120  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_45_c_LC_5_12_2/carryin        LogicCell40_SEQ_MODE_0000      0              6120  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_45_c_LC_5_12_2/carryout       LogicCell40_SEQ_MODE_0000    126              6247  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_39_c_LC_5_12_3/carryin        LogicCell40_SEQ_MODE_0000      0              6247  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_39_c_LC_5_12_3/carryout       LogicCell40_SEQ_MODE_0000    126              6373  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_33_c_LC_5_12_4/carryin        LogicCell40_SEQ_MODE_0000      0              6373  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_33_c_LC_5_12_4/carryout       LogicCell40_SEQ_MODE_0000    126              6499  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_27_c_LC_5_12_5/carryin        LogicCell40_SEQ_MODE_0000      0              6499  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_27_c_LC_5_12_5/carryout       LogicCell40_SEQ_MODE_0000    126              6625  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_21_c_LC_5_12_6/carryin        LogicCell40_SEQ_MODE_0000      0              6625  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_21_c_LC_5_12_6/carryout       LogicCell40_SEQ_MODE_0000    126              6752  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_15_c_LC_5_12_7/carryin        LogicCell40_SEQ_MODE_0000      0              6752  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_15_c_LC_5_12_7/carryout       LogicCell40_SEQ_MODE_0000    126              6878  992685  RISE       1
IN_MUX_bfv_5_13_0_/carryinitin                                ICE_CARRY_IN_MUX               0              6878  992685  RISE       1
IN_MUX_bfv_5_13_0_/carryinitout                               ICE_CARRY_IN_MUX             196              7074  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_LC_5_13_0/carryin         LogicCell40_SEQ_MODE_0000      0              7074  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_LC_5_13_0/carryout        LogicCell40_SEQ_MODE_0000    126              7200  992685  RISE       1
I__792/I                                                      InMux                          0              7200  992685  RISE       1
I__792/O                                                      InMux                        259              7460  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_THRU_LUT4_0_LC_5_13_1/in3         LogicCell40_SEQ_MODE_0000      0              7460  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_THRU_LUT4_0_LC_5_13_1/lcout       LogicCell40_SEQ_MODE_0000    316              7775  992685  RISE       2
I__788/I                                                      Odrv12                         0              7775  992685  RISE       1
I__788/O                                                      Odrv12                       491              8266  992685  RISE       1
I__789/I                                                      LocalMux                       0              8266  992685  RISE       1
I__789/O                                                      LocalMux                     330              8596  992685  RISE       1
I__790/I                                                      InMux                          0              8596  992685  RISE       1
I__790/O                                                      InMux                        259              8856  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNIRR0O1_LC_2_13_1/in3    LogicCell40_SEQ_MODE_0000      0              8856  992685  RISE       1
proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNIRR0O1_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_0000    316              9171  992685  RISE      16
I__671/I                                                      LocalMux                       0              9171  992685  RISE       1
I__671/O                                                      LocalMux                     330              9501  992685  RISE       1
I__676/I                                                      InMux                          0              9501  992685  RISE       1
I__676/O                                                      InMux                        259              9760  992685  RISE       1
prescale_cnt_10_LC_3_13_2/in0                                 LogicCell40_SEQ_MODE_1010      0              9760  992685  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               gpio_pwm                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__887/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__887/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__888/I                                          GlobalMux                      0              2452  RISE       1
I__888/O                                          GlobalMux                    154              2607  RISE       1
I__904/I                                          ClkMux                         0              2607  RISE       1
I__904/O                                          ClkMux                       309              2915  RISE       1
prescale_cnt_10_LC_3_13_2/clk                     LogicCell40_SEQ_MODE_1010      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: pwm_ctrl[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_ctrl[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 136


Data Path Delay                2778
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  136

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_ctrl[0]                          gpio_pwm                   0      0                  RISE  1       
pwm_ctrl_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_ctrl_ibuf_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_ctrl_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_ctrl_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__332/I                             Odrv12                     0      1207               RISE  1       
I__332/O                             Odrv12                     491    1698               RISE  1       
I__333/I                             Span12Mux_v                0      1698               RISE  1       
I__333/O                             Span12Mux_v                491    2189               RISE  1       
I__334/I                             LocalMux                   0      2189               RISE  1       
I__334/O                             LocalMux                   330    2519               RISE  1       
I__335/I                             InMux                      0      2519               RISE  1       
I__335/O                             InMux                      259    2778               RISE  1       
pwm_ctrl_p1_0_LC_2_8_5/in3           LogicCell40_SEQ_MODE_1010  0      2778               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__893/I                                          ClkMux                     0      2607               RISE  1       
I__893/O                                          ClkMux                     309    2915               RISE  1       
pwm_ctrl_p1_0_LC_2_8_5/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.2::Path details for port: pwm_ctrl[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_ctrl[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 621


Data Path Delay                3066
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  621

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_ctrl[1]                          gpio_pwm                   0      0                  RISE  1       
pwm_ctrl_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_ctrl_ibuf_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_ctrl_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_ctrl_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__468/I                             Odrv12                     0      1207               RISE  1       
I__468/O                             Odrv12                     491    1698               RISE  1       
I__469/I                             Sp12to4                    0      1698               RISE  1       
I__469/O                             Sp12to4                    428    2126               RISE  1       
I__470/I                             Span4Mux_v                 0      2126               RISE  1       
I__470/O                             Span4Mux_v                 351    2477               RISE  1       
I__471/I                             LocalMux                   0      2477               RISE  1       
I__471/O                             LocalMux                   330    2806               RISE  1       
I__472/I                             InMux                      0      2806               RISE  1       
I__472/O                             InMux                      259    3066               RISE  1       
pwm_ctrl_p1_1_LC_3_8_6/in0           LogicCell40_SEQ_MODE_1010  0      3066               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__902/I                                          ClkMux                     0      2607               RISE  1       
I__902/O                                          ClkMux                     309    2915               RISE  1       
pwm_ctrl_p1_1_LC_3_8_6/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.3::Path details for port: pwm_hout[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 157


Data Path Delay                2799
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  157

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[0]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__322/I                             Odrv4                      0      1207               RISE  1       
I__322/O                             Odrv4                      351    1558               RISE  1       
I__323/I                             Span4Mux_v                 0      1558               RISE  1       
I__323/O                             Span4Mux_v                 351    1909               RISE  1       
I__324/I                             Span4Mux_h                 0      1909               RISE  1       
I__324/O                             Span4Mux_h                 302    2210               RISE  1       
I__325/I                             LocalMux                   0      2210               RISE  1       
I__325/O                             LocalMux                   330    2540               RISE  1       
I__326/I                             InMux                      0      2540               RISE  1       
I__326/O                             InMux                      259    2799               RISE  1       
pwm_hout_p1_0_LC_1_12_2/in3          LogicCell40_SEQ_MODE_1010  0      2799               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.4::Path details for port: pwm_hout[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[10]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 508


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  508

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[10]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_10_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__266/I                              Odrv4                      0      1207               RISE  1       
I__266/O                              Odrv4                      351    1558               RISE  1       
I__267/I                              Span4Mux_h                 0      1558               RISE  1       
I__267/O                              Span4Mux_h                 302    1859               RISE  1       
I__268/I                              Span4Mux_v                 0      1859               RISE  1       
I__268/O                              Span4Mux_v                 351    2210               RISE  1       
I__269/I                              Span4Mux_v                 0      2210               RISE  1       
I__269/O                              Span4Mux_v                 351    2561               RISE  1       
I__270/I                              LocalMux                   0      2561               RISE  1       
I__270/O                              LocalMux                   330    2890               RISE  1       
I__271/I                              InMux                      0      2890               RISE  1       
I__271/O                              InMux                      259    3150               RISE  1       
pwm_hout_p1_10_LC_1_14_2/in3          LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_10_LC_1_14_2/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.5::Path details for port: pwm_hout[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[11]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 508


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  508

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[11]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_11_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__360/I                              Odrv4                      0      1207               RISE  1       
I__360/O                              Odrv4                      351    1558               RISE  1       
I__361/I                              Span4Mux_v                 0      1558               RISE  1       
I__361/O                              Span4Mux_v                 351    1909               RISE  1       
I__362/I                              Span4Mux_v                 0      1909               RISE  1       
I__362/O                              Span4Mux_v                 351    2259               RISE  1       
I__363/I                              Span4Mux_h                 0      2259               RISE  1       
I__363/O                              Span4Mux_h                 302    2561               RISE  1       
I__364/I                              LocalMux                   0      2561               RISE  1       
I__364/O                              LocalMux                   330    2890               RISE  1       
I__365/I                              InMux                      0      2890               RISE  1       
I__365/O                              InMux                      259    3150               RISE  1       
pwm_hout_p1_11_LC_1_14_4/in3          LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_11_LC_1_14_4/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.6::Path details for port: pwm_hout[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 354


Data Path Delay                2799
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  354

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[1]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__299/I                             Odrv4                      0      1207               RISE  1       
I__299/O                             Odrv4                      351    1558               RISE  1       
I__300/I                             Span4Mux_v                 0      1558               RISE  1       
I__300/O                             Span4Mux_v                 351    1909               RISE  1       
I__301/I                             Span4Mux_h                 0      1909               RISE  1       
I__301/O                             Span4Mux_h                 302    2210               RISE  1       
I__302/I                             LocalMux                   0      2210               RISE  1       
I__302/O                             LocalMux                   330    2540               RISE  1       
I__303/I                             InMux                      0      2540               RISE  1       
I__303/O                             InMux                      259    2799               RISE  1       
pwm_hout_p1_1_LC_1_12_5/in0          LogicCell40_SEQ_MODE_1010  0      2799               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_1_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.7::Path details for port: pwm_hout[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[2]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 705


Data Path Delay                3150
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  705

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[2]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_2_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__290/I                             Odrv4                      0      1207               RISE  1       
I__290/O                             Odrv4                      351    1558               RISE  1       
I__291/I                             Span4Mux_h                 0      1558               RISE  1       
I__291/O                             Span4Mux_h                 302    1859               RISE  1       
I__292/I                             Span4Mux_v                 0      1859               RISE  1       
I__292/O                             Span4Mux_v                 351    2210               RISE  1       
I__293/I                             Span4Mux_v                 0      2210               RISE  1       
I__293/O                             Span4Mux_v                 351    2561               RISE  1       
I__294/I                             LocalMux                   0      2561               RISE  1       
I__294/O                             LocalMux                   330    2890               RISE  1       
I__295/I                             InMux                      0      2890               RISE  1       
I__295/O                             InMux                      259    3150               RISE  1       
pwm_hout_p1_2_LC_1_12_6/in0          LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_2_LC_1_12_6/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.8::Path details for port: pwm_hout[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[3]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 157


Data Path Delay                2799
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  157

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[3]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_3_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__315/I                             Odrv4                      0      1207               RISE  1       
I__315/O                             Odrv4                      351    1558               RISE  1       
I__316/I                             Span4Mux_h                 0      1558               RISE  1       
I__316/O                             Span4Mux_h                 302    1859               RISE  1       
I__317/I                             Span4Mux_v                 0      1859               RISE  1       
I__317/O                             Span4Mux_v                 351    2210               RISE  1       
I__318/I                             LocalMux                   0      2210               RISE  1       
I__318/O                             LocalMux                   330    2540               RISE  1       
I__319/I                             InMux                      0      2540               RISE  1       
I__319/O                             InMux                      259    2799               RISE  1       
pwm_hout_p1_3_LC_1_12_3/in3          LogicCell40_SEQ_MODE_1010  0      2799               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_3_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.9::Path details for port: pwm_hout[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[4]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 1056


Data Path Delay                3501
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1056

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[4]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_4_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__226/I                             Odrv4                      0      1207               RISE  1       
I__226/O                             Odrv4                      351    1558               RISE  1       
I__227/I                             Span4Mux_v                 0      1558               RISE  1       
I__227/O                             Span4Mux_v                 351    1909               RISE  1       
I__228/I                             Span4Mux_v                 0      1909               RISE  1       
I__228/O                             Span4Mux_v                 351    2259               RISE  1       
I__229/I                             Span4Mux_v                 0      2259               RISE  1       
I__229/O                             Span4Mux_v                 351    2610               RISE  1       
I__230/I                             Span4Mux_h                 0      2610               RISE  1       
I__230/O                             Span4Mux_h                 302    2911               RISE  1       
I__231/I                             LocalMux                   0      2911               RISE  1       
I__231/O                             LocalMux                   330    3241               RISE  1       
I__232/I                             InMux                      0      3241               RISE  1       
I__232/O                             InMux                      259    3501               RISE  1       
pwm_hout_p1_4_LC_1_12_1/in0          LogicCell40_SEQ_MODE_1010  0      3501               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_4_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.10::Path details for port: pwm_hout[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[5]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 1112


Data Path Delay                3557
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1112

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[5]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_5_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__236/I                             Odrv12                     0      1207               RISE  1       
I__236/O                             Odrv12                     491    1698               RISE  1       
I__237/I                             Span12Mux_h                0      1698               RISE  1       
I__237/O                             Span12Mux_h                491    2189               RISE  1       
I__238/I                             Sp12to4                    0      2189               RISE  1       
I__238/O                             Sp12to4                    428    2617               RISE  1       
I__239/I                             Span4Mux_v                 0      2617               RISE  1       
I__239/O                             Span4Mux_v                 351    2968               RISE  1       
I__240/I                             LocalMux                   0      2968               RISE  1       
I__240/O                             LocalMux                   330    3297               RISE  1       
I__241/I                             InMux                      0      3297               RISE  1       
I__241/O                             InMux                      259    3557               RISE  1       
pwm_hout_p1_5_LC_1_12_0/in0          LogicCell40_SEQ_MODE_1010  0      3557               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_5_LC_1_12_0/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.11::Path details for port: pwm_hout[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[6]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 564


Data Path Delay                3206
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  564

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[6]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_6_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__275/I                             Odrv12                     0      1207               RISE  1       
I__275/O                             Odrv12                     491    1698               RISE  1       
I__276/I                             Span12Mux_v                0      1698               RISE  1       
I__276/O                             Span12Mux_v                491    2189               RISE  1       
I__277/I                             Sp12to4                    0      2189               RISE  1       
I__277/O                             Sp12to4                    428    2617               RISE  1       
I__278/I                             LocalMux                   0      2617               RISE  1       
I__278/O                             LocalMux                   330    2947               RISE  1       
I__279/I                             InMux                      0      2947               RISE  1       
I__279/O                             InMux                      259    3206               RISE  1       
pwm_hout_p1_6_LC_1_14_0/in3          LogicCell40_SEQ_MODE_1010  0      3206               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_6_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.12::Path details for port: pwm_hout[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[7]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 508


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  508

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[7]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_7_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__371/I                             Odrv4                      0      1207               RISE  1       
I__371/O                             Odrv4                      351    1558               RISE  1       
I__372/I                             Span4Mux_h                 0      1558               RISE  1       
I__372/O                             Span4Mux_h                 302    1859               RISE  1       
I__373/I                             Span4Mux_v                 0      1859               RISE  1       
I__373/O                             Span4Mux_v                 351    2210               RISE  1       
I__374/I                             Span4Mux_v                 0      2210               RISE  1       
I__374/O                             Span4Mux_v                 351    2561               RISE  1       
I__375/I                             LocalMux                   0      2561               RISE  1       
I__375/O                             LocalMux                   330    2890               RISE  1       
I__376/I                             InMux                      0      2890               RISE  1       
I__376/O                             InMux                      259    3150               RISE  1       
pwm_hout_p1_7_LC_1_14_3/in3          LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_7_LC_1_14_3/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.13::Path details for port: pwm_hout[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[8]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 1125


Data Path Delay                3767
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1125

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[8]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_8_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__212/I                             Odrv12                     0      1207               RISE  1       
I__212/O                             Odrv12                     491    1698               RISE  1       
I__213/I                             Sp12to4                    0      1698               RISE  1       
I__213/O                             Sp12to4                    428    2126               RISE  1       
I__214/I                             Span4Mux_v                 0      2126               RISE  1       
I__214/O                             Span4Mux_v                 351    2477               RISE  1       
I__215/I                             Span4Mux_v                 0      2477               RISE  1       
I__215/O                             Span4Mux_v                 351    2827               RISE  1       
I__216/I                             Span4Mux_v                 0      2827               RISE  1       
I__216/O                             Span4Mux_v                 351    3178               RISE  1       
I__217/I                             LocalMux                   0      3178               RISE  1       
I__217/O                             LocalMux                   330    3508               RISE  1       
I__218/I                             InMux                      0      3508               RISE  1       
I__218/O                             InMux                      259    3767               RISE  1       
pwm_hout_p1_8_LC_1_9_7/in3           LogicCell40_SEQ_MODE_1010  0      3767               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__889/I                                          ClkMux                     0      2607               RISE  1       
I__889/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_8_LC_1_9_7/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.14::Path details for port: pwm_hout[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[9]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 564


Data Path Delay                3206
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  564

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[9]                          gpio_pwm                   0      0                  RISE  1       
pwm_hout_ibuf_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_hout_ibuf_9_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_hout_ibuf_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_hout_ibuf_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__219/I                             Odrv12                     0      1207               RISE  1       
I__219/O                             Odrv12                     491    1698               RISE  1       
I__220/I                             Span12Mux_v                0      1698               RISE  1       
I__220/O                             Span12Mux_v                491    2189               RISE  1       
I__221/I                             Sp12to4                    0      2189               RISE  1       
I__221/O                             Sp12to4                    428    2617               RISE  1       
I__222/I                             LocalMux                   0      2617               RISE  1       
I__222/O                             LocalMux                   330    2947               RISE  1       
I__223/I                             InMux                      0      2947               RISE  1       
I__223/O                             InMux                      259    3206               RISE  1       
pwm_hout_p1_9_LC_1_9_2/in3           LogicCell40_SEQ_MODE_1010  0      3206               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__889/I                                          ClkMux                     0      2607               RISE  1       
I__889/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_9_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.15::Path details for port: pwm_lout[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 824


Data Path Delay                3269
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  824

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[0]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__463/I                             Odrv12                     0      1207               RISE  1       
I__463/O                             Odrv12                     491    1698               RISE  1       
I__464/I                             Span12Mux_v                0      1698               RISE  1       
I__464/O                             Span12Mux_v                491    2189               RISE  1       
I__465/I                             Span12Mux_h                0      2189               RISE  1       
I__465/O                             Span12Mux_h                491    2680               RISE  1       
I__466/I                             LocalMux                   0      2680               RISE  1       
I__466/O                             LocalMux                   330    3010               RISE  1       
I__467/I                             InMux                      0      3010               RISE  1       
I__467/O                             InMux                      259    3269               RISE  1       
pwm_lout_p1_0_LC_3_9_1/in0           LogicCell40_SEQ_MODE_1010  0      3269               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__895/I                                          ClkMux                     0      2607               RISE  1       
I__895/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_0_LC_3_9_1/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.16::Path details for port: pwm_lout[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[10]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 136


Data Path Delay                2778
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  136

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[10]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_10_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__480/I                              Odrv12                     0      1207               RISE  1       
I__480/O                              Odrv12                     491    1698               RISE  1       
I__481/I                              Span12Mux_v                0      1698               RISE  1       
I__481/O                              Span12Mux_v                491    2189               RISE  1       
I__482/I                              LocalMux                   0      2189               RISE  1       
I__482/O                              LocalMux                   330    2519               RISE  1       
I__483/I                              InMux                      0      2519               RISE  1       
I__483/O                              InMux                      259    2778               RISE  1       
pwm_lout_p1_10_LC_2_16_6/in3          LogicCell40_SEQ_MODE_1010  0      2778               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__910/I                                          ClkMux                     0      2607               RISE  1       
I__910/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_10_LC_2_16_6/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.17::Path details for port: pwm_lout[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[11]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 508


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  508

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[11]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_11_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__487/I                              Odrv4                      0      1207               RISE  1       
I__487/O                              Odrv4                      351    1558               RISE  1       
I__488/I                              Span4Mux_v                 0      1558               RISE  1       
I__488/O                              Span4Mux_v                 351    1909               RISE  1       
I__489/I                              Span4Mux_v                 0      1909               RISE  1       
I__489/O                              Span4Mux_v                 351    2259               RISE  1       
I__490/I                              Span4Mux_h                 0      2259               RISE  1       
I__490/O                              Span4Mux_h                 302    2561               RISE  1       
I__491/I                              LocalMux                   0      2561               RISE  1       
I__491/O                              LocalMux                   330    2890               RISE  1       
I__492/I                              InMux                      0      2890               RISE  1       
I__492/O                              InMux                      259    3150               RISE  1       
pwm_lout_p1_11_LC_2_16_1/in3          LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__910/I                                          ClkMux                     0      2607               RISE  1       
I__910/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_11_LC_2_16_1/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.18::Path details for port: pwm_lout[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 564


Data Path Delay                3206
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  564

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[1]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__473/I                             Odrv12                     0      1207               RISE  1       
I__473/O                             Odrv12                     491    1698               RISE  1       
I__474/I                             Span12Mux_v                0      1698               RISE  1       
I__474/O                             Span12Mux_v                491    2189               RISE  1       
I__475/I                             Sp12to4                    0      2189               RISE  1       
I__475/O                             Sp12to4                    428    2617               RISE  1       
I__476/I                             LocalMux                   0      2617               RISE  1       
I__476/O                             LocalMux                   330    2947               RISE  1       
I__477/I                             InMux                      0      2947               RISE  1       
I__477/O                             InMux                      259    3206               RISE  1       
pwm_lout_p1_1_LC_3_8_2/in3           LogicCell40_SEQ_MODE_1010  0      3206               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__902/I                                          ClkMux                     0      2607               RISE  1       
I__902/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_1_LC_3_8_2/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.19::Path details for port: pwm_lout[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[2]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 824


Data Path Delay                3269
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  824

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[2]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_2_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__307/I                             Odrv12                     0      1207               RISE  1       
I__307/O                             Odrv12                     491    1698               RISE  1       
I__308/I                             Span12Mux_v                0      1698               RISE  1       
I__308/O                             Span12Mux_v                491    2189               RISE  1       
I__309/I                             Span12Mux_h                0      2189               RISE  1       
I__309/O                             Span12Mux_h                491    2680               RISE  1       
I__310/I                             LocalMux                   0      2680               RISE  1       
I__310/O                             LocalMux                   330    3010               RISE  1       
I__311/I                             InMux                      0      3010               RISE  1       
I__311/O                             InMux                      259    3269               RISE  1       
pwm_lout_p1_2_LC_1_12_4/in0          LogicCell40_SEQ_MODE_1010  0      3269               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_2_LC_1_12_4/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.20::Path details for port: pwm_lout[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[3]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : -158


Data Path Delay                2287
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 -158

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[3]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_3_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__285/I                             Odrv12                     0      1207               RISE  1       
I__285/O                             Odrv12                     491    1698               RISE  1       
I__286/I                             LocalMux                   0      1698               RISE  1       
I__286/O                             LocalMux                   330    2028               RISE  1       
I__287/I                             InMux                      0      2028               RISE  1       
I__287/O                             InMux                      259    2287               RISE  1       
pwm_lout_p1_3_LC_1_12_7/in0          LogicCell40_SEQ_MODE_1010  0      2287               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_3_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.21::Path details for port: pwm_lout[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[4]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 508


Data Path Delay                3150
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  508

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[4]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_4_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__738/I                             Odrv4                      0      1207               RISE  1       
I__738/O                             Odrv4                      351    1558               RISE  1       
I__739/I                             Span4Mux_v                 0      1558               RISE  1       
I__739/O                             Span4Mux_v                 351    1909               RISE  1       
I__740/I                             Span4Mux_v                 0      1909               RISE  1       
I__740/O                             Span4Mux_v                 351    2259               RISE  1       
I__741/I                             Span4Mux_h                 0      2259               RISE  1       
I__741/O                             Span4Mux_h                 302    2561               RISE  1       
I__742/I                             LocalMux                   0      2561               RISE  1       
I__742/O                             LocalMux                   330    2890               RISE  1       
I__743/I                             InMux                      0      2890               RISE  1       
I__743/O                             InMux                      259    3150               RISE  1       
pwm_lout_p1_4_LC_3_18_3/in3          LogicCell40_SEQ_MODE_1010  0      3150               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__913/I                                          ClkMux                     0      2607               RISE  1       
I__913/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_4_LC_3_18_3/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.22::Path details for port: pwm_lout[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[5]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 725


Data Path Delay                3367
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  725

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[5]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_5_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__779/I                             Odrv12                     0      1207               RISE  1       
I__779/O                             Odrv12                     491    1698               RISE  1       
I__780/I                             Sp12to4                    0      1698               RISE  1       
I__780/O                             Sp12to4                    428    2126               RISE  1       
I__781/I                             Span4Mux_h                 0      2126               RISE  1       
I__781/O                             Span4Mux_h                 302    2428               RISE  1       
I__782/I                             Span4Mux_v                 0      2428               RISE  1       
I__782/O                             Span4Mux_v                 351    2778               RISE  1       
I__783/I                             LocalMux                   0      2778               RISE  1       
I__783/O                             LocalMux                   330    3108               RISE  1       
I__784/I                             InMux                      0      3108               RISE  1       
I__784/O                             InMux                      259    3367               RISE  1       
pwm_lout_p1_5_LC_5_10_7/in3          LogicCell40_SEQ_MODE_1010  0      3367               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__897/I                                          ClkMux                     0      2607               RISE  1       
I__897/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_5_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.23::Path details for port: pwm_lout[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[6]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 1063


Data Path Delay                3508
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1063

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[6]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_6_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__194/I                             Odrv12                     0      1207               RISE  1       
I__194/O                             Odrv12                     491    1698               RISE  1       
I__195/I                             Span12Mux_v                0      1698               RISE  1       
I__195/O                             Span12Mux_v                491    2189               RISE  1       
I__196/I                             Sp12to4                    0      2189               RISE  1       
I__196/O                             Sp12to4                    428    2617               RISE  1       
I__197/I                             Span4Mux_h                 0      2617               RISE  1       
I__197/O                             Span4Mux_h                 302    2918               RISE  1       
I__198/I                             LocalMux                   0      2918               RISE  1       
I__198/O                             LocalMux                   330    3248               RISE  1       
I__199/I                             InMux                      0      3248               RISE  1       
I__199/O                             InMux                      259    3508               RISE  1       
pwm_lout_p1_6_LC_1_9_0/in0           LogicCell40_SEQ_MODE_1010  0      3508               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__889/I                                          ClkMux                     0      2607               RISE  1       
I__889/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_6_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.24::Path details for port: pwm_lout[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[7]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 424


Data Path Delay                3066
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  424

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[7]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_7_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__347/I                             Odrv12                     0      1207               RISE  1       
I__347/O                             Odrv12                     491    1698               RISE  1       
I__348/I                             Sp12to4                    0      1698               RISE  1       
I__348/O                             Sp12to4                    428    2126               RISE  1       
I__349/I                             Span4Mux_v                 0      2126               RISE  1       
I__349/O                             Span4Mux_v                 351    2477               RISE  1       
I__350/I                             LocalMux                   0      2477               RISE  1       
I__350/O                             LocalMux                   330    2806               RISE  1       
I__351/I                             InMux                      0      2806               RISE  1       
I__351/O                             InMux                      259    3066               RISE  1       
pwm_lout_p1_7_LC_1_14_7/in3          LogicCell40_SEQ_MODE_1010  0      3066               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_7_LC_1_14_7/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.25::Path details for port: pwm_lout[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[8]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 136


Data Path Delay                2778
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  136

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[8]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_8_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__336/I                             Odrv12                     0      1207               RISE  1       
I__336/O                             Odrv12                     491    1698               RISE  1       
I__337/I                             Span12Mux_v                0      1698               RISE  1       
I__337/O                             Span12Mux_v                491    2189               RISE  1       
I__338/I                             LocalMux                   0      2189               RISE  1       
I__338/O                             LocalMux                   330    2519               RISE  1       
I__339/I                             InMux                      0      2519               RISE  1       
I__339/O                             InMux                      259    2778               RISE  1       
pwm_lout_p1_8_LC_2_8_2/in3           LogicCell40_SEQ_MODE_1010  0      2778               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__893/I                                          ClkMux                     0      2607               RISE  1       
I__893/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_8_LC_2_8_2/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.26::Path details for port: pwm_lout[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[9]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 971


Data Path Delay                3416
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  971

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[9]                          gpio_pwm                   0      0                  RISE  1       
pwm_lout_ibuf_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_lout_ibuf_9_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_lout_ibuf_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_lout_ibuf_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__200/I                             Odrv12                     0      1207               RISE  1       
I__200/O                             Odrv12                     491    1698               RISE  1       
I__201/I                             Sp12to4                    0      1698               RISE  1       
I__201/O                             Sp12to4                    428    2126               RISE  1       
I__202/I                             Span4Mux_v                 0      2126               RISE  1       
I__202/O                             Span4Mux_v                 351    2477               RISE  1       
I__203/I                             Span4Mux_v                 0      2477               RISE  1       
I__203/O                             Span4Mux_v                 351    2827               RISE  1       
I__204/I                             LocalMux                   0      2827               RISE  1       
I__204/O                             LocalMux                   330    3157               RISE  1       
I__205/I                             InMux                      0      3157               RISE  1       
I__205/O                             InMux                      259    3416               RISE  1       
pwm_lout_p1_9_LC_1_8_0/in0           LogicCell40_SEQ_MODE_1010  0      3416               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__890/I                                          ClkMux                     0      2607               RISE  1       
I__890/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_9_LC_1_8_0/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.27::Path details for port: pwm_prescale[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_prescale[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 157


Data Path Delay                2799
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  157

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_prescale[0]                          gpio_pwm                   0      0                  RISE  1       
pwm_prescale_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_prescale_ibuf_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_prescale_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_prescale_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__352/I                                 Odrv4                      0      1207               RISE  1       
I__352/O                                 Odrv4                      351    1558               RISE  1       
I__353/I                                 Span4Mux_h                 0      1558               RISE  1       
I__353/O                                 Span4Mux_h                 302    1859               RISE  1       
I__354/I                                 Span4Mux_v                 0      1859               RISE  1       
I__354/O                                 Span4Mux_v                 351    2210               RISE  1       
I__355/I                                 LocalMux                   0      2210               RISE  1       
I__355/O                                 LocalMux                   330    2540               RISE  1       
I__356/I                                 InMux                      0      2540               RISE  1       
I__356/O                                 InMux                      259    2799               RISE  1       
pwm_prescale_p1_0_LC_1_14_6/in3          LogicCell40_SEQ_MODE_1010  0      2799               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_prescale_p1_0_LC_1_14_6/clk                   LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.28::Path details for port: pwm_prescale[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_prescale[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : -158


Data Path Delay                2287
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 -158

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_prescale[1]                          gpio_pwm                   0      0                  RISE  1       
pwm_prescale_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_prescale_ibuf_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_prescale_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_prescale_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__785/I                                 Odrv12                     0      1207               RISE  1       
I__785/O                                 Odrv12                     491    1698               RISE  1       
I__786/I                                 LocalMux                   0      1698               RISE  1       
I__786/O                                 LocalMux                   330    2028               RISE  1       
I__787/I                                 InMux                      0      2028               RISE  1       
I__787/O                                 InMux                      259    2287               RISE  1       
pwm_prescale_p1_1_LC_5_10_4/in0          LogicCell40_SEQ_MODE_1010  0      2287               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__897/I                                          ClkMux                     0      2607               RISE  1       
I__897/O                                          ClkMux                     309    2915               RISE  1       
pwm_prescale_p1_1_LC_5_10_4/clk                   LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.29::Path details for port: pwm_prescale[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_prescale[2]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 136


Data Path Delay                2778
+ Setup Time                    274
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  136

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_prescale[2]                          gpio_pwm                   0      0                  RISE  1       
pwm_prescale_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
pwm_prescale_ibuf_2_iopad/DOUT           IO_PAD                     590    590                RISE  1       
pwm_prescale_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
pwm_prescale_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__340/I                                 Odrv12                     0      1207               RISE  1       
I__340/O                                 Odrv12                     491    1698               RISE  1       
I__341/I                                 Span12Mux_v                0      1698               RISE  1       
I__341/O                                 Span12Mux_v                491    2189               RISE  1       
I__342/I                                 LocalMux                   0      2189               RISE  1       
I__342/O                                 LocalMux                   330    2519               RISE  1       
I__343/I                                 InMux                      0      2519               RISE  1       
I__343/O                                 InMux                      259    2778               RISE  1       
pwm_prescale_p1_2_LC_2_7_7/in3           LogicCell40_SEQ_MODE_1010  0      2778               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__900/I                                          ClkMux                     0      2607               RISE  1       
I__900/O                                          ClkMux                     309    2915               RISE  1       
pwm_prescale_p1_2_LC_2_7_7/clk                    LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.1.30::Path details for port: reset    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Setup Time        : 154


Data Path Delay                3069
+ Setup Time                      0
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  154

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                               gpio_pwm                   0      0                  RISE  1       
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__860/I                                            gio2CtrlBuf                0      2452               RISE  1       
I__860/O                                            gio2CtrlBuf                0      2452               RISE  1       
I__861/I                                            GlobalMux                  0      2452               RISE  1       
I__861/O                                            GlobalMux                  154    2607               RISE  1       
I__862/I                                            SRMux                      0      2607               RISE  1       
I__862/O                                            SRMux                      463    3069               RISE  1       
pwm_cnt_7_LC_2_11_7/sr                              LogicCell40_SEQ_MODE_1010  0      3069               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__892/I                                          ClkMux                     0      2607               RISE  1       
I__892/O                                          ClkMux                     309    2915               RISE  1       
pwm_cnt_7_LC_2_11_7/clk                           LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: pwm_pin   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pwm_pin
Clock Port         : clk
Clock Reference    : gpio_pwm|clk:R
Clock to Out Delay : 9504


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6049
---------------------------- ------
Clock To Out Delay             9504

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__898/I                                          ClkMux                     0      2607               RISE  1       
I__898/O                                          ClkMux                     309    2915               RISE  1       
pwm_pinZ0_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_pinZ0_LC_1_6_6/lcout           LogicCell40_SEQ_MODE_1010  540    3455               RISE  1       
I__206/I                           Odrv4                      0      3455               RISE  1       
I__206/O                           Odrv4                      351    3806               RISE  1       
I__207/I                           Span4Mux_s3_h              0      3806               RISE  1       
I__207/O                           Span4Mux_s3_h              231    4037               RISE  1       
I__208/I                           IoSpan4Mux                 0      4037               RISE  1       
I__208/O                           IoSpan4Mux                 288    4325               RISE  1       
I__209/I                           LocalMux                   0      4325               RISE  1       
I__209/O                           LocalMux                   330    4655               RISE  1       
I__210/I                           IoInMux                    0      4655               RISE  1       
I__210/O                           IoInMux                    259    4914               RISE  1       
pwm_pin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4914               RISE  1       
pwm_pin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7151               FALL  1       
pwm_pin_obuf_iopad/DIN             IO_PAD                     0      7151               FALL  1       
pwm_pin_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2353   9504               FALL  1       
pwm_pin                            gpio_pwm                   0      9504               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: pwm_ctrl[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_ctrl[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 306


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       306

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_ctrl[0]                          gpio_pwm                   0      0                  FALL  1       
pwm_ctrl_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_ctrl_ibuf_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_ctrl_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_ctrl_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__332/I                             Odrv12                     0      1003               FALL  1       
I__332/O                             Odrv12                     540    1543               FALL  1       
I__333/I                             Span12Mux_v                0      1543               FALL  1       
I__333/O                             Span12Mux_v                540    2083               FALL  1       
I__334/I                             LocalMux                   0      2083               FALL  1       
I__334/O                             LocalMux                   309    2392               FALL  1       
I__335/I                             InMux                      0      2392               FALL  1       
I__335/O                             InMux                      217    2609               FALL  1       
pwm_ctrl_p1_0_LC_2_8_5/in3           LogicCell40_SEQ_MODE_1010  0      2609               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__893/I                                          ClkMux                     0      2607               RISE  1       
I__893/O                                          ClkMux                     309    2915               RISE  1       
pwm_ctrl_p1_0_LC_2_8_5/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.2::Path details for port: pwm_ctrl[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_ctrl[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 25


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2890
---------------------------- ------
Hold Time                        25

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_ctrl[1]                          gpio_pwm                   0      0                  FALL  1       
pwm_ctrl_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_ctrl_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_ctrl_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_ctrl_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__468/I                             Odrv12                     0      1003               FALL  1       
I__468/O                             Odrv12                     540    1543               FALL  1       
I__469/I                             Sp12to4                    0      1543               FALL  1       
I__469/O                             Sp12to4                    449    1992               FALL  1       
I__470/I                             Span4Mux_v                 0      1992               FALL  1       
I__470/O                             Span4Mux_v                 372    2363               FALL  1       
I__471/I                             LocalMux                   0      2363               FALL  1       
I__471/O                             LocalMux                   309    2672               FALL  1       
I__472/I                             InMux                      0      2672               FALL  1       
I__472/O                             InMux                      217    2890               FALL  1       
pwm_ctrl_p1_1_LC_3_8_6/in0           LogicCell40_SEQ_MODE_1010  0      2890               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__902/I                                          ClkMux                     0      2607               RISE  1       
I__902/O                                          ClkMux                     309    2915               RISE  1       
pwm_ctrl_p1_1_LC_3_8_6/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.3::Path details for port: pwm_hout[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 327


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                       327

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[0]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__322/I                             Odrv4                      0      1003               FALL  1       
I__322/O                             Odrv4                      372    1375               FALL  1       
I__323/I                             Span4Mux_v                 0      1375               FALL  1       
I__323/O                             Span4Mux_v                 372    1746               FALL  1       
I__324/I                             Span4Mux_h                 0      1746               FALL  1       
I__324/O                             Span4Mux_h                 316    2062               FALL  1       
I__325/I                             LocalMux                   0      2062               FALL  1       
I__325/O                             LocalMux                   309    2371               FALL  1       
I__326/I                             InMux                      0      2371               FALL  1       
I__326/O                             InMux                      217    2588               FALL  1       
pwm_hout_p1_0_LC_1_12_2/in3          LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_0_LC_1_12_2/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.4::Path details for port: pwm_hout[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[10]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -45


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -45

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[10]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_10_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__266/I                              Odrv4                      0      1003               FALL  1       
I__266/O                              Odrv4                      372    1375               FALL  1       
I__267/I                              Span4Mux_h                 0      1375               FALL  1       
I__267/O                              Span4Mux_h                 316    1690               FALL  1       
I__268/I                              Span4Mux_v                 0      1690               FALL  1       
I__268/O                              Span4Mux_v                 372    2062               FALL  1       
I__269/I                              Span4Mux_v                 0      2062               FALL  1       
I__269/O                              Span4Mux_v                 372    2434               FALL  1       
I__270/I                              LocalMux                   0      2434               FALL  1       
I__270/O                              LocalMux                   309    2742               FALL  1       
I__271/I                              InMux                      0      2742               FALL  1       
I__271/O                              InMux                      217    2960               FALL  1       
pwm_hout_p1_10_LC_1_14_2/in3          LogicCell40_SEQ_MODE_1010  0      2960               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_10_LC_1_14_2/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.5::Path details for port: pwm_hout[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[11]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -45


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -45

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[11]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_11_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__360/I                              Odrv4                      0      1003               FALL  1       
I__360/O                              Odrv4                      372    1375               FALL  1       
I__361/I                              Span4Mux_v                 0      1375               FALL  1       
I__361/O                              Span4Mux_v                 372    1746               FALL  1       
I__362/I                              Span4Mux_v                 0      1746               FALL  1       
I__362/O                              Span4Mux_v                 372    2118               FALL  1       
I__363/I                              Span4Mux_h                 0      2118               FALL  1       
I__363/O                              Span4Mux_h                 316    2434               FALL  1       
I__364/I                              LocalMux                   0      2434               FALL  1       
I__364/O                              LocalMux                   309    2742               FALL  1       
I__365/I                              InMux                      0      2742               FALL  1       
I__365/O                              InMux                      217    2960               FALL  1       
pwm_hout_p1_11_LC_1_14_4/in3          LogicCell40_SEQ_MODE_1010  0      2960               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_11_LC_1_14_4/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.6::Path details for port: pwm_hout[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 327


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                       327

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[1]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__299/I                             Odrv4                      0      1003               FALL  1       
I__299/O                             Odrv4                      372    1375               FALL  1       
I__300/I                             Span4Mux_v                 0      1375               FALL  1       
I__300/O                             Span4Mux_v                 372    1746               FALL  1       
I__301/I                             Span4Mux_h                 0      1746               FALL  1       
I__301/O                             Span4Mux_h                 316    2062               FALL  1       
I__302/I                             LocalMux                   0      2062               FALL  1       
I__302/O                             LocalMux                   309    2371               FALL  1       
I__303/I                             InMux                      0      2371               FALL  1       
I__303/O                             InMux                      217    2588               FALL  1       
pwm_hout_p1_1_LC_1_12_5/in0          LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_1_LC_1_12_5/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.7::Path details for port: pwm_hout[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[2]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -45


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -45

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[2]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_2_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__290/I                             Odrv4                      0      1003               FALL  1       
I__290/O                             Odrv4                      372    1375               FALL  1       
I__291/I                             Span4Mux_h                 0      1375               FALL  1       
I__291/O                             Span4Mux_h                 316    1690               FALL  1       
I__292/I                             Span4Mux_v                 0      1690               FALL  1       
I__292/O                             Span4Mux_v                 372    2062               FALL  1       
I__293/I                             Span4Mux_v                 0      2062               FALL  1       
I__293/O                             Span4Mux_v                 372    2434               FALL  1       
I__294/I                             LocalMux                   0      2434               FALL  1       
I__294/O                             LocalMux                   309    2742               FALL  1       
I__295/I                             InMux                      0      2742               FALL  1       
I__295/O                             InMux                      217    2960               FALL  1       
pwm_hout_p1_2_LC_1_12_6/in0          LogicCell40_SEQ_MODE_1010  0      2960               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_2_LC_1_12_6/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.8::Path details for port: pwm_hout[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[3]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 327


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                       327

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[3]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_3_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__315/I                             Odrv4                      0      1003               FALL  1       
I__315/O                             Odrv4                      372    1375               FALL  1       
I__316/I                             Span4Mux_h                 0      1375               FALL  1       
I__316/O                             Span4Mux_h                 316    1690               FALL  1       
I__317/I                             Span4Mux_v                 0      1690               FALL  1       
I__317/O                             Span4Mux_v                 372    2062               FALL  1       
I__318/I                             LocalMux                   0      2062               FALL  1       
I__318/O                             LocalMux                   309    2371               FALL  1       
I__319/I                             InMux                      0      2371               FALL  1       
I__319/O                             InMux                      217    2588               FALL  1       
pwm_hout_p1_3_LC_1_12_3/in3          LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_3_LC_1_12_3/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.9::Path details for port: pwm_hout[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[4]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -416


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3331
---------------------------- ------
Hold Time                      -416

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[4]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_4_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__226/I                             Odrv4                      0      1003               FALL  1       
I__226/O                             Odrv4                      372    1375               FALL  1       
I__227/I                             Span4Mux_v                 0      1375               FALL  1       
I__227/O                             Span4Mux_v                 372    1746               FALL  1       
I__228/I                             Span4Mux_v                 0      1746               FALL  1       
I__228/O                             Span4Mux_v                 372    2118               FALL  1       
I__229/I                             Span4Mux_v                 0      2118               FALL  1       
I__229/O                             Span4Mux_v                 372    2490               FALL  1       
I__230/I                             Span4Mux_h                 0      2490               FALL  1       
I__230/O                             Span4Mux_h                 316    2805               FALL  1       
I__231/I                             LocalMux                   0      2805               FALL  1       
I__231/O                             LocalMux                   309    3114               FALL  1       
I__232/I                             InMux                      0      3114               FALL  1       
I__232/O                             InMux                      217    3331               FALL  1       
pwm_hout_p1_4_LC_1_12_1/in0          LogicCell40_SEQ_MODE_1010  0      3331               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_4_LC_1_12_1/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.10::Path details for port: pwm_hout[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[5]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -515


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3430
---------------------------- ------
Hold Time                      -515

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[5]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_5_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__236/I                             Odrv12                     0      1003               FALL  1       
I__236/O                             Odrv12                     540    1543               FALL  1       
I__237/I                             Span12Mux_h                0      1543               FALL  1       
I__237/O                             Span12Mux_h                540    2083               FALL  1       
I__238/I                             Sp12to4                    0      2083               FALL  1       
I__238/O                             Sp12to4                    449    2532               FALL  1       
I__239/I                             Span4Mux_v                 0      2532               FALL  1       
I__239/O                             Span4Mux_v                 372    2904               FALL  1       
I__240/I                             LocalMux                   0      2904               FALL  1       
I__240/O                             LocalMux                   309    3212               FALL  1       
I__241/I                             InMux                      0      3212               FALL  1       
I__241/O                             InMux                      217    3430               FALL  1       
pwm_hout_p1_5_LC_1_12_0/in0          LogicCell40_SEQ_MODE_1010  0      3430               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_5_LC_1_12_0/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.11::Path details for port: pwm_hout[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[6]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -143


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3058
---------------------------- ------
Hold Time                      -143

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[6]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_6_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__275/I                             Odrv12                     0      1003               FALL  1       
I__275/O                             Odrv12                     540    1543               FALL  1       
I__276/I                             Span12Mux_v                0      1543               FALL  1       
I__276/O                             Span12Mux_v                540    2083               FALL  1       
I__277/I                             Sp12to4                    0      2083               FALL  1       
I__277/O                             Sp12to4                    449    2532               FALL  1       
I__278/I                             LocalMux                   0      2532               FALL  1       
I__278/O                             LocalMux                   309    2840               FALL  1       
I__279/I                             InMux                      0      2840               FALL  1       
I__279/O                             InMux                      217    3058               FALL  1       
pwm_hout_p1_6_LC_1_14_0/in3          LogicCell40_SEQ_MODE_1010  0      3058               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_6_LC_1_14_0/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.12::Path details for port: pwm_hout[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[7]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -45


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -45

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[7]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_7_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__371/I                             Odrv4                      0      1003               FALL  1       
I__371/O                             Odrv4                      372    1375               FALL  1       
I__372/I                             Span4Mux_h                 0      1375               FALL  1       
I__372/O                             Span4Mux_h                 316    1690               FALL  1       
I__373/I                             Span4Mux_v                 0      1690               FALL  1       
I__373/O                             Span4Mux_v                 372    2062               FALL  1       
I__374/I                             Span4Mux_v                 0      2062               FALL  1       
I__374/O                             Span4Mux_v                 372    2434               FALL  1       
I__375/I                             LocalMux                   0      2434               FALL  1       
I__375/O                             LocalMux                   309    2742               FALL  1       
I__376/I                             InMux                      0      2742               FALL  1       
I__376/O                             InMux                      217    2960               FALL  1       
pwm_hout_p1_7_LC_1_14_3/in3          LogicCell40_SEQ_MODE_1010  0      2960               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_7_LC_1_14_3/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.13::Path details for port: pwm_hout[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[8]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -718


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3633
---------------------------- ------
Hold Time                      -718

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[8]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_8_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__212/I                             Odrv12                     0      1003               FALL  1       
I__212/O                             Odrv12                     540    1543               FALL  1       
I__213/I                             Sp12to4                    0      1543               FALL  1       
I__213/O                             Sp12to4                    449    1992               FALL  1       
I__214/I                             Span4Mux_v                 0      1992               FALL  1       
I__214/O                             Span4Mux_v                 372    2363               FALL  1       
I__215/I                             Span4Mux_v                 0      2363               FALL  1       
I__215/O                             Span4Mux_v                 372    2735               FALL  1       
I__216/I                             Span4Mux_v                 0      2735               FALL  1       
I__216/O                             Span4Mux_v                 372    3107               FALL  1       
I__217/I                             LocalMux                   0      3107               FALL  1       
I__217/O                             LocalMux                   309    3416               FALL  1       
I__218/I                             InMux                      0      3416               FALL  1       
I__218/O                             InMux                      217    3633               FALL  1       
pwm_hout_p1_8_LC_1_9_7/in3           LogicCell40_SEQ_MODE_1010  0      3633               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__889/I                                          ClkMux                     0      2607               RISE  1       
I__889/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_8_LC_1_9_7/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.14::Path details for port: pwm_hout[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_hout[9]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -143


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3058
---------------------------- ------
Hold Time                      -143

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_hout[9]                          gpio_pwm                   0      0                  FALL  1       
pwm_hout_ibuf_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_hout_ibuf_9_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_hout_ibuf_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_hout_ibuf_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__219/I                             Odrv12                     0      1003               FALL  1       
I__219/O                             Odrv12                     540    1543               FALL  1       
I__220/I                             Span12Mux_v                0      1543               FALL  1       
I__220/O                             Span12Mux_v                540    2083               FALL  1       
I__221/I                             Sp12to4                    0      2083               FALL  1       
I__221/O                             Sp12to4                    449    2532               FALL  1       
I__222/I                             LocalMux                   0      2532               FALL  1       
I__222/O                             LocalMux                   309    2840               FALL  1       
I__223/I                             InMux                      0      2840               FALL  1       
I__223/O                             InMux                      217    3058               FALL  1       
pwm_hout_p1_9_LC_1_9_2/in3           LogicCell40_SEQ_MODE_1010  0      3058               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__889/I                                          ClkMux                     0      2607               RISE  1       
I__889/O                                          ClkMux                     309    2915               RISE  1       
pwm_hout_p1_9_LC_1_9_2/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.15::Path details for port: pwm_lout[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -234


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                      -234

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[0]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__463/I                             Odrv12                     0      1003               FALL  1       
I__463/O                             Odrv12                     540    1543               FALL  1       
I__464/I                             Span12Mux_v                0      1543               FALL  1       
I__464/O                             Span12Mux_v                540    2083               FALL  1       
I__465/I                             Span12Mux_h                0      2083               FALL  1       
I__465/O                             Span12Mux_h                540    2623               FALL  1       
I__466/I                             LocalMux                   0      2623               FALL  1       
I__466/O                             LocalMux                   309    2932               FALL  1       
I__467/I                             InMux                      0      2932               FALL  1       
I__467/O                             InMux                      217    3149               FALL  1       
pwm_lout_p1_0_LC_3_9_1/in0           LogicCell40_SEQ_MODE_1010  0      3149               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__895/I                                          ClkMux                     0      2607               RISE  1       
I__895/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_0_LC_3_9_1/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.16::Path details for port: pwm_lout[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[10]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 306


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       306

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[10]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_10_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__480/I                              Odrv12                     0      1003               FALL  1       
I__480/O                              Odrv12                     540    1543               FALL  1       
I__481/I                              Span12Mux_v                0      1543               FALL  1       
I__481/O                              Span12Mux_v                540    2083               FALL  1       
I__482/I                              LocalMux                   0      2083               FALL  1       
I__482/O                              LocalMux                   309    2392               FALL  1       
I__483/I                              InMux                      0      2392               FALL  1       
I__483/O                              InMux                      217    2609               FALL  1       
pwm_lout_p1_10_LC_2_16_6/in3          LogicCell40_SEQ_MODE_1010  0      2609               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__910/I                                          ClkMux                     0      2607               RISE  1       
I__910/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_10_LC_2_16_6/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.17::Path details for port: pwm_lout[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[11]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -45


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -45

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[11]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_11_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__487/I                              Odrv4                      0      1003               FALL  1       
I__487/O                              Odrv4                      372    1375               FALL  1       
I__488/I                              Span4Mux_v                 0      1375               FALL  1       
I__488/O                              Span4Mux_v                 372    1746               FALL  1       
I__489/I                              Span4Mux_v                 0      1746               FALL  1       
I__489/O                              Span4Mux_v                 372    2118               FALL  1       
I__490/I                              Span4Mux_h                 0      2118               FALL  1       
I__490/O                              Span4Mux_h                 316    2434               FALL  1       
I__491/I                              LocalMux                   0      2434               FALL  1       
I__491/O                              LocalMux                   309    2742               FALL  1       
I__492/I                              InMux                      0      2742               FALL  1       
I__492/O                              InMux                      217    2960               FALL  1       
pwm_lout_p1_11_LC_2_16_1/in3          LogicCell40_SEQ_MODE_1010  0      2960               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__910/I                                          ClkMux                     0      2607               RISE  1       
I__910/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_11_LC_2_16_1/clk                      LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.18::Path details for port: pwm_lout[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -143


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3058
---------------------------- ------
Hold Time                      -143

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[1]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__473/I                             Odrv12                     0      1003               FALL  1       
I__473/O                             Odrv12                     540    1543               FALL  1       
I__474/I                             Span12Mux_v                0      1543               FALL  1       
I__474/O                             Span12Mux_v                540    2083               FALL  1       
I__475/I                             Sp12to4                    0      2083               FALL  1       
I__475/O                             Sp12to4                    449    2532               FALL  1       
I__476/I                             LocalMux                   0      2532               FALL  1       
I__476/O                             LocalMux                   309    2840               FALL  1       
I__477/I                             InMux                      0      2840               FALL  1       
I__477/O                             InMux                      217    3058               FALL  1       
pwm_lout_p1_1_LC_3_8_2/in3           LogicCell40_SEQ_MODE_1010  0      3058               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__902/I                                          ClkMux                     0      2607               RISE  1       
I__902/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_1_LC_3_8_2/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.19::Path details for port: pwm_lout[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[2]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -234


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                      -234

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[2]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_2_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__307/I                             Odrv12                     0      1003               FALL  1       
I__307/O                             Odrv12                     540    1543               FALL  1       
I__308/I                             Span12Mux_v                0      1543               FALL  1       
I__308/O                             Span12Mux_v                540    2083               FALL  1       
I__309/I                             Span12Mux_h                0      2083               FALL  1       
I__309/O                             Span12Mux_h                540    2623               FALL  1       
I__310/I                             LocalMux                   0      2623               FALL  1       
I__310/O                             LocalMux                   309    2932               FALL  1       
I__311/I                             InMux                      0      2932               FALL  1       
I__311/O                             InMux                      217    3149               FALL  1       
pwm_lout_p1_2_LC_1_12_4/in0          LogicCell40_SEQ_MODE_1010  0      3149               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_2_LC_1_12_4/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.20::Path details for port: pwm_lout[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[3]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 846


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2069
---------------------------- ------
Hold Time                       846

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[3]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_3_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__285/I                             Odrv12                     0      1003               FALL  1       
I__285/O                             Odrv12                     540    1543               FALL  1       
I__286/I                             LocalMux                   0      1543               FALL  1       
I__286/O                             LocalMux                   309    1852               FALL  1       
I__287/I                             InMux                      0      1852               FALL  1       
I__287/O                             InMux                      217    2069               FALL  1       
pwm_lout_p1_3_LC_1_12_7/in0          LogicCell40_SEQ_MODE_1010  0      2069               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__891/I                                          ClkMux                     0      2607               RISE  1       
I__891/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_3_LC_1_12_7/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.21::Path details for port: pwm_lout[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[4]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -45


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2960
---------------------------- ------
Hold Time                       -45

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[4]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_4_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__738/I                             Odrv4                      0      1003               FALL  1       
I__738/O                             Odrv4                      372    1375               FALL  1       
I__739/I                             Span4Mux_v                 0      1375               FALL  1       
I__739/O                             Span4Mux_v                 372    1746               FALL  1       
I__740/I                             Span4Mux_v                 0      1746               FALL  1       
I__740/O                             Span4Mux_v                 372    2118               FALL  1       
I__741/I                             Span4Mux_h                 0      2118               FALL  1       
I__741/O                             Span4Mux_h                 316    2434               FALL  1       
I__742/I                             LocalMux                   0      2434               FALL  1       
I__742/O                             LocalMux                   309    2742               FALL  1       
I__743/I                             InMux                      0      2742               FALL  1       
I__743/O                             InMux                      217    2960               FALL  1       
pwm_lout_p1_4_LC_3_18_3/in3          LogicCell40_SEQ_MODE_1010  0      2960               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__913/I                                          ClkMux                     0      2607               RISE  1       
I__913/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_4_LC_3_18_3/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.22::Path details for port: pwm_lout[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[5]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -290


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3205
---------------------------- ------
Hold Time                      -290

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[5]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_5_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__779/I                             Odrv12                     0      1003               FALL  1       
I__779/O                             Odrv12                     540    1543               FALL  1       
I__780/I                             Sp12to4                    0      1543               FALL  1       
I__780/O                             Sp12to4                    449    1992               FALL  1       
I__781/I                             Span4Mux_h                 0      1992               FALL  1       
I__781/O                             Span4Mux_h                 316    2307               FALL  1       
I__782/I                             Span4Mux_v                 0      2307               FALL  1       
I__782/O                             Span4Mux_v                 372    2679               FALL  1       
I__783/I                             LocalMux                   0      2679               FALL  1       
I__783/O                             LocalMux                   309    2988               FALL  1       
I__784/I                             InMux                      0      2988               FALL  1       
I__784/O                             InMux                      217    3205               FALL  1       
pwm_lout_p1_5_LC_5_10_7/in3          LogicCell40_SEQ_MODE_1010  0      3205               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__897/I                                          ClkMux                     0      2607               RISE  1       
I__897/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_5_LC_5_10_7/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.23::Path details for port: pwm_lout[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[6]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -458


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3373
---------------------------- ------
Hold Time                      -458

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[6]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_6_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__194/I                             Odrv12                     0      1003               FALL  1       
I__194/O                             Odrv12                     540    1543               FALL  1       
I__195/I                             Span12Mux_v                0      1543               FALL  1       
I__195/O                             Span12Mux_v                540    2083               FALL  1       
I__196/I                             Sp12to4                    0      2083               FALL  1       
I__196/O                             Sp12to4                    449    2532               FALL  1       
I__197/I                             Span4Mux_h                 0      2532               FALL  1       
I__197/O                             Span4Mux_h                 316    2847               FALL  1       
I__198/I                             LocalMux                   0      2847               FALL  1       
I__198/O                             LocalMux                   309    3156               FALL  1       
I__199/I                             InMux                      0      3156               FALL  1       
I__199/O                             InMux                      217    3373               FALL  1       
pwm_lout_p1_6_LC_1_9_0/in0           LogicCell40_SEQ_MODE_1010  0      3373               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__889/I                                          ClkMux                     0      2607               RISE  1       
I__889/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_6_LC_1_9_0/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.24::Path details for port: pwm_lout[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[7]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 25


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2890
---------------------------- ------
Hold Time                        25

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[7]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_7_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__347/I                             Odrv12                     0      1003               FALL  1       
I__347/O                             Odrv12                     540    1543               FALL  1       
I__348/I                             Sp12to4                    0      1543               FALL  1       
I__348/O                             Sp12to4                    449    1992               FALL  1       
I__349/I                             Span4Mux_v                 0      1992               FALL  1       
I__349/O                             Span4Mux_v                 372    2363               FALL  1       
I__350/I                             LocalMux                   0      2363               FALL  1       
I__350/O                             LocalMux                   309    2672               FALL  1       
I__351/I                             InMux                      0      2672               FALL  1       
I__351/O                             InMux                      217    2890               FALL  1       
pwm_lout_p1_7_LC_1_14_7/in3          LogicCell40_SEQ_MODE_1010  0      2890               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_7_LC_1_14_7/clk                       LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.25::Path details for port: pwm_lout[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[8]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 306


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       306

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[8]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_8_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__336/I                             Odrv12                     0      1003               FALL  1       
I__336/O                             Odrv12                     540    1543               FALL  1       
I__337/I                             Span12Mux_v                0      1543               FALL  1       
I__337/O                             Span12Mux_v                540    2083               FALL  1       
I__338/I                             LocalMux                   0      2083               FALL  1       
I__338/O                             LocalMux                   309    2392               FALL  1       
I__339/I                             InMux                      0      2392               FALL  1       
I__339/O                             InMux                      217    2609               FALL  1       
pwm_lout_p1_8_LC_2_8_2/in3           LogicCell40_SEQ_MODE_1010  0      2609               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__893/I                                          ClkMux                     0      2607               RISE  1       
I__893/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_8_LC_2_8_2/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.26::Path details for port: pwm_lout[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_lout[9]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : -346


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3261
---------------------------- ------
Hold Time                      -346

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_lout[9]                          gpio_pwm                   0      0                  FALL  1       
pwm_lout_ibuf_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_lout_ibuf_9_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_lout_ibuf_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_lout_ibuf_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__200/I                             Odrv12                     0      1003               FALL  1       
I__200/O                             Odrv12                     540    1543               FALL  1       
I__201/I                             Sp12to4                    0      1543               FALL  1       
I__201/O                             Sp12to4                    449    1992               FALL  1       
I__202/I                             Span4Mux_v                 0      1992               FALL  1       
I__202/O                             Span4Mux_v                 372    2363               FALL  1       
I__203/I                             Span4Mux_v                 0      2363               FALL  1       
I__203/O                             Span4Mux_v                 372    2735               FALL  1       
I__204/I                             LocalMux                   0      2735               FALL  1       
I__204/O                             LocalMux                   309    3044               FALL  1       
I__205/I                             InMux                      0      3044               FALL  1       
I__205/O                             InMux                      217    3261               FALL  1       
pwm_lout_p1_9_LC_1_8_0/in0           LogicCell40_SEQ_MODE_1010  0      3261               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__890/I                                          ClkMux                     0      2607               RISE  1       
I__890/O                                          ClkMux                     309    2915               RISE  1       
pwm_lout_p1_9_LC_1_8_0/clk                        LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.27::Path details for port: pwm_prescale[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_prescale[0]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 327


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                       327

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_prescale[0]                          gpio_pwm                   0      0                  FALL  1       
pwm_prescale_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_prescale_ibuf_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_prescale_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_prescale_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__352/I                                 Odrv4                      0      1003               FALL  1       
I__352/O                                 Odrv4                      372    1375               FALL  1       
I__353/I                                 Span4Mux_h                 0      1375               FALL  1       
I__353/O                                 Span4Mux_h                 316    1690               FALL  1       
I__354/I                                 Span4Mux_v                 0      1690               FALL  1       
I__354/O                                 Span4Mux_v                 372    2062               FALL  1       
I__355/I                                 LocalMux                   0      2062               FALL  1       
I__355/O                                 LocalMux                   309    2371               FALL  1       
I__356/I                                 InMux                      0      2371               FALL  1       
I__356/O                                 InMux                      217    2588               FALL  1       
pwm_prescale_p1_0_LC_1_14_6/in3          LogicCell40_SEQ_MODE_1010  0      2588               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__899/I                                          ClkMux                     0      2607               RISE  1       
I__899/O                                          ClkMux                     309    2915               RISE  1       
pwm_prescale_p1_0_LC_1_14_6/clk                   LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.28::Path details for port: pwm_prescale[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_prescale[1]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 846


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2069
---------------------------- ------
Hold Time                       846

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_prescale[1]                          gpio_pwm                   0      0                  FALL  1       
pwm_prescale_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_prescale_ibuf_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_prescale_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_prescale_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__785/I                                 Odrv12                     0      1003               FALL  1       
I__785/O                                 Odrv12                     540    1543               FALL  1       
I__786/I                                 LocalMux                   0      1543               FALL  1       
I__786/O                                 LocalMux                   309    1852               FALL  1       
I__787/I                                 InMux                      0      1852               FALL  1       
I__787/O                                 InMux                      217    2069               FALL  1       
pwm_prescale_p1_1_LC_5_10_4/in0          LogicCell40_SEQ_MODE_1010  0      2069               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__897/I                                          ClkMux                     0      2607               RISE  1       
I__897/O                                          ClkMux                     309    2915               RISE  1       
pwm_prescale_p1_1_LC_5_10_4/clk                   LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.29::Path details for port: pwm_prescale[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : pwm_prescale[2]
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 306


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2609
---------------------------- ------
Hold Time                       306

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_prescale[2]                          gpio_pwm                   0      0                  FALL  1       
pwm_prescale_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
pwm_prescale_ibuf_2_iopad/DOUT           IO_PAD                     540    540                FALL  1       
pwm_prescale_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
pwm_prescale_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__340/I                                 Odrv12                     0      1003               FALL  1       
I__340/O                                 Odrv12                     540    1543               FALL  1       
I__341/I                                 Span12Mux_v                0      1543               FALL  1       
I__341/O                                 Span12Mux_v                540    2083               FALL  1       
I__342/I                                 LocalMux                   0      2083               FALL  1       
I__342/O                                 LocalMux                   309    2392               FALL  1       
I__343/I                                 InMux                      0      2392               FALL  1       
I__343/O                                 InMux                      217    2609               FALL  1       
pwm_prescale_p1_2_LC_2_7_7/in3           LogicCell40_SEQ_MODE_1010  0      2609               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__900/I                                          ClkMux                     0      2607               RISE  1       
I__900/O                                          ClkMux                     309    2915               RISE  1       
pwm_prescale_p1_2_LC_2_7_7/clk                    LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.4.30::Path details for port: reset    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : gpio_pwm|clk:R
Hold Time         : 232


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -2683
---------------------------- ------
Hold Time                       232

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                               gpio_pwm                   0      0                  FALL  1       
reset_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
reset_ibuf_gb_io_iopad/DOUT                         IO_PAD                     540    540                FALL  1       
reset_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      540                FALL  1       
reset_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1708   2248               FALL  1       
I__860/I                                            gio2CtrlBuf                0      2248               FALL  1       
I__860/O                                            gio2CtrlBuf                0      2248               FALL  1       
I__861/I                                            GlobalMux                  0      2248               FALL  1       
I__861/O                                            GlobalMux                  77     2325               FALL  1       
I__862/I                                            SRMux                      0      2325               FALL  1       
I__862/O                                            SRMux                      358    2683               FALL  1       
pwm_cnt_7_LC_2_11_7/sr                              LogicCell40_SEQ_MODE_1010  0      2683               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__892/I                                          ClkMux                     0      2607               RISE  1       
I__892/O                                          ClkMux                     309    2915               RISE  1       
pwm_cnt_7_LC_2_11_7/clk                           LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: pwm_pin   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : pwm_pin
Clock Port         : clk
Clock Reference    : gpio_pwm|clk:R
Clock to Out Delay : 9204


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5749
---------------------------- ------
Clock To Out Delay             9204

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               gpio_pwm                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__887/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__887/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__888/I                                          GlobalMux                  0      2452               RISE  1       
I__888/O                                          GlobalMux                  154    2607               RISE  1       
I__898/I                                          ClkMux                     0      2607               RISE  1       
I__898/O                                          ClkMux                     309    2915               RISE  1       
pwm_pinZ0_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1010  0      2915               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
pwm_pinZ0_LC_1_6_6/lcout           LogicCell40_SEQ_MODE_1010  540    3455               FALL  1       
I__206/I                           Odrv4                      0      3455               FALL  1       
I__206/O                           Odrv4                      372    3827               FALL  1       
I__207/I                           Span4Mux_s3_h              0      3827               FALL  1       
I__207/O                           Span4Mux_s3_h              231    4058               FALL  1       
I__208/I                           IoSpan4Mux                 0      4058               FALL  1       
I__208/O                           IoSpan4Mux                 323    4381               FALL  1       
I__209/I                           LocalMux                   0      4381               FALL  1       
I__209/O                           LocalMux                   309    4690               FALL  1       
I__210/I                           IoInMux                    0      4690               FALL  1       
I__210/O                           IoInMux                    217    4907               FALL  1       
pwm_pin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4907               FALL  1       
pwm_pin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6913               RISE  1       
pwm_pin_obuf_iopad/DIN             IO_PAD                     0      6913               RISE  1       
pwm_pin_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2292   9204               RISE  1       
pwm_pin                            gpio_pwm                   0      9204               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

