---
name: target-architecture-gfx950
description: Runbook S21: gfx950 / CDNA4 (MI350X/MI355X) reference — full MFMA atom catalog, LDS specs + bank-conflict periods per arch, cross-lane primitives, register/occupancy caps, chiplet/XCD, buffer descriptor flags, fp8/MX support, gfx950 compiler caveats, default ISA target.
source: ck-dsl-optimization-runbook.md (lines 2868-3034)
---

## 21. Target Architecture Reference (gfx950 / CDNA4 / MI350X / MI355X)

The runbook itself is architecture-agnostic — every principle and
lever applies to any AMDGPU CDNA target. This section collects the
**gfx950 / CDNA4** specifics that the DSL targets by default. When
porting to gfx942 (MI300X), gfx940 (MI250X-class CDNA3), or gfx90a,
the corresponding caps and intrinsics differ — always verify against
the vendor spec sheet.

### 21.1 MFMA Atom Catalog (gfx950)

The full DSL atom catalog lives in `helpers/atoms.py::MFMA_*_ATOMS`.
On gfx950 the following are available:

| Atom factory | A / B / C dtype | M × N × K | Notes |
|---|---|---|---|
| `MfmaAtom.f16_4x4x4` | fp16 / fp16 / fp32 | 4×4×4 | Many independent small problems per wave (used by `DirectConv4cSpec`) |
| `MfmaAtom.f16_16x16x16` | fp16 / fp16 / fp32 | 16×16×16 | Standard small tile |
| `MfmaAtom.f16_16x16x32` | fp16 / fp16 / fp32 | 16×16×32 | K-packed (recommended over `16x16x16`) |
| `MfmaAtom.f16_32x32x8` | fp16 / fp16 / fp32 | 32×32×8 | Larger output tile |
| `MfmaAtom.f16_32x32x16` | fp16 / fp16 / fp32 | 32×32×16 | K-packed + larger output tile. **C-output lane layout matches A-input layout** — chained MFMA without re-pack (§7.2) |
| `MfmaAtom.bf16_16x16x16` | bf16 / bf16 / fp32 | 16×16×16 | |
| `MfmaAtom.bf16_16x16x32` | bf16 / bf16 / fp32 | 16×16×32 | K-packed |
| `MfmaAtom.bf16_32x32x16` | bf16 / bf16 / fp32 | 32×32×16 | K-packed; chained-MFMA layout match |
| `MfmaAtom.fp8_*_f8` | fp8e4m3 / fp8e4m3 / fp32 | varies | CDNA4 native fp8 MFMA |
| `MfmaAtom.bf8_*_bf8` | bf8e5m2 / bf8e5m2 / fp32 | varies | CDNA4 native bf8 MFMA |
| Mixed-precision MFMA | mixed | varies | bf16 / fp8, fp16 / fp8, etc. |
| Scaled MFMA (block-scale) | fp8 + per-block scale | varies | `BlockScaleGemmSpec`; `helpers/atoms.py::MFMA_FP8_ATOMS` |
| MX (microscaling) MFMA | fp8 + E8M0 shared exponent | varies | `MxGemmSpec`; `helpers/mx_scale.py` |
| i8 / i4 atoms | int8 / int4 packed | varies | `helpers/codebook.py` for i4 unpack |

Lane-layout matching across chained atoms (§7.2): the 16×16 atoms'
C-output doesn't natively match their A-input, so a QK→PV-style
chain needs an LDS round-trip or a cross-lane permute. The 32×32
atoms natively match — prefer them when the chain pattern allows
(`use_mfma_32x32`, `use_transposed_qk_32x32` on the attention 2D path).

### 21.2 LDS specifics

| Spec | gfx950 | gfx942 (MI300X) | gfx90a (MI250X) |
|---|---|---|---|
| LDS per CU | 160 KB | 64 KB | 64 KB |
| LDS banks | 64 | 32 | 32 |
| Preferred swizzle (§6.4a) | padding | XOR | XOR |
| `ds_read_b64_tr_b16` / `ds_read_b128_tr_b16` | CDNA4 only | — | — |
| `ds_read_tr_b8` (i8 / fp8 / bf8 transposed) | CDNA4 only | — | — |
| `ds_read_b128` conflict period | 64 dwords | 32 dwords | 32 dwords |
| `ds_write_b128` conflict period | 32 dwords | 32 dwords | 32 dwords |
| Other `ds_read_b{32,64}` / `ds_write_*` conflict period | 32 dwords | 32 dwords | 32 dwords |
| Intra-dword sub-dword accesses | conflict-free | conflict-free | conflict-free |
| Unaligned `ds_read_u16` charged to | `SQ_LDS_IDX_ACTIVE` (not `SQ_LDS_BANK_CONFLICT`) | same | same |

Important asymmetry: `ds_write_b128` (32-dword period) and
`ds_read_b128` (64-dword period) on gfx950 can require **different
swizzle strategies** for reads vs writes. See `LDS_a.md` / `LDS_b.md`
in the empirical studies for the full opcode × phase table.

### 21.3 Cross-lane primitives

| Primitive | Available on | DSL surface | Notes |
|---|---|---|---|
| `v_permlane32_swap_b32` | gfx950 (CDNA4) | `permlane32.swap` intrinsic | Cheap VOP1 32-lane swap — the canonical primitive for FA-style softmax row reduction on CDNA4 |
| `ds_bpermute_b32` | gfx9* and gfx95* | `b.ds_bpermute` | LDS-bus cross-lane shuffle (costs `lgkmcnt`) |
| `ds_bpermute_b64` | synthesised from two b32 | `b.ds_bpermute_b64` | Cross-lane 64-bit shuffle |
| `ds_swizzle_b32` | gfx9* and gfx95* | `b.ds_swizzle_xor` | LDS-bus cross-lane shuffle |
| `ds_read_tr16_b64` | gfx950 | `b.ds_read_tr16_b64` | Transposed bf16/fp16 tile reader (4 rows per lane) |
| `ds_read_tr16_b128` | gfx950 | `b.ds_read_tr16_b128` | Transposed bf16/fp16 tile reader (8 rows per lane) |
| `ds_read_tr_b8` | gfx950 | `b.ds_read_tr_b8` | Transposed i8/fp8/bf8 tile reader |
| `s_setprio` | gfx9* and gfx95* | `b.s_setprio` | Wave priority hint |
| `s_sched_barrier`, `s_sched_group_barrier` | available in ISA | `b.sched_barrier`, `b.sched_group_barrier` | **Silently dropped by LLVM backend on gfx950** — verify with `probe_isa_inspect.py` that the `sched_barrier` sub-bucket is 0 |

### 21.4 Register / occupancy

| Quantity | Value |
|---|---|
| SIMDs / CU | 4 |
| Waves / SIMD (hardware max) | 8 |
| Waves / CU (hardware max) | 32 |
| VGPRs / SIMD | 512 |
| AGPRs / SIMD | 256 (separate file from VGPRs) |
| SGPRs / CU | 800 |
| VGPR allocation granularity | 16 VGPRs |
| Threads / CTA (max) | 1024 |
| Wave size | 64 (wave64) — the only path the DSL helpers support today |

`probe_occupancy.py` uses these caps when reporting waves/CU and
the apparent limiter (`VGPR`, `AGPR`, `LDS`, `WAVES_PER_EU_HINT`,
`MAX_WAVES_PER_CU`).

### 21.5 Chiplet / XCD (MI300X / MI325X / MI350X)

| Quantity | Value |
|---|---|
| XCDs per package | 8 |
| `helpers/grid.py::NUM_XCDS_MI300X / MI325X / MI350X` | 8 / 8 / 8 |
| Grid swizzle helper | `chiplet_transform_chunked` (cross-XCD WGID reorder for L2 reuse) |
| Default `chiplet_wgm` | 8 (super-tile WGM grouping) |
| Default `chiplet_num_xcds` | 8 |
| Default `chiplet_chunk_size` | 64 |

### 21.6 Buffer descriptor (AMDGPU)

| Spec | Value | Notes |
|---|---|---|
| DW3 flag for OOB-safe buffer-resource | `0x00027000` (= 159744) | TYPE=2 (BUFFER_RESOURCE), DATA_FORMAT=4 (32-bit dword), NUM_FORMAT=4 (UINT) |
| DSL IR builder | `b.buffer_rsrc(ptr, num_bytes)` | Emits the correct DW3 — OOB lanes silently return zero |
| `raw_ptr_buffer_load_lds` dwords accepted | `{4, 3, 1}` only — **not 2** | `AsyncTileLoader.choose_dwords` enforces this |
| Async DRAM→LDS write contract | lane-contiguous addresses only | Arbitrary per-lane swizzled destinations corrupt output (§6.3) |
| `s_waitcnt(vmcnt=16, lgkmcnt=16)` encoded value | `20336` | Cross-check against the lowered IR |

### 21.7 FP8 / quantization (gfx950)

| dtype | Range | Mantissa bits | Native MFMA on gfx950 | DSL surface |
|---|---|---|---|---|
| `FP8E4M3` | ±240 (no Inf) | 3 | Yes | `Type("fp8e4m3")`, `QDType="fp8e4m3"` |
| `BF8E5M2` | ±57344 (with Inf) | 2 | Yes | `Type("bf8e5m2")`, `QDType="bf8e5m2"` |
| `I8` saturating | ±127 | int8 | Yes (i8 MFMA) | `QDType="i8"` |
| MX scale | E8M0 shared exponent | block-scaled | Yes (scaled MFMA) | `MxGemmSpec`, `helpers/mx_scale.py` |
| Block-scale mantissa | FP8 or BF8 | block-scaled | Yes | `BlockScaleGemmSpec`, `MantissaDType`, `QuantMode` |
| Codebook (i4) | packed nibble pairs | int4 | unpack-then-MFMA | `helpers/codebook.py::codebook_lookup_i4_pair_to_{bf8,fp8}` |

`use_fp8_mfma_qk` and `use_fp8_mfma_pv` on `UnifiedAttention2DTiledSpec`
enable the native fp8 MFMA path; the working dtype (bf16) is preserved
for QK softmax math even when the MFMA itself is fp8 (§17.4).

### 21.8 Compiler caveats specific to gfx950

- **LLVM backend silently removes** `s_sched_barrier` and
  `s_sched_group_barrier` instructions on gfx950. Verify with
  `probe_isa_inspect.py` (the `sched_barrier` sub-bucket should be
  0). This is not a kernel bug; the hardware scheduler is doing
  the work the intrinsics meant to control.
- **`-mllvm -enable-post-misched=0`** is safe in CK's CMake-generated
  code but has been observed miscompiling MLIR-generated kernels on
  this arch — treat as risky.
- The remaining recommended CK-style flag stack
  (`-mllvm -amdgpu-function-calls=false`,
  `-mllvm -amdgpu-early-inline-all=true`,
  `-mllvm --lsr-drop-solution=1`, `-fno-offload-uniform-block`,
  `-O3`, fast / unsafe math) has been measured safe but rarely
  moves the needle by more than 1 % on gfx950 — large gaps come
  from kernel structure, not flags (§10.2).

### 21.9 Default ISA target

| Spec | Value |
|---|---|
| `compile_kernel(...)` default ISA | `amdgcn-amd-amdhsa--gfx950` |
| `_DATALAYOUT` in `core/lower_llvm.py` | gfx950 datalayout string baked in |
| Other supported targets | `gfx942` (MI300X), `gfx90a` (MI250X) — verify MFMA atom shapes are valid for the target |

To target a different arch from the default, pass
`isa="amdgcn-amd-amdhsa--gfx942"` (or similar) to `compile_kernel`,
and verify the atoms picked by the spec are in that arch's
`_F16_WARP_TILE_SHAPES_*` / `_BF16_WARP_TILE_SHAPES_*` set.

### 21.10 Pointers to deeper material

- `LDS_a.md` — "Four Things to Know About LDS Bank Conflicts on
  MI350X" (opcode-specific conflict periods, phase decomposition,
  asymmetry between read and write).
- `LDS_b.md` — "Empirically Characterizing LDS Bank Conflicts on
  AMD MI350X" (active-pair probe methodology, cross-half isolation,
  composition linearity).
- `utilities/skills/empirical-case-studies.md` — measured deltas,
  bug-signature tolerances, stability caveats, "Closing the Last
  5 %" patterns on this arch.

---
Atom selection: [matrix-instructions](../02-levers/matrix-instructions.md). LDS swizzle rule: [memory-hierarchy](../02-levers/memory-hierarchy.md). Chiplet knobs: [knob-catalog-and-sweep](../03-autotuning/knob-catalog-and-sweep.md) (S12.1.L). Hardware baseline cross-checks the MI355X host notes in auto-memory.
