{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683660730169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683660730173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 01:02:10 2023 " "Processing started: Wed May 10 01:02:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683660730173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660730173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined_Processor -c Pipelined_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_Processor -c Pipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660730173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683660732077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683660732077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelined_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipelined_Processor-Pipelined " "Found design unit 1: Pipelined_Processor-Pipelined" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683660739196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipelined_Processor " "Found entity 1: Pipelined_Processor" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683660739196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660739196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-bhv " "Found design unit 1: Testbench-bhv" {  } { { "Testbench.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683660739196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683660739196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660739196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipelined_Processor " "Elaborating entity \"Pipelined_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683660739212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_D2_0 Pipelined_Processor.vhd(16) " "Verilog HDL or VHDL warning at Pipelined_Processor.vhd(16): object \"EX_D2_0\" assigned a value but never read" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683660739259 "|Pipelined_Processor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output6\[15..8\] Pipelined_Processor.vhd(8) " "Using initial value X (don't care) for net \"output6\[15..8\]\" at Pipelined_Processor.vhd(8)" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660739463 "|Pipelined_Processor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output6\[5..0\] Pipelined_Processor.vhd(8) " "Using initial value X (don't care) for net \"output6\[5..0\]\" at Pipelined_Processor.vhd(8)" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660739463 "|Pipelined_Processor"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "INST_MEM " "RAM logic \"INST_MEM\" is uninferred because MIF is not supported for the selected family" {  } { { "Pipelined_Processor.vhd" "INST_MEM" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1683660740532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683660740532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[0\] VCC " "Pin \"output4\[0\]\" is stuck at VCC" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[1\] VCC " "Pin \"output4\[1\]\" is stuck at VCC" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[2\] VCC " "Pin \"output4\[2\]\" is stuck at VCC" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[3\] GND " "Pin \"output4\[3\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[4\] GND " "Pin \"output4\[4\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[5\] GND " "Pin \"output4\[5\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[6\] GND " "Pin \"output4\[6\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[7\] GND " "Pin \"output4\[7\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[8\] GND " "Pin \"output4\[8\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[9\] GND " "Pin \"output4\[9\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[10\] GND " "Pin \"output4\[10\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[11\] GND " "Pin \"output4\[11\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[12\] GND " "Pin \"output4\[12\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[13\] GND " "Pin \"output4\[13\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[14\] GND " "Pin \"output4\[14\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output4\[15\] GND " "Pin \"output4\[15\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[0\] GND " "Pin \"output6\[0\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[1\] GND " "Pin \"output6\[1\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[2\] GND " "Pin \"output6\[2\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[3\] GND " "Pin \"output6\[3\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[4\] GND " "Pin \"output6\[4\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[5\] GND " "Pin \"output6\[5\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[6\] VCC " "Pin \"output6\[6\]\" is stuck at VCC" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[8\] GND " "Pin \"output6\[8\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[9\] GND " "Pin \"output6\[9\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[10\] GND " "Pin \"output6\[10\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[11\] GND " "Pin \"output6\[11\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[12\] GND " "Pin \"output6\[12\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[13\] GND " "Pin \"output6\[13\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[14\] GND " "Pin \"output6\[14\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output6\[15\] GND " "Pin \"output6\[15\]\" is stuck at GND" {  } { { "Pipelined_Processor.vhd" "" { Text "D:/IITB/Academics/Semester4/EE309/EE309_Course_Project/EE309_Course_Project/Pipelined_Processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683660744539 "|Pipelined_Processor|output6[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683660744539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683660744585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1744 " "1744 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683660744994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683660745104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683660745104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "707 " "Implemented 707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683660745167 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683660745167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683660745167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683660745167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683660745183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 01:02:25 2023 " "Processing ended: Wed May 10 01:02:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683660745183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683660745183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683660745183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683660745183 ""}
