<strong>vhdl-standard</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is (93 nil)<br/>
<br/>
Documentation:<br/>
VHDL standards used.<br/>
Basic standard:<br/>
  VHDL'87      : IEEE Std 1076-1987<br/>
  VHDL'93/02   : IEEE Std 1076-1993/2002<br/>
Additional standards:<br/>
  VHDL-AMS     : IEEE Std 1076.1 (analog-mixed-signal)<br/>
  Math packages: IEEE Std 1076.2 (`math_real', `math_complex')<br/>
<br/>
NOTE: Activate the new setting in a VHDL buffer by using the menu entry<br/>
      "Activate Options".<br/>
<br/>
You can customize this variable.