{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687428883415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687428883415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 13:14:43 2023 " "Processing started: Thu Jun 22 13:14:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687428883415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428883415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428883416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687428884116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_testbench " "Found entity 1: HightoLow_testbench" {  } { { "HightoLow_testbench.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow_control " "Found entity 1: HightoLow_control" {  } { { "HightoLow_control.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightolow.v 1 1 " "Found 1 design units, including 1 entities, in source file hightolow.v" { { "Info" "ISGN_ENTITY_NAME" "1 HightoLow " "Found entity 1: HightoLow" {  } { { "HightoLow.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250 " "Found entity 1: pll250" {  } { { "pll250.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll250/pll250_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll250_0002 " "Found entity 1: pll250_0002" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_1.v(3) " "Verilog HDL Declaration information at singlepath_1.v(3): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687428893248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_1.v(3) " "Verilog HDL Declaration information at singlepath_1.v(3): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687428893249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1 " "Found entity 1: singlepath_1" {  } { { "singlepath_1.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_5n " "Found entity 1: singlepath_1_5n" {  } { { "singlepath_1_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_5n.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_10 " "Found entity 1: singlepath_1_10" {  } { { "singlepath_1_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_10.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_20 " "Found entity 1: singlepath_1_20" {  } { { "singlepath_1_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_50 " "Found entity 1: singlepath_1_50" {  } { { "singlepath_1_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_50.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_1_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_1_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_1_100 " "Found entity 1: singlepath_1_100" {  } { { "singlepath_1_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_100.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2 " "Found entity 1: singlepath_2" {  } { { "singlepath_2.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_5n.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_5n " "Found entity 1: singlepath_2_5n" {  } { { "singlepath_2_5n.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_5n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_10 " "Found entity 1: singlepath_2_10" {  } { { "singlepath_2_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_20 " "Found entity 1: singlepath_2_20" {  } { { "singlepath_2_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_50 " "Found entity 1: singlepath_2_50" {  } { { "singlepath_2_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_2_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_2_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_2_100 " "Found entity 1: singlepath_2_100" {  } { { "singlepath_2_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3 " "Found entity 1: singlepath_3" {  } { { "singlepath_3.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_5.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_5 " "Found entity 1: singlepath_3_5" {  } { { "singlepath_3_5.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_10.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_10 " "Found entity 1: singlepath_3_10" {  } { { "singlepath_3_10.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_20.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_20 " "Found entity 1: singlepath_3_20" {  } { { "singlepath_3_20.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_50.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_50 " "Found entity 1: singlepath_3_50" {  } { { "singlepath_3_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_3_100.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_3_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_100 " "Found entity 1: singlepath_3_100" {  } { { "singlepath_3_100.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipath.v 1 1 " "Found 1 design units, including 1 entities, in source file multipath.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipath " "Found entity 1: multipath" {  } { { "multipath.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/multipath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipath_32.v 1 1 " "Found 1 design units, including 1 entities, in source file multipath_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 multipath_32 " "Found entity 1: multipath_32" {  } { { "multipath_32.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/multipath_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_7bitor.v 1 1 " "Found 1 design units, including 1 entities, in source file _7bitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _7bitOR " "Found entity 1: _7bitOR" {  } { { "_7bitOR.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_7bitOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428893391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV.v(40) " "Verilog HDL Implicit Net warning at DE0_CV.v(40): created implicit net for \"rst\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687428893805 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(27) " "Output port \"SD_CLK\" at DE0_CV.v(27) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687428893818 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll250_0002 pll250_0002:pll250_inst " "Elaborating entity \"pll250_0002\" for hierarchy \"pll250_0002:pll250_inst\"" {  } { { "DE0_CV.v" "pll250_inst" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "altera_pll_i" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893858 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687428893871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\"" {  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll250_0002:pll250_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll250_0002:pll250_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687428893872 ""}  } { { "pll250/pll250_0002.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687428893872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "singlepath_3_spy_p25_50.v 1 1 " "Using design file singlepath_3_spy_p25_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_spy_p25_50 " "Found entity 1: singlepath_3_spy_p25_50" {  } { { "singlepath_3_spy_p25_50.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687428893952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_3_spy_p25_50 LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path " "Elaborating entity \"singlepath_3_spy_p25_50\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\"" {  } { { "delay_datapath.v" "path" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "singlepath_3_spy_p25.v 1 1 " "Using design file singlepath_3_spy_p25.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_3_spy_p25 " "Found entity 1: singlepath_3_spy_p25" {  } { { "singlepath_3_spy_p25.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687428893975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1687428893975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlepath_3_spy_p25 LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0 " "Elaborating entity \"singlepath_3_spy_p25\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\"" {  } { { "singlepath_3_spy_p25_50.v" "p0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428893976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428894839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687428896289 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687428896324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687428896324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687428896324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687428896324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687428896324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687428896324 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1687428896324 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687428896779 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687428896779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687428896883 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p49\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w48 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w48\"" {  } { { "singlepath_3_spy_p25_50.v" "w48" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p48\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w47 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w47\"" {  } { { "singlepath_3_spy_p25_50.v" "w47" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p47\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w46 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w46\"" {  } { { "singlepath_3_spy_p25_50.v" "w46" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p46\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w45 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w45\"" {  } { { "singlepath_3_spy_p25_50.v" "w45" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p45\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w44 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w44\"" {  } { { "singlepath_3_spy_p25_50.v" "w44" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p44\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w43 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w43\"" {  } { { "singlepath_3_spy_p25_50.v" "w43" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p43\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w42 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w42\"" {  } { { "singlepath_3_spy_p25_50.v" "w42" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p42\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w41 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w41\"" {  } { { "singlepath_3_spy_p25_50.v" "w41" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p41\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w40 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w40\"" {  } { { "singlepath_3_spy_p25_50.v" "w40" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p40\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w39 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w39\"" {  } { { "singlepath_3_spy_p25_50.v" "w39" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p39\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w38 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w38\"" {  } { { "singlepath_3_spy_p25_50.v" "w38" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p38\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w37 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w37\"" {  } { { "singlepath_3_spy_p25_50.v" "w37" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p37\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w36 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w36\"" {  } { { "singlepath_3_spy_p25_50.v" "w36" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p36\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w35 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w35\"" {  } { { "singlepath_3_spy_p25_50.v" "w35" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p35\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w34 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w34\"" {  } { { "singlepath_3_spy_p25_50.v" "w34" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p34\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w33 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w33\"" {  } { { "singlepath_3_spy_p25_50.v" "w33" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p33\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w32 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w32\"" {  } { { "singlepath_3_spy_p25_50.v" "w32" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p32\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w31 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w31\"" {  } { { "singlepath_3_spy_p25_50.v" "w31" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p31\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w30 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w30\"" {  } { { "singlepath_3_spy_p25_50.v" "w30" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p30\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w29 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w29\"" {  } { { "singlepath_3_spy_p25_50.v" "w29" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p29\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w28 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w28\"" {  } { { "singlepath_3_spy_p25_50.v" "w28" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p28\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w27 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w27\"" {  } { { "singlepath_3_spy_p25_50.v" "w27" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p27\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w26 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w26\"" {  } { { "singlepath_3_spy_p25_50.v" "w26" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p26\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w25 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w25\"" {  } { { "singlepath_3_spy_p25_50.v" "w25" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p25\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w24 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w24\"" {  } { { "singlepath_3_spy_p25_50.v" "w24" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p24\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w23 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w23\"" {  } { { "singlepath_3_spy_p25_50.v" "w23" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p23\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w22 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w22\"" {  } { { "singlepath_3_spy_p25_50.v" "w22" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p22\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w21 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w21\"" {  } { { "singlepath_3_spy_p25_50.v" "w21" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p21\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w20 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w20\"" {  } { { "singlepath_3_spy_p25_50.v" "w20" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p20\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w19 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w19\"" {  } { { "singlepath_3_spy_p25_50.v" "w19" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p19\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w18 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w18\"" {  } { { "singlepath_3_spy_p25_50.v" "w18" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p18\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w17 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w17\"" {  } { { "singlepath_3_spy_p25_50.v" "w17" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p17\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w16 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w16\"" {  } { { "singlepath_3_spy_p25_50.v" "w16" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p16\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w15 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w15\"" {  } { { "singlepath_3_spy_p25_50.v" "w15" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p15\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w14 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w14\"" {  } { { "singlepath_3_spy_p25_50.v" "w14" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p14\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w13 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w13\"" {  } { { "singlepath_3_spy_p25_50.v" "w13" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p13\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w12 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w12\"" {  } { { "singlepath_3_spy_p25_50.v" "w12" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p12\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w11 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w11\"" {  } { { "singlepath_3_spy_p25_50.v" "w11" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p11\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w10 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w10\"" {  } { { "singlepath_3_spy_p25_50.v" "w10" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p10\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w9 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w9\"" {  } { { "singlepath_3_spy_p25_50.v" "w9" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p9\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w8 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w8\"" {  } { { "singlepath_3_spy_p25_50.v" "w8" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p8\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w7 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w7\"" {  } { { "singlepath_3_spy_p25_50.v" "w7" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p7\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w6 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w6\"" {  } { { "singlepath_3_spy_p25_50.v" "w6" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p6\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w5 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w5\"" {  } { { "singlepath_3_spy_p25_50.v" "w5" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p5\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w4 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w4\"" {  } { { "singlepath_3_spy_p25_50.v" "w4" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p4\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w3 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w3\"" {  } { { "singlepath_3_spy_p25_50.v" "w3" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p3\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w2 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w2\"" {  } { { "singlepath_3_spy_p25_50.v" "w2" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p2\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w1 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w1\"" {  } { { "singlepath_3_spy_p25_50.v" "w1" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p1\|N644\"" {  } { { "singlepath_3_spy_p25.v" "N644" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|w0\"" {  } { { "singlepath_3_spy_p25_50.v" "w0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25_50.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|Vcc~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|Vcc~buf0\"" {  } { { "singlepath_3_spy_p25.v" "Vcc~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N11314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N11314\"" {  } { { "singlepath_3_spy_p25.v" "N11314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|gnd~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|gnd~buf0\"" {  } { { "singlepath_3_spy_p25.v" "gnd~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N11213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N11213\"" {  } { { "singlepath_3_spy_p25.v" "N11213" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N10671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N10671\"" {  } { { "singlepath_3_spy_p25.v" "N10671" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N10314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N10314\"" {  } { { "singlepath_3_spy_p25.v" "N10314" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|HT_IN1~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|HT_IN1~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN1~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|HT_IN2~buf0 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|HT_IN2~buf0\"" {  } { { "singlepath_3_spy_p25.v" "HT_IN2~buf0" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 4 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N9066 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N9066\"" {  } { { "singlepath_3_spy_p25.v" "N9066" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N1833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N1833\"" {  } { { "singlepath_3_spy_p25.v" "N1833" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N1302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|singlepath_3_spy_p25_50:path\|singlepath_3_spy_p25:p0\|N1302\"" {  } { { "singlepath_3_spy_p25.v" "N1302" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_spy_p25.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428897380 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1687428897380 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll250 6 " "Ignored 6 assignments for entity \"pll250\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687428897428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687428897428 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687428897428 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687428897428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428897508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687428898023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687428898023 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll250_0002:pll250_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687428898198 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687428898198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687428898333 "|DE0_CV|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687428898333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2587 " "Implemented 2587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687428898341 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687428898341 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687428898341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2519 " "Implemented 2519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687428898341 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687428898341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687428898341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687428898413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 13:14:58 2023 " "Processing ended: Thu Jun 22 13:14:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687428898413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687428898413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687428898413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687428898413 ""}
