<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars2_><b>Richard M. Yoo</b> and Hsien-Hsin S. Lee. "Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/pub/pespma08.pdf'>pdf</a>] [<a href='/present/pespma08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars2_><b>Richard M. Yoo</b> and Hsien-Hsin S. Lee. "Adaptive Transaction Scheduling for Transactional Memory Systems." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-2.pdf'>pdf</a>] [<a href='/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars2_><b>Richard M. Yoo</b>, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-1.pdf'>pdf</a>] [<a href='/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars2_><b>Richard M. Yoo</b>, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/pub/iiswc07.pdf'>pdf</a>] [<a href='/present/iiswc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars2_><b>Richard M. Yoo</b>, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "Constructing a Non-Linear Model with Neural Networks For Workload Characterization." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/pub/iiswc06.pdf'>pdf</a>] [<a href='/present/iiswc06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.graphicshardware.org/' target=_blank>GH-06</a></span></td><td align='justify'><span class=mars2_>Weidong Shi, Hsien-Hsin S. Lee, <b>Richard M. Yoo</b>, and Alexandra Boldyreva. "A Digital Rights Enabled Graphics Processing System." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.17-26, Vienna, Austria, September, 2006.<br>[<a href='/pub/gh06.pdf'>pdf</a>] [<a href='/present/gh06.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>M.S. Thesis<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_></span></td><td align='justify'><span class=mars2_><b>Richard M. Yoo</b>. "Adaptive Transaction Scheduling for Transactional Memory Systems." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2008.<br>[<a href='/pub/yoo.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
