0.7
2020.2
May  7 2023
15:24:31
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/compressor_3_2.sv,1712498761,systemVerilog,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/int_div_radix_4_v1.sv,,compressor_3_2,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/int_div_radix_4_v1.sv,1712498761,systemVerilog,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/lzc.sv,,int_div_radix_4_v1,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/lzc.sv,1712498761,systemVerilog,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/radix_4_qds_v1.sv,,lzc,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/radix_4_qds_v1.sv,1712498761,systemVerilog,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/radix_4_sign_coder.sv,,radix_4_qds_v1,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/radix_4_sign_coder.sv,1712498761,systemVerilog,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/radix_4_sign_detector.sv,,radix_4_sign_coder,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/rtl/radix_4_sign_detector.sv,1712498761,systemVerilog,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_top.sv,,radix_4_sign_detector,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_defines.svh,1712498761,verilog,,,,,,,,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_stim_signed.svh,1712498761,verilog,,,,,,,,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_stim_unsigned.svh,1712498761,verilog,,,,,,,,,,,,
E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_top.sv,1712503191,systemVerilog,,,E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_defines.svh;E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_stim_unsigned.svh;E:/Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb/tb_stim_signed.svh,tb_top,,uvm,../../../../../../../../../../Download/XS-Verilog-Library-main/XS-Verilog-Library-main/int_div_radix_4_v1/tb,,,,,
E:/Projects/Studying/LA/CPU_design/div_design/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
