<HTML>
  <HEAD> <title>interconnect_ip_short_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_short_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_54195">i_ssi_ssi_rst_n</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 2876.33 </TD>
              <TD ALIGN=right> 16000.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_44449">i_apb_pclk_en</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 2040.00 </TD>
              <TD ALIGN=right> 3960.00 </TD>
              <TD ALIGN=right> 37.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_46368">i_i2c_ic_clk_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_48366">i_i2c_ic_data_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_52254">i_ssi_ss_in_n</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4000.00 </TD>
              <TD ALIGN=right> 36000.00 </TD>
              <TD ALIGN=right> 3807.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_50393">i_ssi_rxd</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 6000.00 </TD>
              <TD ALIGN=right> 34000.00 </TD>
              <TD ALIGN=right> 4936.44 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_39137">ex_i_ahb_AHB_Slave_RAM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 956.65 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2043.35 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_42583">ex_i_ahb_AHB_Slave_RAM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 533.62 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2466.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_37291">ex_i_ahb_AHB_Slave_RAM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 532.96 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2467.04 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_33790">ex_i_ahb_AHB_Slave_PWM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1219.48 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1780.52 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_30103">ex_i_ahb_AHB_Slave_PWM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 559.09 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2440.91 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_31946">ex_i_ahb_AHB_Slave_PWM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 558.22 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2441.78 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_24761">ex_i_ahb_AHB_Slave_PID_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_22915">ex_i_ahb_AHB_Slave_PID_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 568.87 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2431.13 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_28207">ex_i_ahb_AHB_Slave_PID_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 567.45 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2432.55 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_1643">ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1766.21 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1233.79 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_19425">ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_15974">ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_12525">ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_10689">ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_8854">ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_5092">ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_6925">ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4800.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 4464.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface PRESETn
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_468">PRESETn_presetn</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 21857.75 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_156751">i_ssi_ssi_sleep</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -5400.00 </TD>
              <TD ALIGN=right> 375.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_153072">i_ssi_ssi_rxo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 374.73 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 825.27 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_147564">i_ssi_ssi_mst_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 371.06 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 828.94 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_160416">i_ssi_ssi_txo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 368.95 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 831.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_154910">i_ssi_ssi_rxu_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 357.46 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 842.54 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_158578">i_ssi_ssi_txe_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 341.46 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 858.54 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_151234">i_ssi_ssi_rxf_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 338.94 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 861.06 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_194127">i_i2c_ic_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.97 </TD>
              <TD ALIGN=right> -3600.00 </TD>
              <TD ALIGN=right> 2147.03 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_145717">i_ssi_ss_0_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 297.38 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3702.62 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_142071">i_ssi_txd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 255.68 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3744.32 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_143887">i_ssi_sclk_out</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 242.50 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3757.50 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_149400">i_ssi_ssi_oe_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 226.92 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3773.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_184862">i_i2c_debug_wr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 308.89 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3891.11 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_192287">i_i2c_ic_data_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 276.76 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3923.24 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_188573">i_i2c_ic_clk_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.62 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_138374">i_i2c_ic_rx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_171847">i_i2c_debug_master_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_182988">i_i2c_debug_slv_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_162266">i_i2c_debug_s_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_132800">i_i2c_ic_rx_done_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_125377">i_i2c_ic_stop_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_129088">i_i2c_ic_tx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_164446">i_i2c_debug_addr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_181124">i_i2c_debug_slave_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_166297">i_i2c_debug_addr_10bit</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_179273">i_i2c_ic_rd_req_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_190424">i_i2c_ic_current_src_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_134656">i_i2c_ic_start_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_130943">i_i2c_ic_tx_empty_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_177426">i_i2c_debug_rd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_195967">i_i2c_ic_gen_call_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_173714">i_i2c_debug_mst_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_127234">i_i2c_ic_tx_abrt_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_168155">i_i2c_debug_data</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_186720">i_i2c_ic_activity_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_140228">i_i2c_ic_rx_full_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_136517">i_i2c_ic_rx_under_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_169998">i_i2c_debug_hs</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_175582">i_i2c_debug_p_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_112784">ex_i_ahb_AHB_Slave_RAM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_116146">ex_i_ahb_AHB_Slave_RAM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1165.86 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1834.14 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_105435">ex_i_ahb_AHB_Slave_RAM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.41 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_123492">ex_i_ahb_AHB_Slave_RAM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_121657">ex_i_ahb_AHB_Slave_RAM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_119819">ex_i_ahb_AHB_Slave_RAM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_110952">ex_i_ahb_AHB_Slave_RAM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_107272">ex_i_ahb_AHB_Slave_RAM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_117983">ex_i_ahb_AHB_Slave_RAM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_109100">ex_i_ahb_AHB_Slave_RAM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.48 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.52 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_96191">ex_i_ahb_AHB_Slave_PWM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1766.21 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1233.79 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_87322">ex_i_ahb_AHB_Slave_PWM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_103545">ex_i_ahb_AHB_Slave_PWM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.41 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_94357">ex_i_ahb_AHB_Slave_PWM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_92522">ex_i_ahb_AHB_Slave_PWM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_90684">ex_i_ahb_AHB_Slave_PWM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_98028">ex_i_ahb_AHB_Slave_PWM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_85490">ex_i_ahb_AHB_Slave_PWM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_101708">ex_i_ahb_AHB_Slave_PWM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_99855">ex_i_ahb_AHB_Slave_PWM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.48 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.52 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_76258">ex_i_ahb_AHB_Slave_PID_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1756.00 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1244.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_72896">ex_i_ahb_AHB_Slave_PID_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_65547">ex_i_ahb_AHB_Slave_PID_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.41 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_83604">ex_i_ahb_AHB_Slave_PID_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 289.43 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2710.57 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_81769">ex_i_ahb_AHB_Slave_PID_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_79931">ex_i_ahb_AHB_Slave_PID_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 265.69 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2734.31 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_71064">ex_i_ahb_AHB_Slave_PID_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_78095">ex_i_ahb_AHB_Slave_PID_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_67384">ex_i_ahb_AHB_Slave_PID_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_69212">ex_i_ahb_AHB_Slave_PID_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.48 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.52 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_55365">ex_i_ahb_AHB_MASTER_CORTEXM0_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1229.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1770.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_62105">ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 568.87 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2431.13 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_58732">ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 567.45 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2432.55 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
RPT_INFO:Port Group Interface PRESETn
Information: Updating design information... (UID-85)
 
****************************************
<A NAME="interconnect_ip_258"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_468"></A>  Startpoint: PRESETn_presetn
              (input port clocked by PCLK_pclk)
  Endpoint: i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 r
  PRESETn_presetn (in)                                16343.16   18743.16 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_428">...</A>
  i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (drsp_1)  5514.59 24257.75 f
  data arrival time                                              24257.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_1410"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_1643"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">...</A>
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                    1504.61    2966.21 r
  data arrival time                                               2966.21

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2966.21
  --------------------------------------------------------------------------
  slack (MET)                                                     1233.79


<A NAME="interconnect_ip_3157"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)        3639.28    5100.88 r
  data arrival time                                               5100.88

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ck (drp_1)           0.00    6000.00 r
  library setup time                                   -181.92    5818.08
  data required time                                              5818.08
  --------------------------------------------------------------------------
  data required time                                              5818.08
  data arrival time                                              -5100.88
  --------------------------------------------------------------------------
  slack (MET)                                                      717.20


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_4859"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_5092"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_6696"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_6925"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hlock
              (input port clocked by HCLK_hclk)
  Endpoint: i_ahb_U_arblite_hmastlock_reg
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (in)                12.37    1212.37 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_9136">...</A>
  i_ahb_U_arblite_hmastlock_reg/ip (drp_1)              141.55    1353.92 f
  data arrival time                                               1353.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00    6000.00 r
  library setup time                                   -181.81    5818.19
  data required time                                              5818.19
  --------------------------------------------------------------------------
  data required time                                              5818.19
  data arrival time                                              -1353.92
  --------------------------------------------------------------------------
  slack (MET)                                                     4464.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_8622"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_8854"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_10457"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_10689"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_12292"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_12525"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1465.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2734.31


<A NAME="interconnect_ip_14038"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_12838">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)        2255.89    3721.58 r
  data arrival time                                               3721.58

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ck (drp_1)           0.00    6000.00 r
  library setup time                                   -181.92    5818.08
  data required time                                              5818.08
  --------------------------------------------------------------------------
  data required time                                              5818.08
  data arrival time                                              -3721.58
  --------------------------------------------------------------------------
  slack (MET)                                                     2096.50


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_15740"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_15974"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


<A NAME="interconnect_ip_17488"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[5] (in)           274.92    1474.92 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_17008">...</A>
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_/ip (drp_1)    197.20    1672.12 r
  data arrival time                                               1672.12

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_/ck (drp_1)      0.00    6000.00 r
  library setup time                                   -184.31    5815.69
  data required time                                              5815.69
  --------------------------------------------------------------------------
  data required time                                              5815.69
  data arrival time                                              -1672.12
  --------------------------------------------------------------------------
  slack (MET)                                                     4143.57


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_19195"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_19425"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1489.43
  --------------------------------------------------------------------------
  slack (MET)                                                     2710.57


<A NAME="interconnect_ip_20932"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_19356">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)        1841.44    3330.87 f
  data arrival time                                               3330.87

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ck (drp_1)           0.00    6000.00 r
  library setup time                                   -181.85    5818.15
  data required time                                              5818.15
  --------------------------------------------------------------------------
  data required time                                              5818.15
  data arrival time                                              -3330.87
  --------------------------------------------------------------------------
  slack (MET)                                                     2487.28


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_22687"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_22915"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_23415">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)         557.53    1768.87 f
  data arrival time                                               1768.87

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1768.87
  --------------------------------------------------------------------------
  slack (MET)                                                     2431.13


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_24532"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_24761"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_24903">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1218.59    2429.92 f
  data arrival time                                               2429.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2429.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1770.08


<A NAME="interconnect_ip_26279"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_24903">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)        3610.86    4822.19 f
  data arrival time                                               4822.19

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ck (drp_1)           0.00    6000.00 r
  library setup time                                   -181.85    5818.15
  data required time                                              5818.15
  --------------------------------------------------------------------------
  data required time                                              5818.15
  data arrival time                                              -4822.19
  --------------------------------------------------------------------------
  slack (MET)                                                      995.96


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_27981"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_28207"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_29976">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           556.12    1767.45 f
  data arrival time                                               1767.45

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1767.45
  --------------------------------------------------------------------------
  slack (MET)                                                     2432.55


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_29875"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_30103"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[25]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[25] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31514">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[25] (out)         547.76    1759.09 f
  data arrival time                                               1759.09

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1759.09
  --------------------------------------------------------------------------
  slack (MET)                                                     2440.91


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_31720"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_31946"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_32999">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           546.89    1758.22 f
  data arrival time                                               1758.22

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1758.22
  --------------------------------------------------------------------------
  slack (MET)                                                     2441.78


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_33561"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_33790"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_34485">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1208.15    2419.48 f
  data arrival time                                               2419.48

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2419.48
  --------------------------------------------------------------------------
  slack (MET)                                                     1780.52


<A NAME="interconnect_ip_35308"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_34485">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)        3600.42    4811.75 f
  data arrival time                                               4811.75

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ck (drp_1)           0.00    6000.00 r
  library setup time                                   -181.85    5818.15
  data required time                                              5818.15
  --------------------------------------------------------------------------
  data required time                                              5818.15
  data arrival time                                              -4811.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1006.40


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_37063"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_37291"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_39613">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)         521.62    1732.96 f
  data arrival time                                               1732.96

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1732.96
  --------------------------------------------------------------------------
  slack (MET)                                                     2467.04


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_38908"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_39137"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_41101">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)             945.32    2156.65 f
  data arrival time                                               2156.65

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2156.65
  --------------------------------------------------------------------------
  slack (MET)                                                     2043.35


<A NAME="interconnect_ip_40655"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_41101">...</A>
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ip (drp_1)        3337.59    4548.92 f
  data arrival time                                               4548.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_5_/ck (drp_1)           0.00    6000.00 r
  library setup time                                   -181.85    5818.15
  data required time                                              5818.15
  --------------------------------------------------------------------------
  data required time                                              5818.15
  data arrival time                                              -4548.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1269.23


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_42357"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_42583"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_45870">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           522.28    1733.62 f
  data arrival time                                               1733.62

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1733.62
  --------------------------------------------------------------------------
  slack (MET)                                                     2466.38


RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_44241"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_44449"></A>  Startpoint: i_apb_pclk_en
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 3960.00    3960.00 r
  i_apb_pclk_en (in)                                     30.56    3990.56 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_47378">...</A>
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_/ip (drp_1)   1788.05    5778.61 r
  data arrival time                                               5778.61

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_5_/ck (drp_1)      0.00    6000.00 r
  library setup time                                   -184.31    5815.69
  data required time                                              5815.69
  --------------------------------------------------------------------------
  data required time                                              5815.69
  data arrival time                                              -5778.61
  --------------------------------------------------------------------------
  slack (MET)                                                       37.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_46156"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_46368"></A>  Startpoint: i_i2c_ic_clk_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_clk_in_a (in)                                 10.57    2410.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_50535">...</A>
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)    42.63  2453.20 r
  data arrival time                                               2453.20

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -179.75    5820.25
  data required time                                              5820.25
  --------------------------------------------------------------------------
  data required time                                              5820.25
  data arrival time                                              -2453.20
  --------------------------------------------------------------------------
  slack (MET)                                                     3367.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_48153"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_48366"></A>  Startpoint: i_i2c_ic_data_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_data_in_a (in)                                10.57    2410.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_51932">...</A>
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)    42.63  2453.20 r
  data arrival time                                               2453.20

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -179.75    5820.25
  data required time                                              5820.25
  --------------------------------------------------------------------------
  data required time                                              5820.25
  data arrival time                                              -2453.20
  --------------------------------------------------------------------------
  slack (MET)                                                     3367.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_50151"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_50393"></A>  Startpoint: i_ssi_rxd (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_sclkgen_sclk_out_reg
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                34000.00   34000.00 f
  i_ssi_rxd (in)                                         33.08   34033.08 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_53358">...</A>
  i_ssi_U_sclkgen_sclk_out_reg/ip (drp_1)               849.29   34882.37 f
  data arrival time                                              34882.37

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  i_ssi_U_sclkgen_sclk_out_reg/ck (drp_1)                 0.00   40000.00 r
  library setup time                                   -181.19   39818.81
  data required time                                             39818.81
  --------------------------------------------------------------------------
  data required time                                             39818.81
  data arrival time                                              -34882.37
  --------------------------------------------------------------------------
  slack (MET)                                                     4936.44


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_52046"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_52254"></A>  Startpoint: i_ssi_ss_in_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                36000.00   36000.00 f
  i_ssi_ss_in_n (in)                                      9.57   36009.57 f
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ip (drp_1)     0.00 36009.57 f
  data arrival time                                              36009.57

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ck (drp_1)     0.00 40000.00 r
  library setup time                                   -182.72   39817.29
  data required time                                             39817.29
  --------------------------------------------------------------------------
  data required time                                             39817.29
  data arrival time                                              -36009.57
  --------------------------------------------------------------------------
  slack (MET)                                                     3807.71


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_53985"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_54195"></A>  Startpoint: i_ssi_ssi_rst_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_tx_load_en_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                16000.00   16000.00 r
  i_ssi_ssi_rst_n (in)                                 2508.25   18508.25 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_56594">...</A>
  i_ssi_U_mstfsm_tx_load_en_reg/s (drsp_1)              368.07   18876.33 f
  data arrival time                                              18876.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


RPT_INFO:Output Ports  
RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_55136"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_55365"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_57972">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1218.59    2429.92 f
  data arrival time                                               2429.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2429.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1770.08


<A NAME="interconnect_ip_56877"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_57972">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            2160.34    2865.52 f
  data arrival time                                               2865.52

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2865.52
  --------------------------------------------------------------------------
  slack (MET)                                                     1334.48


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_58506"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_58732"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_61066">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           556.12    1767.45 f
  data arrival time                                               1767.45

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1767.45
  --------------------------------------------------------------------------
  slack (MET)                                                     2432.55


<A NAME="interconnect_ip_60246"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_61066">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)          1278.57    1983.76 f
  data arrival time                                               1983.76

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1983.76
  --------------------------------------------------------------------------
  slack (MET)                                                     2216.24


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_61877"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_62105"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[30] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_63862">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)         557.53    1768.87 f
  data arrival time                                               1768.87

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1768.87
  --------------------------------------------------------------------------
  slack (MET)                                                     2431.13


<A NAME="interconnect_ip_63628"></A>  Startpoint: i_apb_U_DW_apb_ahbsif_paddr_reg_18_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_apb_U_DW_apb_ahbsif_paddr_reg_18_/ck (drp_1)          0.00       0.00 r
  i_apb_U_DW_apb_ahbsif_paddr_reg_18_/q (drp_1)         214.04     214.04 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_63862">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)        2577.50    2791.54 f
  data arrival time                                               2791.54

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2791.54
  --------------------------------------------------------------------------
  slack (MET)                                                     1408.46


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_65314"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_65547"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.41    1497.41 r
  ex_i_ahb_AHB_Slave_PID_haddr[12] (out)                  0.00    1497.41 r
  data arrival time                                               1497.41

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.41
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.59


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_67151"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_67384"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_68988"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_69212"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.48     311.48 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (out)                  0.00     311.48 f
  data arrival time                                                311.48

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.48
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.52


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_70832"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_71064"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_72667"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_72896"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_72364">...</A>
  ex_i_ahb_AHB_Slave_PID_hready (out)                  1218.59    2429.92 f
  data arrival time                                               2429.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2429.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1770.08


<A NAME="interconnect_ip_74402"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_72364">...</A>
  ex_i_ahb_AHB_Slave_PID_hready (out)                  2160.34    2865.52 f
  data arrival time                                               2865.52

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2865.52
  --------------------------------------------------------------------------
  slack (MET)                                                     1334.48


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_76025"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_76258"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_75453">...</A>
  ex_i_ahb_AHB_Slave_PID_hsel (out)                    1494.40    2956.00 r
  data arrival time                                               2956.00

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2956.00
  --------------------------------------------------------------------------
  slack (MET)                                                     1244.00


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_77863"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_78095"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_79698"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_79931"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1465.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2734.31


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_81535"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_81769"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_83374"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_83604"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1489.43
  --------------------------------------------------------------------------
  slack (MET)                                                     2710.57


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_85258"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_85490"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_87093"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_87322"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_83487">...</A>
  ex_i_ahb_AHB_Slave_PWM_hready (out)                  1218.59    2429.92 f
  data arrival time                                               2429.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2429.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1770.08


<A NAME="interconnect_ip_88828"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_83487">...</A>
  ex_i_ahb_AHB_Slave_PWM_hready (out)                  2160.34    2865.52 f
  data arrival time                                               2865.52

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2865.52
  --------------------------------------------------------------------------
  slack (MET)                                                     1334.48


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_90451"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_90684"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_Slave_PWM_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1465.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2734.31


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_92288"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_92522"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PWM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_94127"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_94357"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_Slave_PWM_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1489.43
  --------------------------------------------------------------------------
  slack (MET)                                                     2710.57


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_95958"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_96191"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_90115">...</A>
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                    1504.61    2966.21 r
  data arrival time                                               2966.21

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2966.21
  --------------------------------------------------------------------------
  slack (MET)                                                     1233.79


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_97796"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_98028"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_99631"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_99855"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.48     311.48 f
  ex_i_ahb_AHB_Slave_PWM_hmastlock (out)                  0.00     311.48 f
  data arrival time                                                311.48

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.48
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.52


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_101475"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_101708"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_103312"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_103545"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.41    1497.41 r
  ex_i_ahb_AHB_Slave_PWM_haddr[12] (out)                  0.00    1497.41 r
  data arrival time                                               1497.41

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.41
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.59


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_105202"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_105435"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.41    1497.41 r
  ex_i_ahb_AHB_Slave_RAM_haddr[12] (out)                  0.00    1497.41 r
  data arrival time                                               1497.41

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.41
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.59


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_107039"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_107272"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_108876"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_109100"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.48     311.48 f
  ex_i_ahb_AHB_Slave_RAM_hmastlock (out)                  0.00     311.48 f
  data arrival time                                                311.48

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.48
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.52


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_110720"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_110952"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_112555"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_112784"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_101862">...</A>
  ex_i_ahb_AHB_Slave_RAM_hready (out)                  1218.59    2429.92 f
  data arrival time                                               2429.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2429.92
  --------------------------------------------------------------------------
  slack (MET)                                                     1770.08


<A NAME="interconnect_ip_114290"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_1)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_1)                705.18     705.18 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_101862">...</A>
  ex_i_ahb_AHB_Slave_RAM_hready (out)                  2160.34    2865.52 f
  data arrival time                                               2865.52

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2865.52
  --------------------------------------------------------------------------
  slack (MET)                                                     1334.48


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_115913"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_116146"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[18] (in)           261.60    1461.60 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_104951">...</A>
  ex_i_ahb_AHB_Slave_RAM_hsel (out)                     904.26    2365.86 r
  data arrival time                                               2365.86

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2365.86
  --------------------------------------------------------------------------
  slack (MET)                                                     1834.14


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_117751"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_117983"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_119586"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_119819"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           265.69    1465.69 r
  ex_i_ahb_AHB_Slave_RAM_htrans[1] (out)                  0.00    1465.69 r
  data arrival time                                               1465.69

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1465.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2734.31


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_121423"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_121657"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_RAM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_123262"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_123492"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              289.43    1489.43 r
  ex_i_ahb_AHB_Slave_RAM_hwrite (out)                     0.00    1489.43 r
  data arrival time                                               1489.43

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1489.43
  --------------------------------------------------------------------------
  slack (MET)                                                     2710.57


RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_125136"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_125377"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_stop_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_stop_det_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_126994"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_127234"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_abrt_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_abrt_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_128848"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_129088"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_130702"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_130943"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_empty_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_empty_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_132560"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_132800"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_done_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_done_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_134414"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_134656"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_start_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_start_det_intr (out)                           0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_136276"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_136517"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_under_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_under_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_138134"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_138374"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_139988"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_140228"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_full_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_full_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_141842"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_142071"></A>  Startpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_txd (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_1)           0.00       0.00 r
  i_ssi_U_shift_U_tx_shifter_txd_reg/q (drp_1)          255.68     255.68 f
  i_ssi_txd (out)                                         0.00     255.68 f
  data arrival time                                                255.68

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -255.68
  --------------------------------------------------------------------------
  slack (MET)                                                     3744.32


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_143664"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_143887"></A>  Startpoint: i_ssi_U_sclkgen_sclk_out_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_sclk_out
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_sclkgen_sclk_out_reg/ck (drp_1)                 0.00       0.00 r
  i_ssi_U_sclkgen_sclk_out_reg/q (drp_1)                242.50     242.50 f
  i_ssi_sclk_out (out)                                    0.00     242.50 f
  data arrival time                                                242.50

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -242.50
  --------------------------------------------------------------------------
  slack (MET)                                                     3757.50


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_145497"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_145717"></A>  Startpoint: i_ssi_U_shift_ss_n_reg_0_
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ss_0_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_shift_ss_n_reg_0_/ck (drp_2)                    0.00       0.00 r
  i_ssi_U_shift_ss_n_reg_0_/q (drp_2)                   221.97     221.97 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_124780">...</A>
  i_ssi_ss_0_n (out)                                     75.41     297.38 r
  data arrival time                                                297.38

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -297.38
  --------------------------------------------------------------------------
  slack (MET)                                                     3702.62


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_147331"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_147564"></A>  Startpoint: i_ssi_U_intctl_irisr_mst_collision_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_mst_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_intctl_irisr_mst_collision_reg/ck (drp_1)       0.00       0.00 r
  i_ssi_U_intctl_irisr_mst_collision_reg/q (drp_1)      244.75     244.75 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_126117">...</A>
  i_ssi_ssi_mst_intr_n (out)                            126.30     371.06 r
  data arrival time                                                371.06

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -371.06
  --------------------------------------------------------------------------
  slack (MET)                                                      828.94


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_149178"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_149400"></A>  Startpoint: i_ssi_U_mstfsm_ssi_oe_n_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ssi_oe_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_mstfsm_ssi_oe_n_reg/ck (drsp_1)                 0.00       0.00 r
  i_ssi_U_mstfsm_ssi_oe_n_reg/q (drsp_1)                226.92     226.92 f
  i_ssi_ssi_oe_n (out)                                    0.00     226.92 f
  data arrival time                                                226.92

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -226.92
  --------------------------------------------------------------------------
  slack (MET)                                                     3773.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_151010"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_151234"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_4_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxf_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_4_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_4_/q (drsp_1)              234.62     234.62 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_128621">...</A>
  i_ssi_ssi_rxf_intr_n (out)                            104.31     338.94 r
  data arrival time                                                338.94

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -338.94
  --------------------------------------------------------------------------
  slack (MET)                                                      861.06


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_152848"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_153072"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_3_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_3_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_3_/q (drsp_1)              236.94     236.94 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_129949">...</A>
  i_ssi_ssi_rxo_intr_n (out)                            137.79     374.73 r
  data arrival time                                                374.73

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -374.73
  --------------------------------------------------------------------------
  slack (MET)                                                      825.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_154686"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_154910"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_2_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxu_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_2_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_2_/q (drsp_1)              236.94     236.94 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_131277">...</A>
  i_ssi_ssi_rxu_intr_n (out)                            120.52     357.46 r
  data arrival time                                                357.46

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -357.46
  --------------------------------------------------------------------------
  slack (MET)                                                      842.54


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_156524"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_156751"></A>  Startpoint: i_ssi_U_regfile_ssi_sleep_ir_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_sleep
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_ssi_sleep_ir_reg/ck (drp_1)             0.00       0.00 r
  i_ssi_U_regfile_ssi_sleep_ir_reg/q (drp_1)            224.51     224.51 f
  i_ssi_ssi_sleep (out)                                   0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -5400.00     600.00
  data required time                                               600.00
  --------------------------------------------------------------------------
  data required time                                               600.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                      375.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_158354"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_158578"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txe_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_0_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_0_/q (drsp_1)              236.94     236.94 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_133779">...</A>
  i_ssi_ssi_txe_intr_n (out)                            104.52     341.46 r
  data arrival time                                                341.46

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -341.46
  --------------------------------------------------------------------------
  slack (MET)                                                      858.54


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_160192"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_160416"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_1_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_1_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_1_/q (drsp_1)              234.68     234.68 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_135107">...</A>
  i_ssi_ssi_txo_intr_n (out)                            134.27     368.95 r
  data arrival time                                                368.95

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -368.95
  --------------------------------------------------------------------------
  slack (MET)                                                      831.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_162030"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_162266"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_s_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_s_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_163877"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_164211"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_164446"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_addr (out)                                  0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_166056"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_166297"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr_10bit
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_addr_10bit (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_167920"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_168155"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_data
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_data (out)                                  0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_169765"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_169998"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_hs
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_hs (out)                                    0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_171606"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_171847"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_master_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_master_act (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_173470"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_173714"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_mst_cstate[4]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_mst_cstate[4] (out)                         0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_175346"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_175582"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_p_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_p_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_177193"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_177426"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_rd
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_rd (out)                                    0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_179034"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_179273"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rd_req_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rd_req_intr (out)                              0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_180884"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_181124"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slave_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slave_act (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_182744"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_182988"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slv_cstate[3]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slv_cstate[3] (out)                         0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_184620"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_184862"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_wr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/q (drp_1)   308.89   308.89 f
  i_i2c_debug_wr (out)                                    0.00     308.89 f
  data arrival time                                                308.89

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -308.89
  --------------------------------------------------------------------------
  slack (MET)                                                     3891.11


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_186479"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_186720"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_activity_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_activity_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_188337"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_188573"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_clk_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/q (drp_1)   252.62     252.62 f
  i_i2c_ic_clk_oe (out)                                   0.00     252.62 f
  data arrival time                                                252.62

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -252.62
  --------------------------------------------------------------------------
  slack (MET)                                                     3947.38


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_190182"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_190424"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_current_src_en
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_current_src_en (out)                           0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_192050"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_192287"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_data_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/q (drp_1)   276.76    276.76 f
  i_i2c_ic_data_oe (out)                                  0.00     276.76 f
  data arrival time                                                276.76

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -276.76
  --------------------------------------------------------------------------
  slack (MET)                                                     3923.24


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_193897"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_194127"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_en
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/ck (drp_1)          0.00       0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/q (drp_1)         252.97     252.97 f
  i_i2c_ic_en (out)                                       0.00     252.97 f
  data arrival time                                                252.97

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -3600.00    2400.00
  data required time                                              2400.00
  --------------------------------------------------------------------------
  data required time                                              2400.00
  data arrival time                                               -252.97
  --------------------------------------------------------------------------
  slack (MET)                                                     2147.03


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_195726"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Mon Dec  7 01:11:14 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_195967"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_gen_call_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_gen_call_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
