// Seed: 3554542512
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1
);
  assign id_1 = id_0[1];
  type_0 id_2 (
      1 == id_1,
      id_3,
      id_3
  );
endmodule
