Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 18 08:39:58 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              96 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------+--------------------------------+------------------+----------------+
|         Clock Signal        |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------+--------------------------------+------------------+----------------+
|  clk_BUFG                   |                                  |                                |                1 |              2 |
|  counter_reg[31]_i_3__1_n_0 |                                  |                                |                3 |              6 |
|  clk_8ns_IBUF_BUFG          |                                  |                                |                5 |             17 |
|  counter_reg[31]_i_3__1_n_0 | pwm_dual1/counter[31]_i_1__0_n_0 |                                |                9 |             32 |
|  counter_reg[31]_i_3__1_n_0 | pwm_dual2/counter[31]_i_1__1_n_0 |                                |                9 |             32 |
|  counter_reg[31]_i_3__1_n_0 | pwm_dual0/counter[31]_i_1_n_0    |                                |               11 |             32 |
|  clk_BUFG                   | pwm_single0/counter[0]_i_2_n_0   | pwm_single0/counter[0]_i_1_n_0 |                8 |             32 |
+-----------------------------+----------------------------------+--------------------------------+------------------+----------------+


