INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matsg17/Desktop/ele112/fpga_accelerometer/fpga_accelerometer.sim/sim_1/impl/timing/tb_data_transition_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-311] analyzing module shiftlne
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-311] analyzing module glbl
