onerror {resume}
quietly virtual signal -install /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge { /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/s_axis_s2mm_cmd_tdata(65 downto 32)} addr
quietly virtual signal -install /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface { /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_cmd_tdata_o(63 downto 32)} addr
quietly virtual signal -install /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0 { /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_cmd_tdata(63 downto 32)} addr
quietly virtual signal -install /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0 { /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_mm2s_cmd_tdata(63 downto 32)} addr001
quietly virtual signal -install /wb_acq_core_tb/cmp1_data_checker { /wb_acq_core_tb/cmp1_data_checker/fifo_exp_dout(31 downto 0)} exp_addr
quietly virtual signal -install /wb_acq_core_tb/cmp1_data_checker { /wb_acq_core_tb/cmp1_data_checker/fifo_act_dout(31 downto 0)} act_addr
quietly virtual signal -install /wb_acq_core_tb/cmp0_data_checker { /wb_acq_core_tb/cmp0_data_checker/fifo_exp_dout(31 downto 0)} addr
quietly virtual signal -install /wb_acq_core_tb/cmp0_data_checker { /wb_acq_core_tb/cmp0_data_checker/fifo_act_dout(31 downto 0)} add
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider testbench
add wave -noupdate /wb_acq_core_tb/c_data_max
add wave -noupdate /wb_acq_core_tb/c_wait_acquisition_done
add wave -noupdate /wb_acq_core_tb/c_ddr3_acq1_addr_offset
add wave -noupdate /wb_acq_core_tb/c_ddr3_acq1_data_offset
add wave -noupdate /wb_acq_core_tb/SIMULATION
add wave -noupdate /wb_acq_core_tb/BANK_WIDTH
add wave -noupdate /wb_acq_core_tb/CK_WIDTH
add wave -noupdate /wb_acq_core_tb/COL_WIDTH
add wave -noupdate /wb_acq_core_tb/CS_WIDTH
add wave -noupdate /wb_acq_core_tb/nCS_PER_RANK
add wave -noupdate /wb_acq_core_tb/CKE_WIDTH
add wave -noupdate /wb_acq_core_tb/DATA_BUF_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_PER_DM
add wave -noupdate /wb_acq_core_tb/DM_WIDTH
add wave -noupdate /wb_acq_core_tb/DQ_WIDTH
add wave -noupdate /wb_acq_core_tb/DQS_WIDTH
add wave -noupdate /wb_acq_core_tb/DQS_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/DRAM_WIDTH
add wave -noupdate /wb_acq_core_tb/ECC
add wave -noupdate /wb_acq_core_tb/nBANK_MACHS
add wave -noupdate /wb_acq_core_tb/RANKS
add wave -noupdate /wb_acq_core_tb/ODT_WIDTH
add wave -noupdate /wb_acq_core_tb/ROW_WIDTH
add wave -noupdate /wb_acq_core_tb/ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/USE_CS_PORT
add wave -noupdate /wb_acq_core_tb/USE_DM_PORT
add wave -noupdate /wb_acq_core_tb/USE_ODT_PORT
add wave -noupdate /wb_acq_core_tb/AL
add wave -noupdate /wb_acq_core_tb/nAL
add wave -noupdate /wb_acq_core_tb/BURST_MODE
add wave -noupdate /wb_acq_core_tb/BURST_TYPE
add wave -noupdate /wb_acq_core_tb/CL
add wave -noupdate /wb_acq_core_tb/CWL
add wave -noupdate /wb_acq_core_tb/OUTPUT_DRV
add wave -noupdate /wb_acq_core_tb/RTT_NOM
add wave -noupdate /wb_acq_core_tb/RTT_WR
add wave -noupdate /wb_acq_core_tb/ADDR_CMD_MODE
add wave -noupdate /wb_acq_core_tb/REG_CTRL
add wave -noupdate /wb_acq_core_tb/CA_MIRROR
add wave -noupdate /wb_acq_core_tb/CLKIN_PERIOD
add wave -noupdate /wb_acq_core_tb/CLKFBOUT_MULT
add wave -noupdate /wb_acq_core_tb/DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT0_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT1_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT2_DIVIDE
add wave -noupdate /wb_acq_core_tb/CLKOUT3_DIVIDE
add wave -noupdate /wb_acq_core_tb/tCKE
add wave -noupdate /wb_acq_core_tb/tFAW
add wave -noupdate /wb_acq_core_tb/tRAS
add wave -noupdate /wb_acq_core_tb/tRCD
add wave -noupdate /wb_acq_core_tb/tREFI
add wave -noupdate /wb_acq_core_tb/tRFC
add wave -noupdate /wb_acq_core_tb/tRP
add wave -noupdate /wb_acq_core_tb/tRRD
add wave -noupdate /wb_acq_core_tb/tRTP
add wave -noupdate /wb_acq_core_tb/tWTR
add wave -noupdate /wb_acq_core_tb/tZQI
add wave -noupdate /wb_acq_core_tb/tZQCS
add wave -noupdate /wb_acq_core_tb/SIM_BYPASS_INIT_CAL
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B0
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B1
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B2
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B3
add wave -noupdate /wb_acq_core_tb/BYTE_LANES_B4
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B0
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B1
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B2
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B3
add wave -noupdate /wb_acq_core_tb/DATA_CTL_B4
add wave -noupdate /wb_acq_core_tb/PHY_0_BITLANES
add wave -noupdate /wb_acq_core_tb/PHY_1_BITLANES
add wave -noupdate /wb_acq_core_tb/PHY_2_BITLANES
add wave -noupdate /wb_acq_core_tb/CK_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/ADDR_MAP
add wave -noupdate /wb_acq_core_tb/BANK_MAP
add wave -noupdate /wb_acq_core_tb/CAS_MAP
add wave -noupdate /wb_acq_core_tb/CKE_ODT_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/CKE_MAP
add wave -noupdate /wb_acq_core_tb/ODT_MAP
add wave -noupdate /wb_acq_core_tb/CS_MAP
add wave -noupdate /wb_acq_core_tb/PARITY_MAP
add wave -noupdate /wb_acq_core_tb/RAS_MAP
add wave -noupdate /wb_acq_core_tb/WE_MAP
add wave -noupdate /wb_acq_core_tb/DQS_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/DATA0_MAP
add wave -noupdate /wb_acq_core_tb/DATA1_MAP
add wave -noupdate /wb_acq_core_tb/DATA2_MAP
add wave -noupdate /wb_acq_core_tb/DATA3_MAP
add wave -noupdate /wb_acq_core_tb/DATA4_MAP
add wave -noupdate /wb_acq_core_tb/DATA5_MAP
add wave -noupdate /wb_acq_core_tb/DATA6_MAP
add wave -noupdate /wb_acq_core_tb/DATA7_MAP
add wave -noupdate /wb_acq_core_tb/DATA8_MAP
add wave -noupdate /wb_acq_core_tb/DATA9_MAP
add wave -noupdate /wb_acq_core_tb/DATA10_MAP
add wave -noupdate /wb_acq_core_tb/DATA11_MAP
add wave -noupdate /wb_acq_core_tb/DATA12_MAP
add wave -noupdate /wb_acq_core_tb/DATA13_MAP
add wave -noupdate /wb_acq_core_tb/DATA14_MAP
add wave -noupdate /wb_acq_core_tb/DATA15_MAP
add wave -noupdate /wb_acq_core_tb/DATA16_MAP
add wave -noupdate /wb_acq_core_tb/DATA17_MAP
add wave -noupdate /wb_acq_core_tb/MASK0_MAP
add wave -noupdate /wb_acq_core_tb/MASK1_MAP
add wave -noupdate /wb_acq_core_tb/SLOT_0_CONFIG
add wave -noupdate /wb_acq_core_tb/SLOT_1_CONFIG
add wave -noupdate /wb_acq_core_tb/MEM_ADDR_ORDER
add wave -noupdate /wb_acq_core_tb/IODELAY_HP_MODE
add wave -noupdate /wb_acq_core_tb/IBUF_LPWR_MODE
add wave -noupdate /wb_acq_core_tb/DATA_IO_IDLE_PWRDWN
add wave -noupdate /wb_acq_core_tb/DATA_IO_PRIM_TYPE
add wave -noupdate /wb_acq_core_tb/USER_REFRESH
add wave -noupdate /wb_acq_core_tb/WRLVL
add wave -noupdate /wb_acq_core_tb/ORDERING
add wave -noupdate /wb_acq_core_tb/CALIB_ROW_ADD
add wave -noupdate /wb_acq_core_tb/CALIB_COL_ADD
add wave -noupdate /wb_acq_core_tb/CALIB_BA_ADD
add wave -noupdate /wb_acq_core_tb/TCQ
add wave -noupdate /wb_acq_core_tb/IODELAY_GRP
add wave -noupdate /wb_acq_core_tb/SYSCLK_TYPE
add wave -noupdate /wb_acq_core_tb/REFCLK_TYPE
add wave -noupdate /wb_acq_core_tb/RST_ACT_LOW
add wave -noupdate /wb_acq_core_tb/CAL_WIDTH
add wave -noupdate /wb_acq_core_tb/STARVE_LIMIT
add wave -noupdate /wb_acq_core_tb/REFCLK_FREQ
add wave -noupdate /wb_acq_core_tb/tCK
add wave -noupdate /wb_acq_core_tb/nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/UI_EXTRA_CLOCKS
add wave -noupdate /wb_acq_core_tb/C_S_AXI_ID_WIDTH
add wave -noupdate /wb_acq_core_tb/C_S_AXI_MEM_SIZE
add wave -noupdate /wb_acq_core_tb/C_S_AXI_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/C_S_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/C_MC_nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/C_S_AXI_SUPPORTS_NARROW_BURST
add wave -noupdate /wb_acq_core_tb/C_RD_WR_ARB_ALGORITHM
add wave -noupdate /wb_acq_core_tb/C_S_AXI_REG_EN0
add wave -noupdate /wb_acq_core_tb/C_S_AXI_REG_EN1
add wave -noupdate /wb_acq_core_tb/C_S_AXI_CTRL_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/C_S_AXI_CTRL_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/C_S_AXI_BASEADDR
add wave -noupdate /wb_acq_core_tb/C_ECC_ONOFF_RESET_VALUE
add wave -noupdate /wb_acq_core_tb/C_ECC_CE_COUNTER_WIDTH
add wave -noupdate /wb_acq_core_tb/DEBUG_PORT
add wave -noupdate /wb_acq_core_tb/DRAM_TYPE
add wave -noupdate /wb_acq_core_tb/TPROP_DQS
add wave -noupdate /wb_acq_core_tb/TPROP_DQS_RD
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_CTRL
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_DATA
add wave -noupdate /wb_acq_core_tb/TPROP_PCB_DATA_RD
add wave -noupdate /wb_acq_core_tb/MEMORY_WIDTH
add wave -noupdate /wb_acq_core_tb/NUM_COMP
add wave -noupdate /wb_acq_core_tb/REFCLK_PERIOD
add wave -noupdate /wb_acq_core_tb/RESET_PERIOD
add wave -noupdate /wb_acq_core_tb/SYSCLK_PERIOD
add wave -noupdate /wb_acq_core_tb/DRAM_DEVICE
add wave -noupdate /wb_acq_core_tb/DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/BURST_MODE_INTEGER
add wave -noupdate /wb_acq_core_tb/c_n_shots_width
add wave -noupdate /wb_acq_core_tb/c_n_pre_samples_width
add wave -noupdate /wb_acq_core_tb/c_n_post_samples_width
add wave -noupdate /wb_acq_core_tb/c_n_chan
add wave -noupdate /wb_acq_core_tb/c_n_width64
add wave -noupdate /wb_acq_core_tb/c_n_width128
add wave -noupdate /wb_acq_core_tb/c_acq_num_channels
add wave -noupdate /wb_acq_core_tb/ACQ_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/ACQ_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/DATA_CHECK_FIFO_SIZE
add wave -noupdate /wb_acq_core_tb/ACQ_FIFO_SIZE
add wave -noupdate /wb_acq_core_tb/DDR3_PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/DDR3_ADDR_INC
add wave -noupdate /wb_acq_core_tb/data_test_low
add wave -noupdate /wb_acq_core_tb/data_test_low_0
add wave -noupdate /wb_acq_core_tb/data_test_high
add wave -noupdate /wb_acq_core_tb/data_test_dvalid
add wave -noupdate /wb_acq_core_tb/data_test_dvalid_t
add wave -noupdate /wb_acq_core_tb/data_test_trig
add wave -noupdate /wb_acq_core_tb/data_trig
add wave -noupdate /wb_acq_core_tb/data_ext_stall_threshold
add wave -noupdate /wb_acq_core_tb/data_ext_rdy_threshold
add wave -noupdate /wb_acq_core_tb/data_valid_threshold
add wave -noupdate /wb_acq_core_tb/data_gen_start
add wave -noupdate /wb_acq_core_tb/stop_on_error
add wave -noupdate /wb_acq_core_tb/test_in_progress
add wave -noupdate /wb_acq_core_tb/test_in_progress_d0
add wave -noupdate /wb_acq_core_tb/test_in_progress_d1
add wave -noupdate /wb_acq_core_tb/test_in_progress_p
add wave -noupdate /wb_acq_core_tb/test_id
add wave -noupdate /wb_acq_core_tb/n_shots
add wave -noupdate /wb_acq_core_tb/pre_trig_samples
add wave -noupdate /wb_acq_core_tb/post_trig_samples
add wave -noupdate /wb_acq_core_tb/hw_trig_sel
add wave -noupdate /wb_acq_core_tb/hw_trig_en
add wave -noupdate /wb_acq_core_tb/hw_trig_dly
add wave -noupdate /wb_acq_core_tb/hw_int_trig_thres
add wave -noupdate /wb_acq_core_tb/hw_int_trig_thres_filt
add wave -noupdate /wb_acq_core_tb/sw_trig_en
add wave -noupdate /wb_acq_core_tb/ddr3_start_addr
add wave -noupdate /wb_acq_core_tb/ddr3_end_addr
add wave -noupdate /wb_acq_core_tb/acq_chan
add wave -noupdate /wb_acq_core_tb/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/skip_trig
add wave -noupdate /wb_acq_core_tb/wait_finish
add wave -noupdate /wb_acq_core_tb/data_valid_prob
add wave -noupdate /wb_acq_core_tb/min_wait_gnt
add wave -noupdate /wb_acq_core_tb/max_wait_gnt
add wave -noupdate /wb_acq_core_tb/min_wait_gnt_l
add wave -noupdate /wb_acq_core_tb/max_wait_gnt_l
add wave -noupdate /wb_acq_core_tb/min_wait_trig
add wave -noupdate /wb_acq_core_tb/max_wait_trig
add wave -noupdate /wb_acq_core_tb/min_wait_trig_l
add wave -noupdate /wb_acq_core_tb/max_wait_trig_l
add wave -noupdate /wb_acq_core_tb/acq_core_fsm_ctl_reg
add wave -noupdate /wb_acq_core_tb/acq_core_fsm_sta_reg
add wave -noupdate /wb_acq_core_tb/ddr3_reset_n
add wave -noupdate /wb_acq_core_tb/ddr3_dq_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_p_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_addr_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ba_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ras_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cas_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_we_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cke_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ck_p_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_ck_n_fpga
add wave -noupdate /wb_acq_core_tb/init_calib_complete
add wave -noupdate /wb_acq_core_tb/tg_compare_error
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_dm_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_odt_fpga
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_dm_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_odt_sdram_tmp
add wave -noupdate /wb_acq_core_tb/ddr3_dq_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_addr_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ba_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ras_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cas_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_we_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cs_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_odt_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_cke_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dm_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_p_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_dqs_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ck_p_sdram
add wave -noupdate /wb_acq_core_tb/ddr3_ck_n_sdram
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awaddr
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awlen
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awsize
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awburst
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awlock
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awcache
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awprot
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awqos
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awvalid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_awready
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_wdata
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_wstrb
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_wlast
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_wvalid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_wready
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_bready
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_bid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_bresp
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_bvalid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_araddr
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arlen
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arsize
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arburst
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arlock
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arcache
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arprot
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arqos
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arvalid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_arready
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_rready
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_rid
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_rdata
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_rresp
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_rlast
add wave -noupdate /wb_acq_core_tb/ddr_aximm_ma_rvalid
add wave -noupdate /wb_acq_core_tb/ddr_sys_clk_i
add wave -noupdate /wb_acq_core_tb/clk_ref_i
add wave -noupdate /wb_acq_core_tb/ext0_dout
add wave -noupdate /wb_acq_core_tb/ext0_addr
add wave -noupdate /wb_acq_core_tb/ext0_valid
add wave -noupdate /wb_acq_core_tb/ext0_sof
add wave -noupdate /wb_acq_core_tb/ext0_eof
add wave -noupdate /wb_acq_core_tb/ext0_dout_conv
add wave -noupdate /wb_acq_core_tb/ext0_addr_conv
add wave -noupdate /wb_acq_core_tb/ext0_valid_conv
add wave -noupdate /wb_acq_core_tb/ext1_dout
add wave -noupdate /wb_acq_core_tb/ext1_addr
add wave -noupdate /wb_acq_core_tb/ext1_valid
add wave -noupdate /wb_acq_core_tb/ext1_sof
add wave -noupdate /wb_acq_core_tb/ext1_eof
add wave -noupdate /wb_acq_core_tb/ext1_dout_conv
add wave -noupdate /wb_acq_core_tb/ext1_addr_conv
add wave -noupdate /wb_acq_core_tb/ext1_valid_conv
add wave -noupdate /wb_acq_core_tb/ext_dout_conv_rb
add wave -noupdate /wb_acq_core_tb/ext_addr_conv_rb
add wave -noupdate /wb_acq_core_tb/ext_valid_conv
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_data
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_addr
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_valid
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_start_p
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_rdy
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_start_counter
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb0_in_progress
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_data
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_addr
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_valid
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_start_p
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_rdy
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_start_pulse_gen
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_in_progress
add wave -noupdate /wb_acq_core_tb/dbg_ddr_rb1_start_counter
add wave -noupdate /wb_acq_core_tb/chk0_data_err
add wave -noupdate /wb_acq_core_tb/chk0_data_err_cnt
add wave -noupdate /wb_acq_core_tb/chk0_addr_err
add wave -noupdate /wb_acq_core_tb/chk0_addr_err_cnt
add wave -noupdate /wb_acq_core_tb/chk0_end
add wave -noupdate /wb_acq_core_tb/chk0_pass
add wave -noupdate /wb_acq_core_tb/chk1_data_err
add wave -noupdate /wb_acq_core_tb/chk1_data_err_cnt
add wave -noupdate /wb_acq_core_tb/chk1_addr_err
add wave -noupdate /wb_acq_core_tb/chk1_addr_err_cnt
add wave -noupdate /wb_acq_core_tb/chk1_end
add wave -noupdate /wb_acq_core_tb/chk1_pass
add wave -noupdate /wb_acq_core_tb/sys_clk
add wave -noupdate /wb_acq_core_tb/sys_rstn
add wave -noupdate /wb_acq_core_tb/sys_rst
add wave -noupdate /wb_acq_core_tb/adc_clk
add wave -noupdate /wb_acq_core_tb/adc_rstn
add wave -noupdate /wb_acq_core_tb/clk_200mhz
add wave -noupdate /wb_acq_core_tb/clk200mhz_rstn
add wave -noupdate /wb_acq_core_tb/ddr3_sys_clk
add wave -noupdate /wb_acq_core_tb/ddr3_sys_rstn
add wave -noupdate /wb_acq_core_tb/ddr3_sys_rst
add wave -noupdate /wb_acq_core_tb/clk_ref
add wave -noupdate /wb_acq_core_tb/sda
add wave -noupdate /wb_acq_core_tb/scl
add wave -noupdate /wb_acq_core_tb/ui_clk
add wave -noupdate /wb_acq_core_tb/ui_clk_sync_rst_n
add wave -noupdate /wb_acq_core_tb/ext1_dreq
add wave -noupdate /wb_acq_core_tb/ext0_dreq
add wave -noupdate /wb_acq_core_tb/ext1_stall
add wave -noupdate /wb_acq_core_tb/ext0_stall
add wave -noupdate /wb_acq_core_tb/ui_clk_sync_rst
add wave -noupdate /wb_acq_core_tb/ui_phy_init_done
add wave -noupdate /wb_acq_core_tb/sys_rst_n
add wave -noupdate -divider wb_acq_core
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/fs_clk_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/fs_ce_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/fs_rst_n_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/sys_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/sys_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_adr_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_dat_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_sel_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_we_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_cyc_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_stb_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_val_low_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_val_high_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_dvalid_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_trig_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_start_p_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bresp_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rdata_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rresp_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rlast_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_rst_n_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_cmd_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_cmd_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_sts_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_sts_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_mm2s_r_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_mm2s_r_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_pld_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_pld_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_cmd_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_cmd_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_sts_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_sts_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_s2mm_w_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_s2mm_w_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_pld_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_pld_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_dat_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_ack_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_err_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_rty_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_stall_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dpram_dout_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dpram_valid_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_dout_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_valid_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_addr_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_sof_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_eof_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_dreq_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_stall_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_rdy_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_data_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_addr_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_valid_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awaddr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awlen_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awsize_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awburst_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awlock_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awcache_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awprot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awqos_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wdata_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wstrb_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wlast_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bready_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_araddr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arlen_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arsize_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arburst_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arlock_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arcache_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arprot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arqos_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rready_o
add wave -noupdate -divider acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_hw_trig_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_hw_trig_pol_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_hw_trig_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_sw_trig_t_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_sw_trig_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_trig_dly_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_int_trig_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_int_trig_thres_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/cfg_int_trig_thres_filt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/dtrig_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/dtrig_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/dtrig_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/dtrig_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_data_sel_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_data_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_atoms
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_sel_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_data_pipe
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_pipe
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_sel_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/int_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/int_trig_over_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/int_trig_over_thres_filt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/int_trig_over_thres_filt_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/int_trig_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/int_trig_data_se
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/hw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/hw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/sw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/sw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/sw_trig_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/trig_delay
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/trig_delay_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/trig_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/trig_align
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_o
add wave -noupdate -divider acq_trigger_1
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/g_data_in_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_hw_trig_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_hw_trig_pol_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_hw_trig_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_sw_trig_t_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_sw_trig_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_trig_dly_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_int_trig_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_int_trig_thres_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/cfg_int_trig_thres_filt_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/dtrig_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/dtrig_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_dtrig_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/dtrig_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/dtrig_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_data_sel_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_data_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_atoms
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_sel_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_data_pipe
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_pipe
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_sel_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/int_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/int_trig_over_thres
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/int_trig_over_thres_filt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/int_trig_over_thres_filt_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/int_trig_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/int_trig_data_se
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/hw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/hw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/sw_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/sw_trig_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/sw_trig_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/trig_delay
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/trig_delay_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/trig_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/trig_align
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_narrowest_atom_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_widest_atom_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_narrowest_num_atoms
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_widest_num_atoms
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_int_data_hysteresis_depth
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_pipe_depth
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_trig_det_delay
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_num_atoms_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/c_atom_width_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_data_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/cmp_acq_trig/acq_trig_o
add wave -noupdate -divider acq_fsm
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_now_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/pre_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/post_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_extend_fs_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_n_extend_fs_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_rst_n_fs_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_rst_n_ext_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_state
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_start
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_stop_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_end
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_end_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_in_pre_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_in_wait_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_in_post_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_req_rst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/samples_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/pre_trig_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/pre_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/wait_trig_skip_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/wait_trig_skip_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/post_trig_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/post_trig_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/samples_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/shots_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/shots_decr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/single_shot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_acq_pre_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_acq_pos_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_acq_full_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/samples_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_end_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_single_shot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_in_pre_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_in_wait_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_in_post_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_pre_trig_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_wait_trig_skip_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_post_trig_done_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_req_rst_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_state_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_rstn_fs_sync_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_fsm_rstn_ext_sync_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_acq_pre_pkt_size_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_acq_pos_pkt_size_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_acq_full_pkt_size_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_shots_nb_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/lmt_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/shots_decr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/acq_trig_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/multishot_buffer_sel_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fsm/samples_wr_en_o
add wave -noupdate -divider multishot_dpram
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/data_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/wr_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/addr_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/buffer_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/acq_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/pre_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/post_trig_samples_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/acq_pre_trig_done_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/acq_wait_trig_skip_done_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/acq_post_trig_done_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_addra_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_addra_trig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_addra_post_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_addrb_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid_t1
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_trigger
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_data_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram0_dina
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram0_addra
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram0_wea
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram0_addrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram0_doutb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram1_dina
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram1_addra
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram1_wea
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram1_addrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram1_doutb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_dout_retag
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid_retag
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_multishot_dpram/dpram_valid_o
add wave -noupdate -divider fc_fifo
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fs_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fs_ce_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fs_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dpram_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dpram_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_data_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_trig_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_dvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pt_wr_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/req_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/passthrough_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/buffer_sel_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pre_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pos_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_full_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_trigger
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_data_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dpram_wr_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_mux_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_mux_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_fifo_idx_max
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_wr_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_count
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_id_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_and
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_trigger_or
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_pkt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_fwft
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/ext_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_src_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_src_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_src_addr_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_sof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_eof
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fc_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/req_rst_trans_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/rst_trans_fs_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/rst_trans_ext_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/rst_trans_ext_sync_d
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/pl_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/acq_cnt_rst_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_in_valid_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_in_valid_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_pkt_sent_ct_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/acq_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pre_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pre_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pre_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pre_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pos_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pos_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pos_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_pos_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_full_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_full_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_full_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_full_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_curr_chan_id_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/lmt_valid_ext
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/shots_sent_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/shots_sent_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_lvl
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_sync
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_we_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_wr_count_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_re_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_fc_rd_en_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_rd_empty_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_wr_full_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_fifo_fc_valid_fwft_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_source_pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_source_pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/dbg_shots_cnt_o
add wave -noupdate -divider acq_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/cnt_en_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/pkt_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/pkt_ct_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/pkt_ct_cnt_will_finish
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/shots_cnt_all
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/cnt_all_pkts_ct_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/cnt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/dbg_pkt_ct_cnt_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_acq_cnt/dbg_shots_cnt_o
add wave -noupdate -divider fc_source
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_data_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_rst_trans_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pre_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pos_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_full_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_first_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_last_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_stall_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_data_pending
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_trigger
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_data_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_read_next_pkt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_r
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pkt_sent
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pre_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_pos_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/lmt_full_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_we
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_din
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_marsh
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_rd_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pre_out_fifo_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_data_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_oob_out_int
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_in_pend_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_almost_full
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/output_pipe_almost_empty
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/pl_pkt_sent_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_dout_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/cmp_acq_fc_fifo/cmp_fc_source/fc_eof_o
add wave -noupdate -divider ddr3_axis_write
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_fc_pipe_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_ddr_header_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/g_max_burst_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_din_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_sof_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_eof_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/wr_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/wr_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/wr_end_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_cmd_tready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_pld_tready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size_aggd_byte_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pre_pkt_size_aggd_byte
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size_aggd_byte_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_pos_pkt_size_aggd_byte
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size_aggd_byte_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_full_pkt_size_aggd_byte
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_dout
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_valid_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_sof_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_eof_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_header_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_valid_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_sof_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_eof_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_stall_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_dreq_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_stall_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_dreq_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_ack
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_trigger_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fc_data_id_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/valid_trans_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/valid_trans_cmd_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/valid_trans_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/cnt_all_trans_done_cmd_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/cnt_all_trans_done_pld_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/cnt_all_pkts_ct_done_pld_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/cnt_all_trans_done_cmd_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/cnt_all_trans_done_pld_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/cnt_all_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/wr_init_addr_alig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/wr_end_addr_alig
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_dreq
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_stall
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_stall_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_dreq_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_stall_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_pkt_sent_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_dreq_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_stall_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_pkt_sent_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_rst_trans
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_pkt_thres_hit_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_pkt_thres_hit_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/dbg_cmd_pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/dbg_cmd_shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/dbg_pld_pkt_ct_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/dbg_pld_shots_cnt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_cmd_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/acq_cmd_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/pl_pld_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/acq_pld_cnt_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_addr_cnt_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_addr_init
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_addr_max
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_addr_first
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_new_shot_coming
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_addr_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_addr_in_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_axis_cmd_valid_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_sent_cnt_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_valid_in_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_trigger_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_trig_captured
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_data_id_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_header_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_trig_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_keep_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_data_keep_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_rdy_cmd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/ddr_rdy_pld
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_ddr_keep_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_bytes_per_word
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_bytes_per_word_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_addr_ddr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_addr_ddr_inc_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_ddr_payload_width_byte_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_pkt_size_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_addr_cnt_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_keep_low
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_keep_high
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_data_low
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_data_high
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_ddr_header_top_idx
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_ddr_header_bot_idx
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_fc_header_top_idx
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_fc_header_bot_idx
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/c_ddr_align_shift
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_dreq_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/fifo_fc_stall_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/lmt_ddr_trig_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_cmd_tdata_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_cmd_tvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_pld_tdata_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_pld_tkeep_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_pld_tlast_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/axis_s2mm_pld_tvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_axis_interface/cmp_acq_ddr3_iface/addr
add wave -noupdate -divider ddr3_axis_readback0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_ddr_trig_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_cmd_tready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tdata_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tkeep_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tlast_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_read_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_recv_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/valid_trans_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/valid_trans_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_recv_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_recv_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_req_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_req_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/issue_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_chan_curr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_ddr_trig_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_addr_ss
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_addr_ms
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_full_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/sample_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_cnt_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_cnt_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_cnt_in_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_read_en_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/valid_trans_out_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_full_addr_m
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_rdy_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_din_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_cmd_tdata_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_cmd_tvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(0)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tready_o
add wave -noupdate -divider ddr3_axis_readback1
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/g_max_burst_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_dreq_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_stall_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_start_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_init_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_ddr_trig_addr_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_rst_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_curr_chan_id_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_cmd_tready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tdata_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tkeep_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tlast_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_read_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_read_en_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_recv_en
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/valid_trans_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/valid_trans_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/valid_trans_out_axis
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_recv_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_recv_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_req_trans_done_p
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/cnt_all_req_trans_done_l
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/issue_rb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pos_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_alig_s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_size_aggd
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_valid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_curr_chan_id
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_chan_curr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/rb_ddr_trig_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_addr_ss
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_full_pkt_addr_ms
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_pkt_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_full_addr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_pre_full_addr_m
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/sample_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_data_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_inc
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_cnt_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_cnt_in
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_cnt_in_d0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_addr_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_valid_out
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/ddr_rdy_t
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_max_ddr_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_max_ddr_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_acq_chan_slice
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_ddr_fc_payload_ratio_log2
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/c_bytes_per_word
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_din_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_valid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_addr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_sof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/fifo_fc_eof_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/lmt_all_trans_done_p_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_cmd_tdata_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_cmd_tvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_acq_core(1)/cmp_wb_acq_core/gen_ddr3_readback/gen_ddr3_readback_axis_interface/cmp_acq_ddr3_read/axis_mm2s_pld_tready_o
add wave -noupdate -divider wb_acq_core_mux0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_interface_mode
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_address_granularity
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_acq_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_acq_num_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_acq_channels
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_ddr_payload_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_ddr_dq_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_ddr_addr_width
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_multishot_ram_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_fifo_fc_size
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_sim_readback
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/g_acq_num_cores
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/fs_clk_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/fs_ce_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/fs_rst_n_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/sys_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/sys_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_clk_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_adr_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_dat_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_sel_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_we_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_cyc_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_stb_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_val_low_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_val_high_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_dvalid_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/acq_trig_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_start_p_array_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bresp_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arready_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rdata_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rresp_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rlast_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rvalid_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_rst_n_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_cmd_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_cmd_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_sts_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_sts_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_mm2s_r_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_mm2s_r_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_pld_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_mm2s_pld_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_cmd_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_cmd_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_sts_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_sts_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_s2mm_w_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axi_s2mm_w_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_pld_mo_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_pld_mi_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/axis_s2mm_ready_d_array
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/c_num_max_acq_cores
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_dat_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_ack_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_err_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_rty_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/wb_stall_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dpram_dout_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dpram_valid_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_dout_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_valid_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_addr_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_sof_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_eof_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_dreq_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ext_stall_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_rdy_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_data_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_addr_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/dbg_ddr_rb_valid_array_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awaddr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awlen_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awsize_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awburst_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awlock_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awcache_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awprot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awqos_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_awvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wdata_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wstrb_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wlast_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_wvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_bready_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_araddr_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arlen_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arsize_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arburst_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arlock_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arcache_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arprot_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arqos_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_arvalid_o
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/ddr_aximm_ma_rready_o
add wave -noupdate -divider axis_datamover0
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_cmdsts_awclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_cmdsts_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_cmdsts_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_cmdsts_aresetn
add wave -noupdate -divider datamover0_s_axis_mm2s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_mm2s_cmd_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_mm2s_cmd_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_mm2s_cmd_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_sts_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_allow_addr_req
add wave -noupdate -divider datamover0_m_axis_mm2s
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_sts_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_sts_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_sts_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_sts_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_mm2s_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_halt_cmplt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_err
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_addr_req_posted
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_rd_xfer_cmplt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_dbg_sel
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_dbg_data
add wave -noupdate -divider datamover0_s_axis_s2mm
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_cmd_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_cmd_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_cmd_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s_axis_s2mm_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_wr_xfer_cmplt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_ld_nxt_len
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_wr_len
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_halt_cmplt
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_err
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_dbg_data
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_addr_req_posted
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/s2mm_dbg_sel
add wave -noupdate -divider datamover0_m_axis_s2mm
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_sts_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_sts_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_sts_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_sts_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axis_s2mm_sts_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/mm2s_halt
add wave -noupdate -divider AXI
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_rdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_rresp
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_rlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_rvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_araddr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arlen
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arsize
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arburst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arprot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arcache
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_aruser
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_arvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_mm2s_rready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awaddr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awlen
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awsize
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awburst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awprot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awcache
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awuser
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_awready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_wready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_bresp
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_bvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_wdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_wstrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_wlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_wvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(0)/cmp_axi_s2mm_bridge/U0/m_axi_s2mm_bready
add wave -noupdate -divider axi_datamover_1
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_cmdsts_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_cmdsts_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_mm2s_cmd_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_mm2s_cmd_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_sts_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_rdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_rresp
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_rlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_rvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_cmdsts_awclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_cmdsts_aresetn
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_cmd_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_cmd_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_cmd_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_sts_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_wready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_bresp
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_bvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_s2mm_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/mm2s_err
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s_axis_mm2s_cmd_tready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_sts_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_sts_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_sts_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_sts_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_araddr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arlen
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arsize
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arburst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arprot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arcache
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_aruser
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_arvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_mm2s_rready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_mm2s_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/s2mm_err
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_sts_tvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_sts_tdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_sts_tkeep
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axis_s2mm_sts_tlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awaddr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awlen
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awsize
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awburst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awprot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awcache
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awuser
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_awvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_wdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_wstrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_wlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_wvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/gen_axis_data_mover(1)/cmp_axi_s2mm_bridge/m_axi_s2mm_bready
add wave -noupdate -divider axi_iconnect_bpm
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/INTERCONNECT_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/INTERCONNECT_ARESETN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_FAMILY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_NUM_SLAVE_PORTS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_THREAD_ID_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_THREAD_ID_PORT_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_AXI_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_SYNCHRONIZER_STAGE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_INTERCONNECT_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_READ_WRITE_SUPPORT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_WRITE_ISSUING
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_READ_ISSUING
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S00_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S01_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S02_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S03_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S04_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S05_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S06_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S07_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S08_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S09_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S10_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S11_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S12_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S13_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S14_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_S15_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/C_M00_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_OR_DATA_WIDTHS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_AXI_DATA_MAX_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_BASE_ADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_HIGH_ADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_BASE_ID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_AXI_ID_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_THREAD_ID_WIDTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/K
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_IS_ACLK_ASYNC
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_ACLK_RATIO
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_SUPPORTS_WRITE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_SUPPORTS_READ
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_WRITE_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_READ_ACCEPTANCE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_WRITE_ISSUING
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_READ_ISSUING
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_ARB_PRIORITY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_WRITE_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_READ_FIFO_DEPTH
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_WRITE_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_READ_FIFO_DELAY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_S_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/P_M_AXI_REGISTER
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_areset_out_n
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_aclk
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awaddr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awlen
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awsize
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awburst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awlock
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awcache
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awprot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awqos
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_awready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_wdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_wstrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_wlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_wvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_wready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_bid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_bresp
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_bvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_bready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_araddr
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arlen
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arsize
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arburst
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arlock
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arcache
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arprot
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arqos
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_arready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_rid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_rdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_rresp
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_rlast
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_rvalid
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/s_axi_rready
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/m_axi_awlock_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/m_axi_arlock_i
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/m_axi_wdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/m_axi_rdata
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/m_axi_wstrb
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S00_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S01_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S02_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S03_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S04_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S05_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S06_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S07_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S08_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S09_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S10_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S11_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S12_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S13_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S14_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_BID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_RID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/S15_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/dut/cmp_wb_acq_core_mux/cmp_axi_interconnect_bpm/inst/M00_AXI_RREADY
add wave -noupdate -divider axi_iconnect_pcie_ddr
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/INTERCONNECT_ACLK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/INTERCONNECT_ARESETN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_RREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ACLK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_BID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_RID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_BID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_RID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S00_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_AWREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_WREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_BID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_BRESP
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_BVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_ARREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_RID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_RDATA
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_RRESP
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_RLAST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/S01_AXI_RVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARESET_OUT_N
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWADDR
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWLEN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWSIZE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWBURST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWLOCK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWCACHE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWPROT
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWQOS
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_AWVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_WDATA
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_WSTRB
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_WLAST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_WVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_BREADY
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARADDR
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARLEN
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARSIZE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARBURST
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARLOCK
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARCACHE
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARPROT
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARQOS
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_ARVALID
add wave -noupdate /wb_acq_core_tb/axi_interconnect_ddr_pcie/u_axi_interconnect/M00_AXI_RREADY
add wave -noupdate -divider data_checker0
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_data_width
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_addr_width
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_addr_inc
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/g_fifo_size
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/ext_clk_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/exp_din_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/exp_valid_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/exp_addr_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/act_din_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/act_valid_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/act_addr_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_checker_fsm_state
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_din
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_we
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_dout
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_rd
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_empty
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_full
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_exp_valid
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_din
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_we
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_dout
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_rd
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_empty
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_full
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/fifo_act_valid
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_valid
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/lmt_valid
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_chk_en
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_chk_done_p
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_chk_done_l
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_match
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/data_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_pass_p
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_pass_l
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_addr_lsb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_addr_msb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_data_lsb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_data_msb
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/c_addr_inc
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_data_err_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_addr_err_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_data_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_addr_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_end_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/chk_pass_o
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/addr
add wave -noupdate /wb_acq_core_tb/cmp0_data_checker/add
add wave -noupdate -divider data_checker_1
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_data_width
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_addr_width
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_addr_inc
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/g_fifo_size
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/ext_clk_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/ext_rst_n_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_din_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_valid_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_addr_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_din_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_valid_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_addr_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_pkt_size_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_shots_nb_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_valid_i
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_checker_fsm_state
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_din
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_we
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_dout
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_rd
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_empty
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_full
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_exp_valid
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_din
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_we
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_dout
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_rd
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_empty
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_full
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/fifo_act_valid
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_valid
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_pkt_size
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_shots_nb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/lmt_valid
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_chk_en
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_chk_done_p
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_chk_done_l
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_match
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/data_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/addr_cmp_err
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/addr_cmp_err_r
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/addr_cmp_err_cnt
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_pass_p
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_pass_l
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_addr_lsb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_addr_msb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_data_lsb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_data_msb
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/c_addr_inc
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_data_err_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_addr_err_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_data_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_addr_err_cnt_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_end_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/chk_pass_o
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/exp_addr
add wave -noupdate /wb_acq_core_tb/cmp1_data_checker/act_addr
add wave -noupdate -divider ddr_core
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/sys_clk_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/aresetn
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_sr_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_ref_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_zq_req
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awaddr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awlen
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awsize
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awburst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awlock
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awcache
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awprot
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awqos
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_wdata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_wstrb
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_wlast
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_wvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_bready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_araddr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arlen
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arsize
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arburst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arlock
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arcache
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arprot
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arqos
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_rready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/sys_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_dq
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_dqs_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_dqs_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BANK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/COL_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CS_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/nCS_PER_RANK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CKE_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_BUF_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DQ_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DQ_PER_DM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DM_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DQ_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DQS_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DQS_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DRAM_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ECC
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ECC_TEST
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PAYLOAD_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MEM_ADDR_ORDER
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/nBANK_MACHS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/RANKS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ODT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ROW_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/USE_CS_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/USE_DM_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/USE_ODT_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/IS_CLK_SHARED
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PHY_CONTROL_MASTER_BANK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MEM_DENSITY
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MEM_SPEEDGRADE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MEM_DEVICE_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/AL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/nAL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BURST_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BURST_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CWL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/OUTPUT_DRV
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/RTT_NOM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/RTT_WR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ADDR_CMD_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/REG_CTRL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CA_MIRROR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/VDD_OP_VOLT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKIN_PERIOD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKFBOUT_MULT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKOUT0_PHASE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKOUT0_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKOUT1_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKOUT2_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CLKOUT3_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MMCM_VCO
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MMCM_MULT_F
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MMCM_DIVCLK_DIVIDE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tCKE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tFAW
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tPRDI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tRAS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tRCD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tREFI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tRFC
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tRP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tRRD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tRTP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tWTR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tZQI
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tZQCS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/SIM_BYPASS_INIT_CAL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/SIMULATION
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BYTE_LANES_B0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BYTE_LANES_B1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BYTE_LANES_B2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BYTE_LANES_B3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BYTE_LANES_B4
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_CTL_B0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_CTL_B1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_CTL_B2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_CTL_B3
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_CTL_B4
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PHY_0_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PHY_1_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PHY_2_BITLANES
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CK_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ADDR_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BANK_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CAS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CKE_ODT_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CKE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ODT_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PARITY_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/RAS_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/WE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DQS_BYTE_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA0_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA1_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA2_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA3_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA4_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA5_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA6_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA7_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA8_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA9_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA10_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA11_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA12_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA13_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA14_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA15_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA16_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA17_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MASK0_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MASK1_MAP
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/SLOT_0_CONFIG
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/SLOT_1_CONFIG
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/IBUF_LPWR_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_IO_IDLE_PWRDWN
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BANK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_IO_PRIM_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CKE_ODT_AUX
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/USER_REFRESH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/WRLVL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ORDERING
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CALIB_ROW_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CALIB_COL_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CALIB_BA_ADD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/TCQ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/IDELAY_ADJ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/FINE_PER_BIT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CENTER_COMP_MODE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/PI_VAL_ADJ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/IODELAY_GRP0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/IODELAY_GRP1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/SYSCLK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/REFCLK_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/SYS_RST_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/FPGA_SPEED_GRADE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CMD_PIPE_PLUS1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DRAM_TYPE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/CAL_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/STARVE_LIMIT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/REF_CLK_MMCM_IODELAY_CTRL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/REFCLK_FREQ
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DIFF_TERM_REFCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tCK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DIFF_TERM_SYSCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/UI_EXTRA_CLOCKS
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_ID_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_MEM_SIZE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_MC_nCK_PER_CLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_SUPPORTS_NARROW_BURST
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_RD_WR_ARB_ALGORITHM
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_REG_EN0
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_REG_EN1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_CTRL_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_CTRL_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_S_AXI_BASEADDR
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_ECC_ONOFF_RESET_VALUE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/C_ECC_CE_COUNTER_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DEBUG_PORT
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/TEMP_MON_CONTROL
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/RST_ACT_LOW
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/BM_CNT_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/RANK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ECC_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/DATA_BUF_OFFSET_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/MC_ERR_ADDR_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/APP_DATA_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/APP_MASK_WIDTH
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/TEMP_MON_EN
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/tTEMPSAMPLE
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/XADC_CLK_PERIOD
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/TAPSPERKCLK
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/bank_mach_next
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/clk_ref
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/iodelay_ctrl_rdy
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/clk_ref_in
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/sys_rst_o
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/freq_refclk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/mem_refclk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/pll_lock
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/sync_pulse
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/mmcm_ps_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/poc_sample_pd
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/psen
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/psincdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/psdone
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/iddr_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ref_dll_lock
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/rst_phaser_ref
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/pll_locked
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_ecc_multiple_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_parity
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_awvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_awready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_awaddr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_wvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_wready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_wdata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_bvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_bready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_bresp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_arvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_arready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_araddr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_rvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_rready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_rdata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_ctrl_rresp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/interrupt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/sys_clk_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/sys_clk_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/mmcm_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/clk_ref_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/clk_ref_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/clk_ref_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/device_temp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/device_temp_i
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_idel_down_all
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_idel_down_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_idel_up_all
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_idel_up_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_sel_all_idel_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_sel_idel_cpt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_sel_pi_incdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_byte_sel
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_f_inc
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_f_dec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_counter_read_val
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_po_counter_read_val
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_cpt_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_dq_idelay_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_calib_top
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_cpt_first_edge_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_cpt_second_edge_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rd_data_offset
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_phy_rdlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_phy_wrcal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_final_po_fine_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_final_po_coarse_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_phy_wrlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_phy_init
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_prbs_rdlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_dqs_found_cal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_phaselock_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_phaselocked_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_phaselock_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_dqsfound_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_dqsfound_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_dqsfound_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrcal_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrcal_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrcal_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_dqs_found_lanes_phy4lanes
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_pi_phase_locked_phy4lanes
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_oclkdelay_calib_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_oclkdelay_calib_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_phy_oclkdelay_cal
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_oclkdelay_rd_data
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rd_data_edge_detect
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rddata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rddata_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rdlvl_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rdlvl_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rdlvl_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrlvl_fine_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrlvl_coarse_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_tap_cnt_during_wrlvl
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wl_edge_detect_valid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrlvl_done
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrlvl_err
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_wrlvl_start
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rddata_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_rddata_valid_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ocal_tap_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_dqs
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_bit
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/rd_data_edge_detect_r
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/wl_po_fine_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/wl_po_coarse_cnt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_calib_rd_data_offset_1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_calib_rd_data_offset_2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_data_offset
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_data_offset_1
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_data_offset_2
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ila_wrpath_int
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ila_rdpath_int
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ila_basic_int
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_prbs_final_dqs_tap_cnt_r_int
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_prbs_first_edge_taps_int
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_prbs_second_edge_taps_int
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_sel_po_incdec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_po_f_inc
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_po_f_stg23_sel
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/dbg_po_f_dec
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_addr
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ba
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ras_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_cas_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_we_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_reset_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ck_p
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_ck_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_cke
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_cs_n
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_dm
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ddr3_odt
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ui_clk
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/ui_clk_sync_rst
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/mmcm_locked
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_sr_active
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_ref_ack
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/app_zq_ack
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_awready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_wready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_bid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_bresp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_bvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_arready
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_rid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_rdata
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_rresp
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_rlast
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/s_axi_rvalid
add wave -noupdate /wb_acq_core_tb/cmp_ddr_core_mig/init_calib_complete
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {167119190587 fs} 0}
quietly wave cursor active 1
configure wave -namecolwidth 264
configure wave -valuecolwidth 313
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {193011075887 fs} {196605362599 fs}
