Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sun Mar 19 15:02:44 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: S1/L1/invert_temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.031      -17.722                      3                  495        0.084        0.000                      0                  495        3.000        0.000                       0                   279  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.031      -17.722                      3                  495        0.084        0.000                      0                  495       19.020        0.000                       0                   275  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -6.031ns,  Total Violation      -17.722ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.992ns  (logic 29.017ns (63.092%)  route 16.975ns (36.908%))
  Logic Levels:           94  (CARRY4=70 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X13Y2          FDRE                                         r  v1/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.523 r  v1/hcounter_reg[7]/Q
                         net (fo=42, routed)          0.634     0.112    v1/d0__3_0[7]
    SLICE_X11Y2          LUT2 (Prop_lut2_I0_O)        0.299     0.411 r  v1/d0__2_i_7/O
                         net (fo=1, routed)           0.000     0.411    v1/d0__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.812 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.812    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.125 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.718     1.843    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218     6.061 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.063    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.581 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.829     8.409    S1/d0__4_n_105
    SLICE_X14Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.929 r  S1/circle_on_reg_i_1056/CO[3]
                         net (fo=1, routed)           0.000     8.929    S1/circle_on_reg_i_1056_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.244 f  S1/circle_on_reg_i_930/O[3]
                         net (fo=1, routed)           0.582     9.826    S1_n_133
    SLICE_X12Y6          LUT1 (Prop_lut1_I0_O)        0.307    10.133 r  circle_on_i_782/O
                         net (fo=1, routed)           0.000    10.133    S1/d0__4_2[2]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.513 r  S1/circle_on_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    10.513    S1/circle_on_reg_i_623_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.630 r  S1/circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    10.630    S1/circle_on_reg_i_534_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.869 f  S1/circle_on_reg_i_472/O[2]
                         net (fo=20, routed)          0.860    11.730    S1_n_173
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.301    12.031 r  circle_on_i_632/O
                         net (fo=1, routed)           0.000    12.031    circle_on_i_632_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.411 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    12.411    circle_on_reg_i_538_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.665 r  circle_on_reg_i_473/CO[0]
                         net (fo=19, routed)          0.613    13.278    circle_on_reg_i_473_n_3
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.367    13.645 r  circle_on_i_636/O
                         net (fo=1, routed)           0.000    13.645    circle_on_i_636_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.021 r  circle_on_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    14.021    circle_on_reg_i_539_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  circle_on_reg_i_474/CO[3]
                         net (fo=19, routed)          1.099    15.236    circle_on_reg_i_474_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.124    15.360 r  circle_on_i_645/O
                         net (fo=1, routed)           0.000    15.360    circle_on_i_645_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.892 r  circle_on_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.892    circle_on_reg_i_543_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.120 r  circle_on_reg_i_475/CO[2]
                         net (fo=19, routed)          0.735    16.855    circle_on_reg_i_475_n_1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.313    17.168 r  circle_on_i_798/O
                         net (fo=1, routed)           0.000    17.168    circle_on_i_798_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.718 r  circle_on_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    17.718    circle_on_reg_i_646_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.832 r  circle_on_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.832    circle_on_reg_i_546_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.989 r  circle_on_reg_i_476/CO[1]
                         net (fo=19, routed)          0.741    18.730    circle_on_reg_i_476_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    19.059 r  circle_on_i_939/O
                         net (fo=1, routed)           0.000    19.059    circle_on_i_939_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.435 r  circle_on_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    19.435    circle_on_reg_i_800_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  circle_on_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    19.552    circle_on_reg_i_651_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.669 r  circle_on_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    19.669    circle_on_reg_i_548_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.786 r  circle_on_reg_i_477/CO[3]
                         net (fo=17, routed)          1.108    20.894    circle_on_reg_i_477_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I1_O)        0.124    21.018 r  circle_on_i_945/O
                         net (fo=1, routed)           0.000    21.018    circle_on_i_945_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.394 r  circle_on_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    21.394    circle_on_reg_i_806_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.511 r  circle_on_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    21.511    circle_on_reg_i_656_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.628 r  circle_on_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    21.628    circle_on_reg_i_553_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.847 r  circle_on_reg_i_478/O[0]
                         net (fo=18, routed)          0.657    22.503    circle_on_reg_i_478_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.295    22.798 r  circle_on_i_1065/O
                         net (fo=1, routed)           0.000    22.798    circle_on_i_1065_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.199 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    23.199    circle_on_reg_i_949_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  circle_on_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    23.313    circle_on_reg_i_811_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.427 r  circle_on_reg_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.427    circle_on_reg_i_661_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.541 r  circle_on_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    23.541    circle_on_reg_i_555_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.763 r  circle_on_reg_i_479/O[0]
                         net (fo=18, routed)          0.685    24.448    circle_on_reg_i_479_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.299    24.747 r  circle_on_i_1014/O
                         net (fo=1, routed)           0.000    24.747    circle_on_i_1014_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.280 r  circle_on_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    25.280    circle_on_reg_i_885_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.397 r  circle_on_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.397    circle_on_reg_i_739_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.514 r  circle_on_reg_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.514    circle_on_reg_i_607_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.733 r  circle_on_reg_i_526/O[0]
                         net (fo=18, routed)          0.847    26.580    circle_on_reg_i_526_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    26.875 r  circle_on_i_1019/O
                         net (fo=1, routed)           0.000    26.875    circle_on_i_1019_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.408 r  circle_on_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    27.408    circle_on_reg_i_890_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  circle_on_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.525    circle_on_reg_i_744_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  circle_on_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.642    circle_on_reg_i_609_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.861 r  circle_on_reg_i_527/O[0]
                         net (fo=18, routed)          0.701    28.561    circle_on_reg_i_527_n_7
    SLICE_X8Y20          LUT3 (Prop_lut3_I1_O)        0.295    28.856 r  circle_on_i_898/O
                         net (fo=1, routed)           0.000    28.856    circle_on_i_898_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.389 r  circle_on_reg_i_749/CO[3]
                         net (fo=1, routed)           0.000    29.389    circle_on_reg_i_749_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.506 r  circle_on_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.506    circle_on_reg_i_611_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.725 r  circle_on_reg_i_528/O[0]
                         net (fo=18, routed)          0.899    30.624    circle_on_reg_i_528_n_7
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.295    30.919 r  circle_on_i_1121/O
                         net (fo=1, routed)           0.000    30.919    circle_on_i_1121_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.299 r  circle_on_reg_i_1026/CO[3]
                         net (fo=1, routed)           0.000    31.299    circle_on_reg_i_1026_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.416 r  circle_on_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    31.416    circle_on_reg_i_900_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.533 r  circle_on_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    31.533    circle_on_reg_i_754_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.650 r  circle_on_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    31.650    circle_on_reg_i_613_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.869 r  circle_on_reg_i_529/O[0]
                         net (fo=18, routed)          0.670    32.539    circle_on_reg_i_529_n_7
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.295    32.834 r  circle_on_i_1124/O
                         net (fo=1, routed)           0.000    32.834    circle_on_i_1124_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.235 r  circle_on_reg_i_1031/CO[3]
                         net (fo=1, routed)           0.000    33.235    circle_on_reg_i_1031_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.349 r  circle_on_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    33.349    circle_on_reg_i_905_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.463 r  circle_on_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    33.463    circle_on_reg_i_759_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.577 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.577    circle_on_reg_i_615_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.799 r  circle_on_reg_i_530/O[0]
                         net (fo=18, routed)          0.551    34.350    circle_on_reg_i_530_n_7
    SLICE_X10Y22         LUT3 (Prop_lut3_I1_O)        0.299    34.649 r  circle_on_i_1039/O
                         net (fo=1, routed)           0.000    34.649    circle_on_i_1039_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.182 r  circle_on_reg_i_910/CO[3]
                         net (fo=1, routed)           0.000    35.182    circle_on_reg_i_910_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.299 r  circle_on_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    35.299    circle_on_reg_i_764_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  circle_on_reg_i_617/CO[3]
                         net (fo=1, routed)           0.009    35.425    circle_on_reg_i_617_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 r  circle_on_reg_i_531/O[0]
                         net (fo=17, routed)          0.701    36.345    circle_on_reg_i_531_n_7
    SLICE_X9Y22          LUT3 (Prop_lut3_I1_O)        0.295    36.640 r  circle_on_i_1133/O
                         net (fo=1, routed)           0.000    36.640    circle_on_i_1133_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.041 r  circle_on_reg_i_1041/CO[3]
                         net (fo=1, routed)           0.000    37.041    circle_on_reg_i_1041_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.155 r  circle_on_reg_i_915/CO[3]
                         net (fo=1, routed)           0.000    37.155    circle_on_reg_i_915_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.269 r  circle_on_reg_i_769/CO[3]
                         net (fo=1, routed)           0.009    37.278    circle_on_reg_i_769_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  circle_on_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    37.392    circle_on_reg_i_619_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.614 r  circle_on_reg_i_532/O[0]
                         net (fo=17, routed)          0.621    38.235    circle_on_reg_i_532_n_7
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.299    38.534 r  circle_on_i_924/O
                         net (fo=1, routed)           0.000    38.534    S1/d0__3_5[0]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.066 r  S1/circle_on_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    39.066    S1/circle_on_reg_i_775_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.180 r  S1/circle_on_reg_i_621/CO[3]
                         net (fo=1, routed)           0.000    39.180    S1/circle_on_reg_i_621_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.402 r  S1/circle_on_reg_i_533/O[0]
                         net (fo=2, routed)           0.315    39.717    S1/circle_on_reg_i_533_n_7
    SLICE_X9Y32          LUT2 (Prop_lut2_I1_O)        0.299    40.016 r  S1/circle_on_i_467/O
                         net (fo=1, routed)           0.000    40.016    S1/circle_on_i_467_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.548 r  S1/circle_on_reg_i_409/CO[3]
                         net (fo=1, routed)           0.000    40.548    S1/circle_on_reg_i_409_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  S1/circle_on_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    40.662    S1/circle_on_reg_i_407_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  S1/circle_on_reg_i_305/CO[3]
                         net (fo=1, routed)           0.000    40.776    S1/circle_on_reg_i_305_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  S1/circle_on_reg_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.890    S1/circle_on_reg_i_303_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  S1/circle_on_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.004    S1/circle_on_reg_i_195_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.118 r  S1/circle_on_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    41.118    S1/circle_on_reg_i_193_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.452 f  S1/circle_on_reg_i_102/O[1]
                         net (fo=6, routed)           0.826    42.277    S1/circle_on_reg_i_102_n_6
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.303    42.580 r  S1/circle_on_i_92/O
                         net (fo=1, routed)           0.000    42.580    S1/circle_on_i_92_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.112 r  S1/circle_on_reg_i_16/CO[3]
                         net (fo=1, routed)           0.605    43.717    v1/y_pos_reg[31]_14[0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.124    43.841 f  v1/circle_on_i_3/O
                         net (fo=2, routed)           0.800    44.641    v1/circle_on_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124    44.765 r  v1/circle_on_i_1/O
                         net (fo=2, routed)           0.161    44.926    S1/L1/circle_on0
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.124    45.050 r  S1/L1/Green[2]_i_1/O
                         net (fo=1, routed)           0.000    45.050    S1/L1_n_110
    SLICE_X4Y42          FDRE                                         r  S1/Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.516    38.521    S1/clk_out1
    SLICE_X4Y42          FDRE                                         r  S1/Green_reg[2]/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.032    39.019    S1/Green_reg[2]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                         -45.050    
  -------------------------------------------------------------------
                         slack                                 -6.031    

Slack (VIOLATED) :        -5.944ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.903ns  (logic 28.864ns (62.880%)  route 17.039ns (37.120%))
  Logic Levels:           94  (CARRY4=71 DSP48E1=2 LUT1=1 LUT2=8 LUT3=10 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X13Y2          FDRE                                         r  v1/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.523 r  v1/hcounter_reg[7]/Q
                         net (fo=42, routed)          0.634     0.112    v1/d0__3_0[7]
    SLICE_X11Y2          LUT2 (Prop_lut2_I0_O)        0.299     0.411 r  v1/d0__2_i_7/O
                         net (fo=1, routed)           0.000     0.411    v1/d0__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.812 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.812    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.125 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.718     1.843    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218     6.061 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.063    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.581 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.829     8.409    S1/d0__4_n_105
    SLICE_X14Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.929 r  S1/circle_on_reg_i_1056/CO[3]
                         net (fo=1, routed)           0.000     8.929    S1/circle_on_reg_i_1056_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.244 f  S1/circle_on_reg_i_930/O[3]
                         net (fo=1, routed)           0.582     9.826    S1_n_133
    SLICE_X12Y6          LUT1 (Prop_lut1_I0_O)        0.307    10.133 r  circle_on_i_782/O
                         net (fo=1, routed)           0.000    10.133    S1/d0__4_2[2]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.513 r  S1/circle_on_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    10.513    S1/circle_on_reg_i_623_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.630 r  S1/circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    10.630    S1/circle_on_reg_i_534_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.869 f  S1/circle_on_reg_i_472/O[2]
                         net (fo=20, routed)          0.860    11.730    S1_n_173
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.301    12.031 r  circle_on_i_632/O
                         net (fo=1, routed)           0.000    12.031    circle_on_i_632_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.411 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    12.411    circle_on_reg_i_538_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.665 r  circle_on_reg_i_473/CO[0]
                         net (fo=19, routed)          0.613    13.278    circle_on_reg_i_473_n_3
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.367    13.645 r  circle_on_i_636/O
                         net (fo=1, routed)           0.000    13.645    circle_on_i_636_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.021 r  circle_on_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    14.021    circle_on_reg_i_539_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  circle_on_reg_i_474/CO[3]
                         net (fo=19, routed)          1.099    15.236    circle_on_reg_i_474_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.124    15.360 r  circle_on_i_645/O
                         net (fo=1, routed)           0.000    15.360    circle_on_i_645_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.892 r  circle_on_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.892    circle_on_reg_i_543_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.120 r  circle_on_reg_i_475/CO[2]
                         net (fo=19, routed)          0.735    16.855    circle_on_reg_i_475_n_1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.313    17.168 r  circle_on_i_798/O
                         net (fo=1, routed)           0.000    17.168    circle_on_i_798_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.718 r  circle_on_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    17.718    circle_on_reg_i_646_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.832 r  circle_on_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.832    circle_on_reg_i_546_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.989 r  circle_on_reg_i_476/CO[1]
                         net (fo=19, routed)          0.741    18.730    circle_on_reg_i_476_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    19.059 r  circle_on_i_939/O
                         net (fo=1, routed)           0.000    19.059    circle_on_i_939_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.435 r  circle_on_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    19.435    circle_on_reg_i_800_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  circle_on_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    19.552    circle_on_reg_i_651_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.669 r  circle_on_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    19.669    circle_on_reg_i_548_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.786 r  circle_on_reg_i_477/CO[3]
                         net (fo=17, routed)          1.108    20.894    circle_on_reg_i_477_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I1_O)        0.124    21.018 r  circle_on_i_945/O
                         net (fo=1, routed)           0.000    21.018    circle_on_i_945_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.394 r  circle_on_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    21.394    circle_on_reg_i_806_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.511 r  circle_on_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    21.511    circle_on_reg_i_656_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.628 r  circle_on_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    21.628    circle_on_reg_i_553_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.847 r  circle_on_reg_i_478/O[0]
                         net (fo=18, routed)          0.657    22.503    circle_on_reg_i_478_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.295    22.798 r  circle_on_i_1065/O
                         net (fo=1, routed)           0.000    22.798    circle_on_i_1065_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.199 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    23.199    circle_on_reg_i_949_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  circle_on_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    23.313    circle_on_reg_i_811_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.427 r  circle_on_reg_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.427    circle_on_reg_i_661_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.541 r  circle_on_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    23.541    circle_on_reg_i_555_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.763 r  circle_on_reg_i_479/O[0]
                         net (fo=18, routed)          0.685    24.448    circle_on_reg_i_479_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.299    24.747 r  circle_on_i_1014/O
                         net (fo=1, routed)           0.000    24.747    circle_on_i_1014_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.280 r  circle_on_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    25.280    circle_on_reg_i_885_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.397 r  circle_on_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.397    circle_on_reg_i_739_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.514 r  circle_on_reg_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.514    circle_on_reg_i_607_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.733 r  circle_on_reg_i_526/O[0]
                         net (fo=18, routed)          0.847    26.580    circle_on_reg_i_526_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    26.875 r  circle_on_i_1019/O
                         net (fo=1, routed)           0.000    26.875    circle_on_i_1019_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.408 r  circle_on_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    27.408    circle_on_reg_i_890_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  circle_on_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.525    circle_on_reg_i_744_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  circle_on_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.642    circle_on_reg_i_609_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.861 r  circle_on_reg_i_527/O[0]
                         net (fo=18, routed)          0.701    28.561    circle_on_reg_i_527_n_7
    SLICE_X8Y20          LUT3 (Prop_lut3_I1_O)        0.295    28.856 r  circle_on_i_898/O
                         net (fo=1, routed)           0.000    28.856    circle_on_i_898_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.389 r  circle_on_reg_i_749/CO[3]
                         net (fo=1, routed)           0.000    29.389    circle_on_reg_i_749_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.506 r  circle_on_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.506    circle_on_reg_i_611_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.725 r  circle_on_reg_i_528/O[0]
                         net (fo=18, routed)          0.899    30.624    circle_on_reg_i_528_n_7
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.295    30.919 r  circle_on_i_1121/O
                         net (fo=1, routed)           0.000    30.919    circle_on_i_1121_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.299 r  circle_on_reg_i_1026/CO[3]
                         net (fo=1, routed)           0.000    31.299    circle_on_reg_i_1026_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.416 r  circle_on_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    31.416    circle_on_reg_i_900_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.533 r  circle_on_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    31.533    circle_on_reg_i_754_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.650 r  circle_on_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    31.650    circle_on_reg_i_613_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.869 r  circle_on_reg_i_529/O[0]
                         net (fo=18, routed)          0.670    32.539    circle_on_reg_i_529_n_7
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.295    32.834 r  circle_on_i_1124/O
                         net (fo=1, routed)           0.000    32.834    circle_on_i_1124_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.235 r  circle_on_reg_i_1031/CO[3]
                         net (fo=1, routed)           0.000    33.235    circle_on_reg_i_1031_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.349 r  circle_on_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    33.349    circle_on_reg_i_905_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.463 r  circle_on_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    33.463    circle_on_reg_i_759_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.577 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.577    circle_on_reg_i_615_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.799 r  circle_on_reg_i_530/O[0]
                         net (fo=18, routed)          0.551    34.350    circle_on_reg_i_530_n_7
    SLICE_X10Y22         LUT3 (Prop_lut3_I1_O)        0.299    34.649 r  circle_on_i_1039/O
                         net (fo=1, routed)           0.000    34.649    circle_on_i_1039_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.182 r  circle_on_reg_i_910/CO[3]
                         net (fo=1, routed)           0.000    35.182    circle_on_reg_i_910_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.299 r  circle_on_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    35.299    circle_on_reg_i_764_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  circle_on_reg_i_617/CO[3]
                         net (fo=1, routed)           0.009    35.425    circle_on_reg_i_617_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 r  circle_on_reg_i_531/O[0]
                         net (fo=17, routed)          0.701    36.345    circle_on_reg_i_531_n_7
    SLICE_X9Y22          LUT3 (Prop_lut3_I1_O)        0.295    36.640 r  circle_on_i_1133/O
                         net (fo=1, routed)           0.000    36.640    circle_on_i_1133_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.041 r  circle_on_reg_i_1041/CO[3]
                         net (fo=1, routed)           0.000    37.041    circle_on_reg_i_1041_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.155 r  circle_on_reg_i_915/CO[3]
                         net (fo=1, routed)           0.000    37.155    circle_on_reg_i_915_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.269 r  circle_on_reg_i_769/CO[3]
                         net (fo=1, routed)           0.009    37.278    circle_on_reg_i_769_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  circle_on_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    37.392    circle_on_reg_i_619_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.614 r  circle_on_reg_i_532/O[0]
                         net (fo=17, routed)          0.621    38.235    circle_on_reg_i_532_n_7
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.299    38.534 r  circle_on_i_924/O
                         net (fo=1, routed)           0.000    38.534    S1/d0__3_5[0]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.066 r  S1/circle_on_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    39.066    S1/circle_on_reg_i_775_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.180 r  S1/circle_on_reg_i_621/CO[3]
                         net (fo=1, routed)           0.000    39.180    S1/circle_on_reg_i_621_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.402 r  S1/circle_on_reg_i_533/O[0]
                         net (fo=2, routed)           0.328    39.730    S1/circle_on_reg_i_533_n_7
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.299    40.029 r  S1/circle_on_i_471/O
                         net (fo=1, routed)           0.000    40.029    S1/circle_on_i_471_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.542 r  S1/circle_on_reg_i_410/CO[3]
                         net (fo=1, routed)           0.000    40.542    S1/circle_on_reg_i_410_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  S1/circle_on_reg_i_408/CO[3]
                         net (fo=1, routed)           0.000    40.659    S1/circle_on_reg_i_408_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  S1/circle_on_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    40.776    S1/circle_on_reg_i_306_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  S1/circle_on_reg_i_304/CO[3]
                         net (fo=1, routed)           0.000    40.893    S1/circle_on_reg_i_304_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.010 r  S1/circle_on_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000    41.010    S1/circle_on_reg_i_196_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.127 r  S1/circle_on_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    41.127    S1/circle_on_reg_i_194_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.244 r  S1/circle_on_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000    41.244    S1/circle_on_reg_i_103_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.567 f  S1/circle_on_reg_i_33/O[1]
                         net (fo=5, routed)           0.830    42.397    S1/circle_on_reg_i_33_n_6
    SLICE_X5Y39          LUT2 (Prop_lut2_I1_O)        0.306    42.703 r  S1/circle_on_i_67/O
                         net (fo=1, routed)           0.000    42.703    S1/circle_on_i_67_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    43.101 r  S1/circle_on_reg_i_11/CO[3]
                         net (fo=1, routed)           1.202    44.303    v1/y_pos_reg[31]_15[0]
    SLICE_X4Y42          LUT6 (Prop_lut6_I3_O)        0.124    44.427 r  v1/circle_on_i_2/O
                         net (fo=2, routed)           0.411    44.838    v1/circle_on_i_2_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    44.962 r  v1/Green[3]_i_1/O
                         net (fo=1, routed)           0.000    44.962    S1/blank_reg
    SLICE_X7Y42          FDRE                                         r  S1/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.516    38.521    S1/clk_out1
    SLICE_X7Y42          FDRE                                         r  S1/Green_reg[3]/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)        0.031    39.018    S1/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -44.962    
  -------------------------------------------------------------------
                         slack                                 -5.944    

Slack (VIOLATED) :        -5.747ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/circle_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.706ns  (logic 28.893ns (63.214%)  route 16.813ns (36.786%))
  Logic Levels:           93  (CARRY4=70 DSP48E1=2 LUT1=1 LUT2=8 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X13Y2          FDRE                                         r  v1/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.523 r  v1/hcounter_reg[7]/Q
                         net (fo=42, routed)          0.634     0.112    v1/d0__3_0[7]
    SLICE_X11Y2          LUT2 (Prop_lut2_I0_O)        0.299     0.411 r  v1/d0__2_i_7/O
                         net (fo=1, routed)           0.000     0.411    v1/d0__2_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.812 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.812    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.125 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.718     1.843    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218     6.061 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.063    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.581 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.829     8.409    S1/d0__4_n_105
    SLICE_X14Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.929 r  S1/circle_on_reg_i_1056/CO[3]
                         net (fo=1, routed)           0.000     8.929    S1/circle_on_reg_i_1056_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.244 f  S1/circle_on_reg_i_930/O[3]
                         net (fo=1, routed)           0.582     9.826    S1_n_133
    SLICE_X12Y6          LUT1 (Prop_lut1_I0_O)        0.307    10.133 r  circle_on_i_782/O
                         net (fo=1, routed)           0.000    10.133    S1/d0__4_2[2]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.513 r  S1/circle_on_reg_i_623/CO[3]
                         net (fo=1, routed)           0.000    10.513    S1/circle_on_reg_i_623_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.630 r  S1/circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.000    10.630    S1/circle_on_reg_i_534_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.869 f  S1/circle_on_reg_i_472/O[2]
                         net (fo=20, routed)          0.860    11.730    S1_n_173
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.301    12.031 r  circle_on_i_632/O
                         net (fo=1, routed)           0.000    12.031    circle_on_i_632_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.411 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    12.411    circle_on_reg_i_538_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.665 r  circle_on_reg_i_473/CO[0]
                         net (fo=19, routed)          0.613    13.278    circle_on_reg_i_473_n_3
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.367    13.645 r  circle_on_i_636/O
                         net (fo=1, routed)           0.000    13.645    circle_on_i_636_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.021 r  circle_on_reg_i_539/CO[3]
                         net (fo=1, routed)           0.000    14.021    circle_on_reg_i_539_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  circle_on_reg_i_474/CO[3]
                         net (fo=19, routed)          1.099    15.236    circle_on_reg_i_474_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.124    15.360 r  circle_on_i_645/O
                         net (fo=1, routed)           0.000    15.360    circle_on_i_645_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.892 r  circle_on_reg_i_543/CO[3]
                         net (fo=1, routed)           0.000    15.892    circle_on_reg_i_543_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.120 r  circle_on_reg_i_475/CO[2]
                         net (fo=19, routed)          0.735    16.855    circle_on_reg_i_475_n_1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.313    17.168 r  circle_on_i_798/O
                         net (fo=1, routed)           0.000    17.168    circle_on_i_798_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.718 r  circle_on_reg_i_646/CO[3]
                         net (fo=1, routed)           0.000    17.718    circle_on_reg_i_646_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.832 r  circle_on_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.832    circle_on_reg_i_546_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.989 r  circle_on_reg_i_476/CO[1]
                         net (fo=19, routed)          0.741    18.730    circle_on_reg_i_476_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    19.059 r  circle_on_i_939/O
                         net (fo=1, routed)           0.000    19.059    circle_on_i_939_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.435 r  circle_on_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    19.435    circle_on_reg_i_800_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.552 r  circle_on_reg_i_651/CO[3]
                         net (fo=1, routed)           0.000    19.552    circle_on_reg_i_651_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.669 r  circle_on_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000    19.669    circle_on_reg_i_548_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.786 r  circle_on_reg_i_477/CO[3]
                         net (fo=17, routed)          1.108    20.894    circle_on_reg_i_477_n_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I1_O)        0.124    21.018 r  circle_on_i_945/O
                         net (fo=1, routed)           0.000    21.018    circle_on_i_945_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.394 r  circle_on_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    21.394    circle_on_reg_i_806_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.511 r  circle_on_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    21.511    circle_on_reg_i_656_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.628 r  circle_on_reg_i_553/CO[3]
                         net (fo=1, routed)           0.000    21.628    circle_on_reg_i_553_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.847 r  circle_on_reg_i_478/O[0]
                         net (fo=18, routed)          0.657    22.503    circle_on_reg_i_478_n_7
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.295    22.798 r  circle_on_i_1065/O
                         net (fo=1, routed)           0.000    22.798    circle_on_i_1065_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.199 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    23.199    circle_on_reg_i_949_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.313 r  circle_on_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    23.313    circle_on_reg_i_811_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.427 r  circle_on_reg_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.427    circle_on_reg_i_661_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.541 r  circle_on_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    23.541    circle_on_reg_i_555_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.763 r  circle_on_reg_i_479/O[0]
                         net (fo=18, routed)          0.685    24.448    circle_on_reg_i_479_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I1_O)        0.299    24.747 r  circle_on_i_1014/O
                         net (fo=1, routed)           0.000    24.747    circle_on_i_1014_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.280 r  circle_on_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    25.280    circle_on_reg_i_885_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.397 r  circle_on_reg_i_739/CO[3]
                         net (fo=1, routed)           0.000    25.397    circle_on_reg_i_739_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.514 r  circle_on_reg_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.514    circle_on_reg_i_607_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.733 r  circle_on_reg_i_526/O[0]
                         net (fo=18, routed)          0.847    26.580    circle_on_reg_i_526_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    26.875 r  circle_on_i_1019/O
                         net (fo=1, routed)           0.000    26.875    circle_on_i_1019_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.408 r  circle_on_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    27.408    circle_on_reg_i_890_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.525 r  circle_on_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    27.525    circle_on_reg_i_744_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.642 r  circle_on_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    27.642    circle_on_reg_i_609_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.861 r  circle_on_reg_i_527/O[0]
                         net (fo=18, routed)          0.701    28.561    circle_on_reg_i_527_n_7
    SLICE_X8Y20          LUT3 (Prop_lut3_I1_O)        0.295    28.856 r  circle_on_i_898/O
                         net (fo=1, routed)           0.000    28.856    circle_on_i_898_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.389 r  circle_on_reg_i_749/CO[3]
                         net (fo=1, routed)           0.000    29.389    circle_on_reg_i_749_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.506 r  circle_on_reg_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.506    circle_on_reg_i_611_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.725 r  circle_on_reg_i_528/O[0]
                         net (fo=18, routed)          0.899    30.624    circle_on_reg_i_528_n_7
    SLICE_X10Y15         LUT3 (Prop_lut3_I1_O)        0.295    30.919 r  circle_on_i_1121/O
                         net (fo=1, routed)           0.000    30.919    circle_on_i_1121_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.299 r  circle_on_reg_i_1026/CO[3]
                         net (fo=1, routed)           0.000    31.299    circle_on_reg_i_1026_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.416 r  circle_on_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    31.416    circle_on_reg_i_900_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.533 r  circle_on_reg_i_754/CO[3]
                         net (fo=1, routed)           0.000    31.533    circle_on_reg_i_754_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.650 r  circle_on_reg_i_613/CO[3]
                         net (fo=1, routed)           0.000    31.650    circle_on_reg_i_613_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.869 r  circle_on_reg_i_529/O[0]
                         net (fo=18, routed)          0.670    32.539    circle_on_reg_i_529_n_7
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.295    32.834 r  circle_on_i_1124/O
                         net (fo=1, routed)           0.000    32.834    circle_on_i_1124_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.235 r  circle_on_reg_i_1031/CO[3]
                         net (fo=1, routed)           0.000    33.235    circle_on_reg_i_1031_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.349 r  circle_on_reg_i_905/CO[3]
                         net (fo=1, routed)           0.000    33.349    circle_on_reg_i_905_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.463 r  circle_on_reg_i_759/CO[3]
                         net (fo=1, routed)           0.000    33.463    circle_on_reg_i_759_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.577 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    33.577    circle_on_reg_i_615_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.799 r  circle_on_reg_i_530/O[0]
                         net (fo=18, routed)          0.551    34.350    circle_on_reg_i_530_n_7
    SLICE_X10Y22         LUT3 (Prop_lut3_I1_O)        0.299    34.649 r  circle_on_i_1039/O
                         net (fo=1, routed)           0.000    34.649    circle_on_i_1039_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.182 r  circle_on_reg_i_910/CO[3]
                         net (fo=1, routed)           0.000    35.182    circle_on_reg_i_910_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.299 r  circle_on_reg_i_764/CO[3]
                         net (fo=1, routed)           0.000    35.299    circle_on_reg_i_764_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.416 r  circle_on_reg_i_617/CO[3]
                         net (fo=1, routed)           0.009    35.425    circle_on_reg_i_617_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 r  circle_on_reg_i_531/O[0]
                         net (fo=17, routed)          0.701    36.345    circle_on_reg_i_531_n_7
    SLICE_X9Y22          LUT3 (Prop_lut3_I1_O)        0.295    36.640 r  circle_on_i_1133/O
                         net (fo=1, routed)           0.000    36.640    circle_on_i_1133_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.041 r  circle_on_reg_i_1041/CO[3]
                         net (fo=1, routed)           0.000    37.041    circle_on_reg_i_1041_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.155 r  circle_on_reg_i_915/CO[3]
                         net (fo=1, routed)           0.000    37.155    circle_on_reg_i_915_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.269 r  circle_on_reg_i_769/CO[3]
                         net (fo=1, routed)           0.009    37.278    circle_on_reg_i_769_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.392 r  circle_on_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    37.392    circle_on_reg_i_619_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.614 r  circle_on_reg_i_532/O[0]
                         net (fo=17, routed)          0.621    38.235    circle_on_reg_i_532_n_7
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.299    38.534 r  circle_on_i_924/O
                         net (fo=1, routed)           0.000    38.534    S1/d0__3_5[0]
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.066 r  S1/circle_on_reg_i_775/CO[3]
                         net (fo=1, routed)           0.000    39.066    S1/circle_on_reg_i_775_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.180 r  S1/circle_on_reg_i_621/CO[3]
                         net (fo=1, routed)           0.000    39.180    S1/circle_on_reg_i_621_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.402 r  S1/circle_on_reg_i_533/O[0]
                         net (fo=2, routed)           0.315    39.717    S1/circle_on_reg_i_533_n_7
    SLICE_X9Y32          LUT2 (Prop_lut2_I1_O)        0.299    40.016 r  S1/circle_on_i_467/O
                         net (fo=1, routed)           0.000    40.016    S1/circle_on_i_467_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.548 r  S1/circle_on_reg_i_409/CO[3]
                         net (fo=1, routed)           0.000    40.548    S1/circle_on_reg_i_409_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.662 r  S1/circle_on_reg_i_407/CO[3]
                         net (fo=1, routed)           0.000    40.662    S1/circle_on_reg_i_407_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.776 r  S1/circle_on_reg_i_305/CO[3]
                         net (fo=1, routed)           0.000    40.776    S1/circle_on_reg_i_305_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.890 r  S1/circle_on_reg_i_303/CO[3]
                         net (fo=1, routed)           0.000    40.890    S1/circle_on_reg_i_303_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.004 r  S1/circle_on_reg_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.004    S1/circle_on_reg_i_195_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.118 r  S1/circle_on_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    41.118    S1/circle_on_reg_i_193_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.452 f  S1/circle_on_reg_i_102/O[1]
                         net (fo=6, routed)           0.826    42.277    S1/circle_on_reg_i_102_n_6
    SLICE_X3Y40          LUT2 (Prop_lut2_I1_O)        0.303    42.580 r  S1/circle_on_i_92/O
                         net (fo=1, routed)           0.000    42.580    S1/circle_on_i_92_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.112 r  S1/circle_on_reg_i_16/CO[3]
                         net (fo=1, routed)           0.605    43.717    v1/y_pos_reg[31]_14[0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.124    43.841 f  v1/circle_on_i_3/O
                         net (fo=2, routed)           0.800    44.641    v1/circle_on_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124    44.765 r  v1/circle_on_i_1/O
                         net (fo=2, routed)           0.000    44.765    S1/circle_on0
    SLICE_X4Y42          FDRE                                         r  S1/circle_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.516    38.521    S1/clk_out1
    SLICE_X4Y42          FDRE                                         r  S1/circle_on_reg/C
                         clock pessimism              0.564    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.031    39.018    S1/circle_on_reg
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -44.765    
  -------------------------------------------------------------------
                         slack                                 -5.747    

Slack (MET) :             23.488ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.434ns  (logic 7.781ns (47.347%)  route 8.653ns (52.653%))
  Logic Levels:           25  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  S1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.223    S1/count_reg[24]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.557 r  S1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.557    S1/count_reg[28]_i_1_n_6
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[29]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 23.488    

Slack (MET) :             23.509ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.413ns  (logic 7.760ns (47.280%)  route 8.653ns (52.720%))
  Logic Levels:           25  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  S1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.223    S1/count_reg[24]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.536 r  S1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.536    S1/count_reg[28]_i_1_n_4
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[31]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.536    
  -------------------------------------------------------------------
                         slack                                 23.509    

Slack (MET) :             23.583ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.339ns  (logic 7.686ns (47.041%)  route 8.653ns (52.959%))
  Logic Levels:           25  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  S1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.223    S1/count_reg[24]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.462 r  S1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.462    S1/count_reg[28]_i_1_n_5
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[30]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 23.583    

Slack (MET) :             23.599ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.323ns  (logic 7.670ns (46.989%)  route 8.653ns (53.011%))
  Logic Levels:           25  (CARRY4=18 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.223 r  S1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.223    S1/count_reg[24]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.446 r  S1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.446    S1/count_reg[28]_i_1_n_7
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y14          FDCE                                         r  S1/count_reg[28]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.446    
  -------------------------------------------------------------------
                         slack                                 23.599    

Slack (MET) :             23.602ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.320ns  (logic 7.667ns (46.980%)  route 8.653ns (53.020%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.443 r  S1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.443    S1/count_reg[24]_i_1_n_6
    SLICE_X7Y13          FDCE                                         r  S1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y13          FDCE                                         r  S1/count_reg[25]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 23.602    

Slack (MET) :             23.623ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.299ns  (logic 7.646ns (46.911%)  route 8.653ns (53.089%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.422 r  S1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.422    S1/count_reg[24]_i_1_n_4
    SLICE_X7Y13          FDCE                                         r  S1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y13          FDCE                                         r  S1/count_reg[27]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.422    
  -------------------------------------------------------------------
                         slack                                 23.623    

Slack (MET) :             23.697ns  (required time - arrival time)
  Source:                 S1/sync_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 7.572ns (46.669%)  route 8.653ns (53.331%))
  Logic Levels:           24  (CARRY4=17 LUT2=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.635    -0.877    S1/clk_out1
    SLICE_X1Y11          FDCE                                         r  S1/sync_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  S1/sync_count_reg[1]/Q
                         net (fo=16, routed)          2.032     1.612    S1/sync_count[1]
    SLICE_X4Y18          LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  S1/sync_count_rep[8]_i_205/O
                         net (fo=1, routed)           0.000     1.736    S1/sync_count_rep[8]_i_205_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.137 r  S1/sync_count_reg_rep[8]_i_153/CO[3]
                         net (fo=1, routed)           0.000     2.137    S1/sync_count_reg_rep[8]_i_153_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  S1/sync_count_reg_rep[8]_i_247/O[1]
                         net (fo=1, routed)           1.161     3.632    S1/sync_count_reg_rep[8]_i_247_n_6
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.303     3.935 r  S1/sync_count_rep[8]_i_240/O
                         net (fo=1, routed)           0.000     3.935    S1/sync_count_rep[8]_i_240_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.485 r  S1/sync_count_reg_rep[8]_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.485    S1/sync_count_reg_rep[8]_i_209_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.819 r  S1/sync_count_reg_rep[8]_i_201/O[1]
                         net (fo=2, routed)           0.662     5.481    S1/sync_count_reg_rep[8]_i_201_n_6
    SLICE_X2Y15          LUT3 (Prop_lut3_I0_O)        0.332     5.813 r  S1/sync_count_rep[8]_i_158/O
                         net (fo=2, routed)           0.819     6.631    S1/sync_count_rep[8]_i_158_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.331     6.962 r  S1/sync_count_rep[8]_i_162/O
                         net (fo=1, routed)           0.000     6.962    S1/sync_count_rep[8]_i_162_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.338 r  S1/sync_count_reg_rep[8]_i_102/CO[3]
                         net (fo=1, routed)           0.000     7.338    S1/sync_count_reg_rep[8]_i_102_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.653 r  S1/sync_count_reg_rep[8]_i_93/O[3]
                         net (fo=3, routed)           1.003     8.657    count3[21]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.307     8.964 r  sync_count_rep[8]_i_56/O
                         net (fo=1, routed)           0.000     8.964    S1/L1/sync_count_reg[12]_0[1]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.514 r  S1/L1/sync_count_reg_rep[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.514    S1/L1/sync_count_reg_rep[8]_i_17_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.628 r  S1/L1/sync_count_reg_rep[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.628    S1/L1/sync_count_reg_rep[8]_i_16_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.850 r  S1/L1/sync_count_reg_rep[8]_i_15/O[0]
                         net (fo=1, routed)           1.169    11.018    S1/count2[29]
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.299    11.317 r  S1/sync_count_rep[8]_i_5/O
                         net (fo=1, routed)           0.000    11.317    S1/L1/count_reg[31][1]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.887 f  S1/L1/sync_count_reg_rep[8]_i_1/CO[2]
                         net (fo=84, routed)          1.807    13.694    S1/count1
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.313    14.007 r  S1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    14.007    S1/count[0]_i_6_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.539 r  S1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.539    S1/count_reg[0]_i_1_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.653 r  S1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.653    S1/count_reg[4]_i_1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.767 r  S1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.767    S1/count_reg[8]_i_1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.881 r  S1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.881    S1/count_reg[12]_i_1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.995 r  S1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.995    S1/count_reg[16]_i_1_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.109 r  S1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.109    S1/count_reg[20]_i_1_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.348 r  S1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.348    S1/count_reg[24]_i_1_n_5
    SLICE_X7Y13          FDCE                                         r  S1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         1.512    38.517    S1/clk_out1
    SLICE_X7Y13          FDCE                                         r  S1/count_reg[26]/C
                         clock pessimism              0.564    39.080    
                         clock uncertainty           -0.098    38.983    
    SLICE_X7Y13          FDCE (Setup_fdce_C_D)        0.062    39.045    S1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -15.348    
  -------------------------------------------------------------------
                         slack                                 23.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.757%)  route 0.159ns (49.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.559    -0.622    W1/clk_out1
    SLICE_X8Y18          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.159    -0.299    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y15          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.297    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.665%)  route 0.160ns (49.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y15          FDRE                                         r  W1/ROM_ADDRESS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[2]/Q
                         net (fo=2, routed)           0.160    -0.296    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.929%)  route 0.218ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.559    -0.622    W1/clk_out1
    SLICE_X8Y18          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.218    -0.240    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.148%)  route 0.216ns (56.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y15          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.239    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y15          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.239    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.953%)  route 0.218ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y15          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.218    -0.238    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.646%)  route 0.305ns (68.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X13Y21         FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.305    -0.180    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.361    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.974%)  route 0.268ns (62.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X8Y15          FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.268    -0.187    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 S1/D1/btn_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/L1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.581    -0.600    S1/D1/clk_out1
    SLICE_X4Y26          FDRE                                         r  S1/D1/btn_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  S1/D1/btn_stop_reg/Q
                         net (fo=7, routed)           0.141    -0.319    S1/L1/btn_stop
    SLICE_X6Y25          LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  S1/L1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    S1/L1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  S1/L1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=273, routed)         0.848    -0.842    S1/L1/clk_out1
    SLICE_X6Y25          FDCE                                         r  S1/L1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.120    -0.468    S1/L1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y22      S1/D1/DB_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y24      S1/D1/DB_count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      S1/collide_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      S1/collide_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y13      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y22      S1/D1/DB_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y22      S1/D1/DB_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



