$date
	Tue Sep 02 20:25:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipo_shift_tb $end
$var wire 16 ! data_out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # data_in [15:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 2 & shift_en [1:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 16 ( data_in [15:0] $end
$var wire 1 ) load $end
$var wire 1 * reset $end
$var wire 2 + shift_en [1:0] $end
$var reg 16 , data_out [15:0] $end
$var reg 16 - temp_data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b0 +
1*
0)
b1000111000010110 (
0'
b0 &
1%
0$
b1000111000010110 #
0"
bx !
$end
#5000
0%
0*
#6000
1"
1'
#7000
0"
0'
#8000
1"
1'
#9000
0"
0'
#10000
bx0 ,
bx0 !
b1000111000010110 -
1"
1'
1$
1)
#11000
0"
0'
#12000
b1110000101100 ,
b1110000101100 !
1"
1'
#13000
0"
0'
#14000
b100011100001011 ,
b100011100001011 !
1"
1'
b1 &
b1 +
#15000
0"
0'
#16000
b1110000101100 ,
b1110000101100 !
1"
1'
b10 &
b10 +
#17000
0"
0'
#18000
b1000011100001011 ,
b1000011100001011 !
1"
1'
b11 &
b11 +
#19000
0"
0'
#20000
1"
1'
#21000
0"
0'
#22000
1"
1'
#23000
0"
0'
#24000
1"
1'
#25000
0"
0'
#26000
1"
1'
#27000
0"
0'
#28000
1"
1'
#29000
0"
0'
#30000
1"
1'
#31000
0"
0'
#32000
1"
1'
#33000
0"
0'
#34000
1"
1'
#35000
0"
0'
#36000
1"
1'
#37000
0"
0'
#38000
1"
1'
#39000
0"
0'
#40000
1"
1'
#41000
0"
0'
#42000
1"
1'
#43000
0"
0'
#44000
1"
1'
#45000
0"
0'
#46000
1"
1'
#47000
0"
0'
#48000
1"
1'
#49000
0"
0'
#50000
1"
1'
#51000
0"
0'
#52000
1"
1'
#53000
0"
0'
#54000
1"
1'
#55000
0"
0'
#56000
1"
1'
#57000
0"
0'
#58000
1"
1'
#59000
0"
0'
#60000
1"
1'
#61000
0"
0'
#62000
1"
1'
#63000
0"
0'
#64000
1"
1'
#65000
0"
0'
#66000
1"
1'
#67000
0"
0'
#68000
1"
1'
