`include "global.sv"
`include "timescale.sv"
module bias_fc3_rom(
	input			clk,
	input							rstn,
	input	[`W_OUTPUT_BATCH:0]		aa,
	input							cena,
	output reg		[`WDP_BIAS*`OUTPUT_NUM_FC3 -1:0]	qa
	);
	
	logic [0:`OUTPUT_BATCH_FC3-1][0:`OUTPUT_NUM_FC3-1][`WD_BIAS:0] weight	 = {
-66'd111158916171169792,  66'd805398039781965824,  -66'd127510578221547520,  -66'd223202526885838848,  -66'd244756614102384640,  -66'd269975029976924160,  66'd575044821845016576,  66'd566464954656358400,  66'd105497547979620352,  -66'd384566355162038272,  -66'd564726489333891072,  -66'd349875732513554432,  66'd281914437764382720,  -66'd292934086895337472,  -66'd662052716003983360,  66'd951204895216631808,  
-66'd624375476177076224,  66'd179812121561792512,  -66'd269501037386137600,  -66'd206199868052471808,  66'd334136292281417728,  -66'd216855630374240256,  66'd518470791067598848,  -66'd181745801737797632,  66'd167323026679922688
	};

	always @(`CLK_RST_EDGE)
		if (`RST)			qa <= 0;
		else if (!cena)		qa <= weight[aa];	
endmodule





