<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L54'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp - Call lowering -----===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the lowering of LLVM calls to machine code calls for</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// GlobalISel.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUCallLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPULegalizerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Analysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/FunctionLoweringInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;amdgpu-call-lowering&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Wrapper around extendRegister to ensure we extend to a full 32-bit register.</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Register extendRegisterMin32(CallLowering::ValueHandler &amp;Handler,</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>                                    Register ValVReg, const CCValAssign &amp;VA) {</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>  if (VA.getLocVT().getSizeInBits() &lt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L36' href='#L36'><span>36:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>33.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 16-bit types are reported as legal for 32-bit registers. We need to</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extend and do a 32-bit copy to avoid the verifier complaining about it.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>    return Handler.MIRBuilder.buildAnyExt(LLT::scalar(32), ValVReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>33.6k</pre></td><td class='code'><pre>  return Handler.extendRegister(ValVReg, VA);</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>35.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct AMDGPUOutgoingValueHandler : public CallLowering::OutgoingValueHandler {</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AMDGPUOutgoingValueHandler(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineInstrBuilder MIB)</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>      : OutgoingValueHandler(B, MRI), MIB(MIB) {}</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstrBuilder MIB;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register getStackAddress(uint64_t Size, int64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                           ISD::ArgFlagsTy Flags) override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;not implemented&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToAddress(Register ValVReg, Register Addr, LLT MemTy,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                            const CCValAssign &amp;VA) override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;not implemented&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToReg(Register ValVReg, Register PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>                        const CCValAssign &amp;VA) override {</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    Register ExtReg = extendRegisterMin32(*this, ValVReg, VA);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is a scalar return, insert a readfirstlane just in case the value</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ends up in a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Assert this is a shader return.</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    const SIRegisterInfo *TRI</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>      = static_cast&lt;const SIRegisterInfo *&gt;(MRI.getTargetRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    if (TRI-&gt;isSGPRReg(MRI, PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.05k</span>, <span class='None'>False</span>: <span class='covered-line'>25.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>      LLT Ty = MRI.getType(ExtReg);</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>      LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>      if (Ty != S32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>7.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: We should probably support readfirstlane intrinsics with all</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // legal 32-bit types.</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        assert(Ty.getSizeInBits() == 32);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        if (Ty.isPointer())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          ExtReg = MIRBuilder.buildPtrToInt(S32, ExtReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>          ExtReg = MIRBuilder.buildBitcast(S32, ExtReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>      auto ToSGPR = MIRBuilder</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>                        .buildIntrinsic(Intrinsic::amdgcn_readfirstlane,</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>                                        {MRI.getType(ExtReg)})</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>                        .addReg(ExtReg);</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>      ExtReg = ToSGPR.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>7.05k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    MIRBuilder.buildCopy(PhysReg, ExtReg);</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    MIB.addUse(PhysReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct AMDGPUIncomingArgHandler : public CallLowering::IncomingValueHandler {</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  uint64_t StackUsed = 0;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AMDGPUIncomingArgHandler(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI)</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>      : IncomingValueHandler(B, MRI) {}</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register getStackAddress(uint64_t Size, int64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>                           ISD::ArgFlagsTy Flags) override {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    auto &amp;MFI = MIRBuilder.getMF().getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Byval is assumed to be writable memory, but other stack passed arguments</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are not.</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    const bool IsImmutable = !Flags.isByVal();</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    int FI = MFI.CreateFixedObject(Size, Offset, IsImmutable);</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    MPO = MachinePointerInfo::getFixedStack(MIRBuilder.getMF(), FI);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    auto AddrReg = MIRBuilder.buildFrameIndex(</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>        LLT::pointer(AMDGPUAS::PRIVATE_ADDRESS, 32), FI);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    StackUsed = std::max(StackUsed, Size + Offset);</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>    return AddrReg.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToReg(Register ValVReg, Register PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>94.1k</pre></td><td class='code'><pre>                        const CCValAssign &amp;VA) override {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>94.1k</pre></td><td class='code'><pre>    markPhysRegUsed(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>94.1k</pre></td><td class='code'><pre>    if (VA.getLocVT().getSizeInBits() &lt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.76k</span>, <span class='None'>False</span>: <span class='covered-line'>88.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 16-bit types are reported as legal for 32-bit registers. We need to do</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // a 32-bit copy, and truncate to avoid the verifier complaining about it.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>      auto Copy = MIRBuilder.buildCopy(LLT::scalar(32), PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we have signext/zeroext, it applies to the whole 32-bit register</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // before truncation.</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>      auto Extended =</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>          buildExtensionHint(VA, Copy.getReg(0), LLT(VA.getLocVT()));</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>      MIRBuilder.buildTrunc(ValVReg, Extended);</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>88.4k</pre></td><td class='code'><pre>    IncomingValueHandler::assignValueToReg(ValVReg, PhysReg, VA);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>88.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToAddress(Register ValVReg, Register Addr, LLT MemTy,</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>                            const CCValAssign &amp;VA) override {</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>    MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>    auto MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>        MPO, MachineMemOperand::MOLoad | MachineMemOperand::MOInvariant, MemTy,</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>        inferAlignFromPtrInfo(MF, MPO));</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>    MIRBuilder.buildLoad(ValVReg, Addr, *MMO);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>381</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// How the physical register gets marked varies between formal</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// parameters (it&apos;s a basic-block live-in), and a call instruction</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (it&apos;s an implicit-def of the BL).</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void markPhysRegUsed(unsigned PhysReg) = 0;</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct FormalArgHandler : public AMDGPUIncomingArgHandler {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FormalArgHandler(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI)</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>      : AMDGPUIncomingArgHandler(B, MRI) {}</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>93.9k</pre></td><td class='code'><pre>  void markPhysRegUsed(unsigned PhysReg) override {</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>93.9k</pre></td><td class='code'><pre>    MIRBuilder.getMBB().addLiveIn(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>93.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct CallReturnHandler : public AMDGPUIncomingArgHandler {</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CallReturnHandler(MachineIRBuilder &amp;MIRBuilder, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    MachineInstrBuilder MIB)</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      : AMDGPUIncomingArgHandler(MIRBuilder, MRI), MIB(MIB) {}</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>  void markPhysRegUsed(unsigned PhysReg) override {</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    MIB.addDef(PhysReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstrBuilder MIB;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct AMDGPUOutgoingArgHandler : public AMDGPUOutgoingValueHandler {</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For tail calls, the byte offset of the call&apos;s argument area from the</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// callee&apos;s. Unused elsewhere.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  int FPDiff;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Cache the SP register vreg if we need it more than once in this call site.</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register SPReg;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool IsTailCall;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AMDGPUOutgoingArgHandler(MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineRegisterInfo &amp;MRI, MachineInstrBuilder MIB,</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           bool IsTailCall = false, int FPDiff = 0)</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>      : AMDGPUOutgoingValueHandler(MIRBuilder, MRI, MIB), FPDiff(FPDiff),</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>        IsTailCall(IsTailCall) {}</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register getStackAddress(uint64_t Size, int64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>                           ISD::ArgFlagsTy Flags) override {</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>    MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>    const LLT PtrTy = LLT::pointer(AMDGPUAS::PRIVATE_ADDRESS, 32);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>    if (IsTailCall) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L201' href='#L201'><span>201:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>675</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      Offset += FPDiff;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      int FI = MF.getFrameInfo().CreateFixedObject(Size, Offset, true);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      auto FIReg = MIRBuilder.buildFrameIndex(PtrTy, FI);</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      MPO = MachinePointerInfo::getFixedStack(MF, FI);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return FIReg.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    if (!SPReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>638</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      const GCNSubtarget &amp;ST = MIRBuilder.getMF().getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      if (ST.enableFlatScratch()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The stack is accessed unswizzled, so we can use a regular copy.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        SPReg = MIRBuilder.buildCopy(PtrTy,</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                     MFI-&gt;getStackPtrOffsetReg()).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The address we produce here, without knowing the use context, is going</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // to be interpreted as a vector address, so we need to convert to a</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // swizzled address.</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>        SPReg = MIRBuilder.buildInstr(AMDGPU::G_AMDGPU_WAVE_ADDRESS, {PtrTy},</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                      {MFI-&gt;getStackPtrOffsetReg()}).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    auto OffsetReg = MIRBuilder.buildConstant(S32, Offset);</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    auto AddrReg = MIRBuilder.buildPtrAdd(PtrTy, SPReg, OffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    MPO = MachinePointerInfo::getStack(MF, Offset);</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>675</pre></td><td class='code'><pre>    return AddrReg.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToReg(Register ValVReg, Register PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>                        const CCValAssign &amp;VA) override {</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    MIB.addUse(PhysReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    Register ExtReg = extendRegisterMin32(*this, ValVReg, VA);</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    MIRBuilder.buildCopy(PhysReg, ExtReg);</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToAddress(Register ValVReg, Register Addr, LLT MemTy,</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>                            const CCValAssign &amp;VA) override {</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    uint64_t LocMemOffset = VA.getLocMemOffset();</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    const auto &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    auto MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>        MPO, MachineMemOperand::MOStore, MemTy,</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>        commonAlignment(ST.getStackAlignment(), LocMemOffset));</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    MIRBuilder.buildStore(ValVReg, Addr, *MMO);</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void assignValueToAddress(const CallLowering::ArgInfo &amp;Arg,</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            unsigned ValRegIndex, Register Addr, LLT MemTy,</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachinePointerInfo &amp;MPO,</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>                            const CCValAssign &amp;VA) override {</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    Register ValVReg = VA.getLocInfo() != CCValAssign::LocInfo::FPExt</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>679</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>                           ? extendRegister(Arg.Regs[ValRegIndex], VA)</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>                           : <div class='tooltip'><span class='red'>Arg.Regs[ValRegIndex]</span><span class='tooltip-content'>0</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>    assignValueToAddress(ValVReg, Addr, MemTy, MPO, VA);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>679</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPUCallLowering::AMDGPUCallLowering(const AMDGPUTargetLowering &amp;TLI)</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  : CallLowering(&amp;TLI) {</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Compatibility shim</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>static ISD::NodeType extOpcodeToISDExtOpcode(unsigned MIOpc) {</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>  switch (MIOpc) {</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>4.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    return ISD::SIGN_EXTEND;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>4.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return ISD::ZERO_EXTEND;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>4.58k</pre></td><td class='code'><pre>  case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.58k</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>4.58k</pre></td><td class='code'><pre>    return ISD::ANY_EXTEND;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;not an extend opcode&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::canLowerReturn(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        CallingConv::ID CallConv,</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        SmallVectorImpl&lt;BaseArgInfo&gt; &amp;Outs,</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>                                        bool IsVarArg) const {</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For shaders. Vector types should be explicitly handled by CC.</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>  if (AMDGPU::isEntryFunctionCC(CallConv))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.7k</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  CCState CCInfo(CallConv, IsVarArg, MF, ArgLocs,</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>                 MF.getFunction().getContext());</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  return checkReturn(CCInfo, Outs, TLI.CCAssignFnForReturn(CallConv, IsVarArg));</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Lower the return value for the already existing \p Ret. This assumes that</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p B&apos;s insertion point is correct.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerReturnVal(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const Value *Val, ArrayRef&lt;Register&gt; VRegs,</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>                                        MachineInstrBuilder &amp;Ret) const {</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537</span>, <span class='None'>False</span>: <span class='covered-line'>15.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  auto &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  const auto &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  const DataLayout &amp;DL = MF.getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  LLVMContext &amp;Ctx = F.getContext();</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  CallingConv::ID CC = F.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  SmallVector&lt;EVT, 8&gt; SplitEVTs;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  ComputeValueVTs(TLI, DL, Val-&gt;getType(), SplitEVTs);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  assert(VRegs.size() == SplitEVTs.size() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>         &quot;For each split Type there should be exactly one VReg.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  SmallVector&lt;ArgInfo, 8&gt; SplitRetInfos;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>31.9k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; SplitEVTs.size(); <div class='tooltip'>++i<span class='tooltip-content'>16.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.0k</span>, <span class='None'>False</span>: <span class='covered-line'>15.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    EVT VT = SplitEVTs[i];</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    Register Reg = VRegs[i];</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    ArgInfo RetInfo(Reg, VT.getTypeForEVT(Ctx), 0);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    setArgFlags(RetInfo, AttributeList::ReturnIndex, DL, F);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    if (VT.isScalarInteger()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.67k</span>, <span class='None'>False</span>: <span class='covered-line'>11.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>      unsigned ExtendOp = TargetOpcode::G_ANYEXT;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>      if (RetInfo.Flags[0].isSExt()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>4.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>        assert(RetInfo.Regs.size() == 1 &amp;&amp; &quot;expect only simple return values&quot;);</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>        ExtendOp = TargetOpcode::G_SEXT;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>      } else if (RetInfo.Flags[0].isZExt()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L334' href='#L334'><span>334:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        assert(RetInfo.Regs.size() == 1 &amp;&amp; &quot;expect only simple return values&quot;);</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>        ExtendOp = TargetOpcode::G_ZEXT;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>      EVT ExtVT = TLI.getTypeForExtReturn(Ctx, VT,</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>                                          extOpcodeToISDExtOpcode(ExtendOp));</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>      if (ExtVT != VT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>2.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        RetInfo.Ty = ExtVT.getTypeForEVT(Ctx);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        LLT ExtTy = getLLTForType(*RetInfo.Ty, DL);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>        Reg = B.buildInstr(ExtendOp, {ExtTy}, {Reg}).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    if (Reg != RetInfo.Regs[0]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      RetInfo.Regs[0] = Reg;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Reset the arg flags after modifying Reg.</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      setArgFlags(RetInfo, AttributeList::ReturnIndex, DL, F);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    splitToValueTypes(RetInfo, SplitRetInfos, DL, CC);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  CCAssignFn *AssignFn = TLI.CCAssignFnForReturn(CC, F.isVarArg());</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  OutgoingValueAssigner Assigner(AssignFn);</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  AMDGPUOutgoingValueHandler RetHandler(B, *MRI, Ret);</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  return determineAndHandleAssignments(RetHandler, Assigner, SplitRetInfos, B,</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>                                       CC, F.isVarArg());</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerReturn(MachineIRBuilder &amp;B, const Value *Val,</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     ArrayRef&lt;Register&gt; VRegs,</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>                                     FunctionLoweringInfo &amp;FLI) const {</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  MFI-&gt;setIfReturnsVoid(!Val);</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  assert(!Val == VRegs.empty() &amp;&amp; &quot;Return value without a vreg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  CallingConv::ID CC = B.getMF().getFunction().getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  const bool IsShader = AMDGPU::isShader(CC);</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  const bool IsWaveEnd =</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>      (IsShader &amp;&amp; <div class='tooltip'>MFI-&gt;returnsVoid()<span class='tooltip-content'>9.29k</span></div>) || <div class='tooltip'>AMDGPU::isKernel(CC)<span class='tooltip-content'>20.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.29k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30k</span>, <span class='None'>False</span>: <span class='covered-line'>6.99k</span>]
  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.54k</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L378'><span>378:7</span></a></span>) to (<span class='line-number'><a href='#L378'><span>378:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (378:8)
     Condition C2 --> (378:20)
     Condition C3 --> (378:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  F  = F      }
  2 { T,  F,  F  = F      }
  3 { F,  -,  T  = T      }
  4 { T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>23.2k</pre></td><td class='code'><pre>  if (IsWaveEnd) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.84k</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_ENDPGM)</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>      .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  unsigned ReturnOpc =</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>      IsShader ? <div class='tooltip'>AMDGPU::SI_RETURN_TO_EPILOG<span class='tooltip-content'>6.99k</span></div> : <div class='tooltip'>AMDGPU::SI_RETURN<span class='tooltip-content'>9.40k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.99k</span>, <span class='None'>False</span>: <span class='covered-line'>9.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  auto Ret = B.buildInstrNoInsert(ReturnOpc);</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  if (!FLI.CanLowerReturn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    insertSRetStores(B, Val-&gt;getType(), VRegs, FLI.DemoteRegister);</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  else if (!lowerReturnVal(B, Val, VRegs, Ret))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Handle CalleeSavedRegsViaCopy.</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  B.insertInstr(Ret);</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUCallLowering::lowerParameterPtr(Register DstReg, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>                                           uint64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  Register KernArgSegmentPtr =</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>    MFI-&gt;getPreloadedReg(AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR);</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  Register KernArgSegmentVReg = MRI.getLiveInVirtReg(KernArgSegmentPtr);</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  auto OffsetReg = B.buildConstant(LLT::scalar(64), Offset);</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>  B.buildPtrAdd(DstReg, KernArgSegmentVReg, OffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUCallLowering::lowerParameter(MachineIRBuilder &amp;B, ArgInfo &amp;OrigArg,</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        uint64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>                                        Align Alignment) const {</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  const DataLayout &amp;DL = F.getParent()-&gt;getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  LLT PtrTy = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  SmallVector&lt;ArgInfo, 32&gt; SplitArgs;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  SmallVector&lt;uint64_t&gt; FieldOffsets;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  splitToValueTypes(OrigArg, SplitArgs, DL, F.getCallingConv(), &amp;FieldOffsets);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>  unsigned Idx = 0;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>  for (ArgInfo &amp;SplitArg : SplitArgs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>446</span>, <span class='None'>False</span>: <span class='covered-line'>432</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    Register PtrReg = B.getMRI()-&gt;createGenericVirtualRegister(PtrTy);</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    lowerParameterPtr(PtrReg, B, Offset + FieldOffsets[Idx]);</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    LLT ArgTy = getLLTForType(*SplitArg.Ty, DL);</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    if (SplitArg.Flags[0].isPointer()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Compensate for losing pointeriness in splitValueTypes.</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>      LLT PtrTy = LLT::pointer(SplitArg.Flags[0].getPointerAddrSpace(),</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>                               ArgTy.getScalarSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>      ArgTy = ArgTy.isVector() ? <div class='tooltip'>LLT::vector(ArgTy.getElementCount(), PtrTy)<span class='tooltip-content'>4</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>                               : <div class='tooltip'>PtrTy<span class='tooltip-content'>326</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>        PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>        MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>            MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>        ArgTy, commonAlignment(Alignment, FieldOffsets[Idx]));</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    assert(SplitArg.Regs.size() == 1);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    B.buildLoad(SplitArg.Regs[0], PtrReg, *MMO);</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>    ++Idx;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Allocate special inputs passed in user SGPRs.</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void allocateHSAUserSGPRs(CCState &amp;CCInfo,</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>                                 SIMachineFunctionInfo &amp;Info) {</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: How should these inputs interact with inreg / custom SGPR inputs?</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const GCNUserSGPRUsageInfo &amp;UserSGPRInfo = Info.getUserSGPRInfo();</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasPrivateSegmentBuffer()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>3.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    Register PrivateSegmentBufferReg = Info.addPrivateSegmentBuffer(TRI);</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    MF.addLiveIn(PrivateSegmentBufferReg, &amp;AMDGPU::SGPR_128RegClass);</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    CCInfo.AllocateReg(PrivateSegmentBufferReg);</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasDispatchPtr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>4.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    Register DispatchPtrReg = Info.addDispatchPtr(TRI);</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    MF.addLiveIn(DispatchPtrReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    CCInfo.AllocateReg(DispatchPtrReg);</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const Module *M = MF.getFunction().getParent();</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasQueuePtr() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>4.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>      <div class='tooltip'>AMDGPU::getAMDHSACodeObjectVersion(*M) &lt; AMDGPU::AMDHSA_COV5<span class='tooltip-content'>218</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L477' href='#L477'><span>477:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>173</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L476'><span>476:7</span></a></span>) to (<span class='line-number'><a href='#L476'><span>477:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (476:7)
     Condition C2 --> (477:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    Register QueuePtrReg = Info.addQueuePtr(TRI);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    MF.addLiveIn(QueuePtrReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    CCInfo.AllocateReg(QueuePtrReg);</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasKernargSegmentPtr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.00k</span>, <span class='None'>False</span>: <span class='covered-line'>574</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    Register InputPtrReg = Info.addKernargSegmentPtr(TRI);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    const LLT P4 = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    Register VReg = MRI.createGenericVirtualRegister(P4);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    MRI.addLiveIn(InputPtrReg, VReg);</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    B.getMBB().addLiveIn(InputPtrReg);</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    B.buildCopy(VReg, InputPtrReg);</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>    CCInfo.AllocateReg(InputPtrReg);</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>4.00k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasDispatchID()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L494' href='#L494'><span>494:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>4.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    Register DispatchIDReg = Info.addDispatchID(TRI);</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    MF.addLiveIn(DispatchIDReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    CCInfo.AllocateReg(DispatchIDReg);</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasFlatScratchInit()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>4.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    Register FlatScratchInitReg = Info.addFlatScratchInit(TRI);</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    MF.addLiveIn(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    CCInfo.AllocateReg(FlatScratchInitReg);</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // these from the dispatch pointer.</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerFormalArgumentsKernel(</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, const Function &amp;F,</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>    ArrayRef&lt;ArrayRef&lt;Register&gt;&gt; VRegs) const {</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const GCNSubtarget *Subtarget = &amp;MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = Subtarget-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const DataLayout &amp;DL = F.getParent()-&gt;getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  CCState CCInfo(F.getCallingConv(), F.isVarArg(), MF, ArgLocs, F.getContext());</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  allocateHSAUserSGPRs(CCInfo, B, MF, *TRI, *Info);</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  unsigned i = 0;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const Align KernArgBaseAlign(16);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  const unsigned BaseOffset = Subtarget-&gt;getExplicitKernelArgOffset();</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  uint64_t ExplicitArgOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Align down to dword alignment and extract bits for extending loads.</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>  for (auto &amp;Arg : F.args()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.85k</span>, <span class='None'>False</span>: <span class='covered-line'>4.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    const bool IsByRef = Arg.hasByRefAttr();</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    Type *ArgTy = IsByRef ? <div class='tooltip'>Arg.getParamByRefType()<span class='tooltip-content'>28</span></div> : <div class='tooltip'>Arg.getType()<span class='tooltip-content'>7.82k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>7.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    unsigned AllocSize = DL.getTypeAllocSize(ArgTy);</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    if (AllocSize == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>7.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    MaybeAlign ParamAlign = IsByRef ? <div class='tooltip'>Arg.getParamAlign()<span class='tooltip-content'>28</span></div> : <div class='tooltip'>std::nullopt<span class='tooltip-content'>7.82k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>7.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    Align ABIAlign = DL.getValueOrABITypeAlignment(ParamAlign, ArgTy);</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    uint64_t ArgOffset = alignTo(ExplicitArgOffset, ABIAlign) + BaseOffset;</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    ExplicitArgOffset = alignTo(ExplicitArgOffset, ABIAlign) + AllocSize;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>7.85k</pre></td><td class='code'><pre>    if (Arg.use_empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>460</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      ++i;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    Align Alignment = commonAlignment(KernArgBaseAlign, ArgOffset);</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    if (IsByRef) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>432</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      unsigned ByRefAS = cast&lt;PointerType&gt;(Arg.getType())-&gt;getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      assert(VRegs[i].size() == 1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>             &quot;expected only one register for byval pointers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      if (ByRefAS == AMDGPUAS::CONSTANT_ADDRESS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        lowerParameterPtr(VRegs[i][0], B, ArgOffset);</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        const LLT ConstPtrTy = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        Register PtrReg = MRI.createGenericVirtualRegister(ConstPtrTy);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        lowerParameterPtr(PtrReg, B, ArgOffset);</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        B.buildAddrSpaceCast(VRegs[i][0], PtrReg);</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>      ArgInfo OrigArg(VRegs[i], Arg, i);</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>      const unsigned OrigArgIdx = i + AttributeList::FirstArgIndex;</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>      setArgFlags(OrigArg, OrigArgIdx, DL, F);</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>      lowerParameter(B, OrigArg, ArgOffset, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>432</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    ++i;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  TLI.allocateSpecialEntryInputVGPRs(CCInfo, MF, *TRI, *Info);</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  TLI.allocateSystemSGPRs(CCInfo, MF, *Info, F.getCallingConv(), false);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerFormalArguments(</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, const Function &amp;F, ArrayRef&lt;ArrayRef&lt;Register&gt;&gt; VRegs,</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>    FunctionLoweringInfo &amp;FLI) const {</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  CallingConv::ID CC = F.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The infrastructure for normal calling convention lowering is essentially</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // useless for kernels. We want to avoid any kind of legalization or argument</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // splitting.</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  if (CC == CallingConv::AMDGPU_KERNEL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.57k</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>    return lowerFormalArgumentsKernel(B, F, VRegs);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const bool IsGraphics = AMDGPU::isGraphics(CC);</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const bool IsEntryFunc = AMDGPU::isEntryFunctionCC(CC);</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = B.getMBB();</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;Subtarget = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = Subtarget.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const DataLayout &amp;DL = F.getParent()-&gt;getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  CCState CCInfo(CC, F.isVarArg(), MF, ArgLocs, F.getContext());</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const GCNUserSGPRUsageInfo &amp;UserSGPRInfo = Info-&gt;getUserSGPRInfo();</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasImplicitBufferPtr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.95k</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>    Register ImplicitBufferPtrReg = Info-&gt;addImplicitBufferPtr(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>    MF.addLiveIn(ImplicitBufferPtrReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>    CCInfo.AllocateReg(ImplicitBufferPtrReg);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>4.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This probably isn&apos;t defined for mesa</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (UserSGPRInfo.hasFlatScratchInit() &amp;&amp; <div class='tooltip'>!Subtarget.isAmdPalOS()<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L614'><span>614:7</span></a></span>) to (<span class='line-number'><a href='#L614'><span>614:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (614:7)
     Condition C2 --> (614:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Register FlatScratchInitReg = Info-&gt;addFlatScratchInit(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MF.addLiveIn(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    CCInfo.AllocateReg(FlatScratchInitReg);</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  SmallVector&lt;ArgInfo, 32&gt; SplitArgs;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  unsigned Idx = 0;</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  unsigned PSInputNum = 0;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert the hidden sret parameter if the return value won&apos;t fit in the</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // return registers.</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (!FLI.CanLowerReturn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L626' href='#L626'><span>626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    insertSRetIncomingArgument(F, SplitArgs, FLI.DemoteRegister, MRI, DL);</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  for (auto &amp;Arg : F.args()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    if (DL.getTypeStoreSize(Arg.getType()) == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    const bool InReg = Arg.hasAttribute(Attribute::InReg);</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    if (Arg.hasAttribute(Attribute::SwiftSelf) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>        Arg.hasAttribute(Attribute::SwiftError) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>        Arg.hasAttribute(Attribute::Nest))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L635'><span>635:9</span></a></span>) to (<span class='line-number'><a href='#L635'><span>637:42</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (635:9)
     Condition C2 --> (636:9)
     Condition C3 --> (637:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    if (CC == CallingConv::AMDGPU_PS &amp;&amp; <div class='tooltip'>!InReg<span class='tooltip-content'>24.9k</span></div> &amp;&amp; <div class='tooltip'>PSInputNum &lt;= 15<span class='tooltip-content'>12.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.9k</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.6k</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.6k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L640'><span>640:9</span></a></span>) to (<span class='line-number'><a href='#L640'><span>640:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (640:9)
     Condition C2 --> (640:41)
     Condition C3 --> (640:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>      const bool ArgUsed = !Arg.use_empty();</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>      bool SkipArg = !ArgUsed &amp;&amp; <div class='tooltip'>!Info-&gt;isPSInputAllocated(PSInputNum)<span class='tooltip-content'>283</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>283</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>271</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L642'><span>642:22</span></a></span>) to (<span class='line-number'><a href='#L642'><span>642:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (642:22)
     Condition C2 --> (642:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>      if (!SkipArg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='None'>False</span>: <span class='covered-line'>271</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>        Info-&gt;markPSInputAllocated(PSInputNum);</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>        if (ArgUsed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>          Info-&gt;markPSInputEnabled(PSInputNum);</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>12.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>      ++PSInputNum;</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>      if (SkipArg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>271</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>        for (Register R : VRegs[Idx])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272</span>, <span class='None'>False</span>: <span class='covered-line'>271</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>          B.buildUndef(R);</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>        ++Idx;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>    ArgInfo OrigArg(VRegs[Idx], Arg, Idx);</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>    const unsigned OrigArgIdx = Idx + AttributeList::FirstArgIndex;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>    setArgFlags(OrigArg, OrigArgIdx, DL, F);</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>    splitToValueTypes(OrigArg, SplitArgs, DL, CC);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>    ++Idx;</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>41.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At least one interpolation mode must be enabled or else the GPU will</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hang.</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check PSInputAddr instead of PSInputEnable. The idea is that if the user</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // set PSInputAddr, the user wants to enable some bits after the compilation</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // based on run-time states. Since we can&apos;t know what the final PSInputEna</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // will look like, so we shouldn&apos;t do anything here and the user should take</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // responsibility for the correct programming.</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, the following restrictions apply:</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // - At least one of PERSP_* (0xF) or LINEAR_* (0x70) must be enabled.</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // - If POS_W_FLOAT (11) is enabled, at least one of PERSP_* must be</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   enabled too.</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (CC == CallingConv::AMDGPU_PS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.56k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>8.56k</pre></td><td class='code'><pre>    if ((Info-&gt;getPSInputAddr() &amp; 0x7F) == 0 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.86k</span>, <span class='None'>False</span>: <span class='covered-line'>5.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>8.56k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>5.69k</span></div><div class='tooltip'>(Info-&gt;getPSInputAddr() &amp; 0xF) == 0<span class='tooltip-content'>5.69k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Info-&gt;isPSInputAllocated(11)<span class='tooltip-content'>2</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L683'><span>683:9</span></a></span>) to (<span class='line-number'><a href='#L683'><span>685:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (683:9)
     Condition C2 --> (684:10)
     Condition C3 --> (685:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>      CCInfo.AllocateReg(AMDGPU::VGPR0);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>      CCInfo.AllocateReg(AMDGPU::VGPR1);</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>      Info-&gt;markPSInputAllocated(0);</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>      Info-&gt;markPSInputEnabled(0);</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>8.56k</pre></td><td class='code'><pre>    if (Subtarget.isAmdPalOS()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.95k</span>, <span class='None'>False</span>: <span class='covered-line'>6.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For isAmdPalOS, the user does not enable some bits after compilation</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // based on run-time states; the register values being generated here are</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the final ones set in hardware. Therefore we need to apply the</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // workaround to PSInputAddr and PSInputEnable together.  (The case where</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // a bit is set in PSInputAddr but not PSInputEnable is where the frontend</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // set up an input arg for a particular interpolation mode, but nothing</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // uses that input arg. Really we should have an earlier pass that removes</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // such an arg.)</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>      unsigned PsInputBits = Info-&gt;getPSInputAddr() &amp; Info-&gt;getPSInputEnable();</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>      if ((PsInputBits &amp; 0x7F) == 0 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>          ((PsInputBits &amp; 0xF) == 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>           <div class='tooltip'><span class='red'>(PsInputBits &gt;&gt; 11 &amp; 1)</span><span class='tooltip-content'>0</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L702'><span>702:11</span></a></span>) to (<span class='line-number'><a href='#L702'><span>704:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (702:11)
     Condition C2 --> (703:12)
     Condition C3 --> (704:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>Info-&gt;markPSInputEnabled(llvm::countr_zero(Info-&gt;getPSInputAddr()))</span>;</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>8.56k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  CCAssignFn *AssignFn = TLI.CCAssignFnForCall(CC, F.isVarArg());</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (!MBB.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>18.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    B.setInstr(*MBB.begin());</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (!IsEntryFunc &amp;&amp; <div class='tooltip'>!IsGraphics<span class='tooltip-content'>9.62k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.62k</span>, <span class='None'>False</span>: <span class='covered-line'>9.16k</span>]
  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L715'><span>715:7</span></a></span>) to (<span class='line-number'><a href='#L715'><span>715:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (715:7)
     Condition C2 --> (715:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For the fixed ABI, pass workitem IDs in the last argument register.</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>    TLI.allocateSpecialInputVGPRsFixed(CCInfo, MF, *TRI, *Info);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>    if (!Subtarget.enableFlatScratch())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>7.58k</pre></td><td class='code'><pre>      CCInfo.AllocateReg(Info-&gt;getScratchRSrcReg());</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>    TLI.allocateSpecialInputSGPRs(CCInfo, MF, *TRI, *Info);</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  IncomingValueAssigner Assigner(AssignFn);</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (!determineAssignments(Assigner, SplitArgs, CCInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  FormalArgHandler Handler(B, MRI);</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (!handleAssignments(Handler, SplitArgs, CCInfo, ArgLocs, B))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  uint64_t StackSize = Assigner.StackSize;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Start adding system SGPRs.</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  if (IsEntryFunc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L735' href='#L735'><span>735:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.16k</span>, <span class='None'>False</span>: <span class='covered-line'>9.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>    TLI.allocateSystemSGPRs(CCInfo, MF, *Info, CC, IsGraphics);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When we tail call, we need to check if the callee&apos;s arguments will fit on</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the caller&apos;s stack. So, whenever we lower formal arguments, we should keep</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // track of this information, since we might lower a tail call in this</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // function later.</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  Info-&gt;setBytesInStackArgArea(StackSize);</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move back to the end of the basic block.</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  B.setMBB(MBB);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>18.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::passSpecialInputs(MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           CCState &amp;CCInfo,</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           SmallVectorImpl&lt;std::pair&lt;MCRegister, Register&gt;&gt; &amp;ArgRegs,</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>                                           CallLoweringInfo &amp;Info) const {</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there&apos;s no call site, this doesn&apos;t correspond to a call from the IR and</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // doesn&apos;t need implicit inputs.</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (!Info.CB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L758' href='#L758'><span>758:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const AMDGPUFunctionArgInfo *CalleeArgInfo</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    = &amp;AMDGPUArgumentUsageInfo::FixedABIFunctionInfo;</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const AMDGPUFunctionArgInfo &amp;CallerArgInfo = MFI-&gt;getArgInfo();</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Unify with private memory register handling. This is complicated by</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the fact that at least in kernels, the input argument is not necessarily</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in the same location as the input.</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  AMDGPUFunctionArgInfo::PreloadedValue InputRegs[] = {</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::DISPATCH_PTR,</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::QUEUE_PTR,</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR,</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::DISPATCH_ID,</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::WORKGROUP_ID_X,</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::WORKGROUP_ID_Y,</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::WORKGROUP_ID_Z,</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::LDS_KERNEL_ID,</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  static constexpr StringLiteral ImplicitAttrNames[] = {</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-dispatch-ptr&quot;,</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-queue-ptr&quot;,</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-implicitarg-ptr&quot;,</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-dispatch-id&quot;,</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-workgroup-id-x&quot;,</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-workgroup-id-y&quot;,</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-workgroup-id-z&quot;,</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    &quot;amdgpu-no-lds-kernel-id&quot;,</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const AMDGPULegalizerInfo *LI</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    = static_cast&lt;const AMDGPULegalizerInfo*&gt;(ST.getLegalizerInfo());</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  unsigned I = 0;</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  for (auto InputID : InputRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99k</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>    const ArgDescriptor *OutgoingArg;</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>    const TargetRegisterClass *ArgRC;</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>    LLT ArgTy;</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the callee does not use the attribute value, skip copying the value.</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>    if (Info.CB-&gt;hasFnAttr(ImplicitAttrNames[I++]))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L806' href='#L806'><span>806:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>382</span>, <span class='None'>False</span>: <span class='covered-line'>1.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    std::tie(OutgoingArg, ArgRC, ArgTy) =</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>        CalleeArgInfo-&gt;getPreloadedValue(InputID);</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    if (!OutgoingArg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    const ArgDescriptor *IncomingArg;</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    const TargetRegisterClass *IncomingArgRC;</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    std::tie(IncomingArg, IncomingArgRC, ArgTy) =</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>        CallerArgInfo.getPreloadedValue(InputID);</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    assert(IncomingArgRC == ArgRC);</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    Register InputReg = MRI.createGenericVirtualRegister(ArgTy);</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    if (IncomingArg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L822' href='#L822'><span>822:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>452</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>      LI-&gt;loadInputValue(InputReg, MIRBuilder, IncomingArg, ArgRC, ArgTy);</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>452</span></div><div class='tooltip'>InputID == AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR<span class='tooltip-content'>452</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>147</span>, <span class='None'>False</span>: <span class='covered-line'>305</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>      LI-&gt;getImplicitArgPtr(InputReg, MRI, MIRBuilder);</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>    } else if (InputID == AMDGPUFunctionArgInfo::LDS_KERNEL_ID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L826' href='#L826'><span>826:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      std::optional&lt;uint32_t&gt; Id =</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>          AMDGPUMachineFunction::getLDSKernelIdMetadata(MF.getFunction());</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      if (Id) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MIRBuilder.buildConstant(InputReg, *Id);</span></pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre><span class='red'>      }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>        MIRBuilder.buildUndef(InputReg);</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We may have proven the input wasn&apos;t needed, although the ABI is</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // requiring it. We just need to allocate the register appropriately.</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>      MIRBuilder.buildUndef(InputReg);</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    if (OutgoingArg-&gt;isRegister()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L840' href='#L840'><span>840:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.61k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>      ArgRegs.emplace_back(OutgoingArg-&gt;getRegister(), InputReg);</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>      if (!CCInfo.AllocateReg(OutgoingArg-&gt;getRegister()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>report_fatal_error(&quot;failed to allocate implicit input argument&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Unhandled stack passed implicit input argument\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return false;</span></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pack workitem IDs into a single register or pass it as is if already</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // packed.</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const ArgDescriptor *OutgoingArg;</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const TargetRegisterClass *ArgRC;</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  LLT ArgTy;</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  std::tie(OutgoingArg, ArgRC, ArgTy) =</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      CalleeArgInfo-&gt;getPreloadedValue(AMDGPUFunctionArgInfo::WORKITEM_ID_X);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (!OutgoingArg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L858' href='#L858'><span>858:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>std::tie(OutgoingArg, ArgRC, ArgTy) =</span></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        CalleeArgInfo-&gt;getPreloadedValue(AMDGPUFunctionArgInfo::WORKITEM_ID_Y)</span>;</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (!OutgoingArg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>std::tie(OutgoingArg, ArgRC, ArgTy) =</span></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        CalleeArgInfo-&gt;getPreloadedValue(AMDGPUFunctionArgInfo::WORKITEM_ID_Z)</span>;</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (!OutgoingArg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  auto WorkitemIDX =</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      CallerArgInfo.getPreloadedValue(AMDGPUFunctionArgInfo::WORKITEM_ID_X);</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  auto WorkitemIDY =</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      CallerArgInfo.getPreloadedValue(AMDGPUFunctionArgInfo::WORKITEM_ID_Y);</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  auto WorkitemIDZ =</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      CallerArgInfo.getPreloadedValue(AMDGPUFunctionArgInfo::WORKITEM_ID_Z);</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const ArgDescriptor *IncomingArgX = std::get&lt;0&gt;(WorkitemIDX);</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const ArgDescriptor *IncomingArgY = std::get&lt;0&gt;(WorkitemIDY);</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const ArgDescriptor *IncomingArgZ = std::get&lt;0&gt;(WorkitemIDZ);</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const bool NeedWorkItemIDX = !Info.CB-&gt;hasFnAttr(&quot;amdgpu-no-workitem-id-x&quot;);</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const bool NeedWorkItemIDY = !Info.CB-&gt;hasFnAttr(&quot;amdgpu-no-workitem-id-y&quot;);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const bool NeedWorkItemIDZ = !Info.CB-&gt;hasFnAttr(&quot;amdgpu-no-workitem-id-z&quot;);</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If incoming ids are not packed we need to pack them.</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Should consider known workgroup size to eliminate known 0 cases.</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  Register InputReg;</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (IncomingArgX &amp;&amp; <div class='tooltip'>!IncomingArgX-&gt;isMasked()<span class='tooltip-content'>247</span></div> &amp;&amp; <div class='tooltip'>CalleeArgInfo-&gt;WorkItemIDX<span class='tooltip-content'>152</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
  Branch (<span class='line-number'><a name='L886' href='#L886'><span>886:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      <div class='tooltip'>NeedWorkItemIDX<span class='tooltip-content'>152</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L887' href='#L887'><span>887:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L886'><span>886:7</span></a></span>) to (<span class='line-number'><a href='#L886'><span>887:22</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (886:7)
     Condition C2 --> (886:23)
     Condition C3 --> (886:52)
     Condition C4 --> (887:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: not covered
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>    if (ST.getMaxWorkitemID(MF.getFunction(), 0) != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>      InputReg = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>      LI-&gt;loadInputValue(InputReg, MIRBuilder, IncomingArgX,</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>                         std::get&lt;1&gt;(WorkitemIDX), std::get&lt;2&gt;(WorkitemIDX));</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      InputReg = MIRBuilder.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (IncomingArgY &amp;&amp; <div class='tooltip'>!IncomingArgY-&gt;isMasked()<span class='tooltip-content'>235</span></div> &amp;&amp; <div class='tooltip'>CalleeArgInfo-&gt;WorkItemIDY<span class='tooltip-content'>140</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>235</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
  Branch (<span class='line-number'><a name='L897' href='#L897'><span>897:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      <div class='tooltip'>NeedWorkItemIDY<span class='tooltip-content'>140</span></div> &amp;&amp; <div class='tooltip'>ST.getMaxWorkitemID(MF.getFunction(), 1) != 0<span class='tooltip-content'>139</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L897'><span>897:7</span></a></span>) to (<span class='line-number'><a href='#L897'><span>898:71</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (897:7)
     Condition C2 --> (897:23)
     Condition C3 --> (897:52)
     Condition C4 --> (898:7)
     Condition C5 --> (898:26)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: not covered
  C4-Pair: covered: (3,5)
  C5-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    Register Y = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    LI-&gt;loadInputValue(Y, MIRBuilder, IncomingArgY, std::get&lt;1&gt;(WorkitemIDY),</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>                       std::get&lt;2&gt;(WorkitemIDY));</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    Y = MIRBuilder.buildShl(S32, Y, MIRBuilder.buildConstant(S32, 10)).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    InputReg = InputReg ? MIRBuilder.buildOr(S32, InputReg, Y).getReg(0) : <div class='tooltip'><span class='red'>Y</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (IncomingArgZ &amp;&amp; <div class='tooltip'>!IncomingArgZ-&gt;isMasked()<span class='tooltip-content'>229</span></div> &amp;&amp; <div class='tooltip'>CalleeArgInfo-&gt;WorkItemIDZ<span class='tooltip-content'>134</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      <div class='tooltip'>NeedWorkItemIDZ<span class='tooltip-content'>134</span></div> &amp;&amp; <div class='tooltip'>ST.getMaxWorkitemID(MF.getFunction(), 2) != 0<span class='tooltip-content'>133</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L907'><span>907:7</span></a></span>) to (<span class='line-number'><a href='#L907'><span>908:71</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (907:7)
     Condition C2 --> (907:23)
     Condition C3 --> (907:52)
     Condition C4 --> (908:7)
     Condition C5 --> (908:26)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: not covered
  C4-Pair: covered: (3,4)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    Register Z = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    LI-&gt;loadInputValue(Z, MIRBuilder, IncomingArgZ, std::get&lt;1&gt;(WorkitemIDZ),</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>                       std::get&lt;2&gt;(WorkitemIDZ));</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    Z = MIRBuilder.buildShl(S32, Z, MIRBuilder.buildConstant(S32, 20)).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    InputReg = InputReg ? MIRBuilder.buildOr(S32, InputReg, Z).getReg(0) : <div class='tooltip'><span class='red'>Z</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L914' href='#L914'><span>914:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (!InputReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>106</span></div><div class='tooltip'>NeedWorkItemIDX<span class='tooltip-content'>106</span></div> || <div class='tooltip'>NeedWorkItemIDY<span class='tooltip-content'>42</span></div> || <div class='tooltip'>NeedWorkItemIDZ<span class='tooltip-content'>42</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L918' href='#L918'><span>918:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L917'><span>917:7</span></a></span>) to (<span class='line-number'><a href='#L917'><span>918:62</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (917:7)
     Condition C2 --> (918:8)
     Condition C3 --> (918:27)
     Condition C4 --> (918:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { T,  T,  -,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    InputReg = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    if (!IncomingArgX &amp;&amp; <div class='tooltip'>!IncomingArgY<span class='tooltip-content'>2</span></div> &amp;&amp; <div class='tooltip'>!IncomingArgZ<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L920'><span>920:9</span></a></span>) to (<span class='line-number'><a href='#L920'><span>920:56</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (920:9)
     Condition C2 --> (920:26)
     Condition C3 --> (920:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We&apos;re in a situation where the outgoing function requires the workitem</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // ID, but the calling function does not have it (e.g a graphics function</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // calling a C calling convention function). This is illegal, but we need</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to produce something.</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MIRBuilder.buildUndef(InputReg);</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Workitem ids are already packed, any of present incoming arguments will</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // carry all required fields.</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      ArgDescriptor IncomingArg = ArgDescriptor::createArg(</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        IncomingArgX ? *IncomingArgX :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        <div class='tooltip'><span class='red'>IncomingArgY</span><span class='tooltip-content'>0</span></div><span class='red'> ? </span><div class='tooltip'><span class='red'>*IncomingArgY</span><span class='tooltip-content'>0</span></div><span class='red'> : </span><div class='tooltip'><span class='red'>*IncomingArgZ</span><span class='tooltip-content'>0</span></div>, ~0u);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      LI-&gt;loadInputValue(InputReg, MIRBuilder, &amp;IncomingArg,</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>                         &amp;AMDGPU::VGPR_32RegClass, S32);</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (OutgoingArg-&gt;isRegister()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L937' href='#L937'><span>937:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    if (InputReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>      ArgRegs.emplace_back(OutgoingArg-&gt;getRegister(), InputReg);</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    if (!CCInfo.AllocateReg(OutgoingArg-&gt;getRegister()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>report_fatal_error(&quot;failed to allocate implicit input argument&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Unhandled stack passed implicit input argument\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns a pair containing the fixed CCAssignFn and the vararg CCAssignFn for</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// CC.</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::pair&lt;CCAssignFn *, CCAssignFn *&gt;</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>414</pre></td><td class='code'><pre>getAssignFnsForCC(CallingConv::ID CC, const SITargetLowering &amp;TLI) {</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>414</pre></td><td class='code'><pre>  return {TLI.CCAssignFnForCall(CC, false), TLI.CCAssignFnForCall(CC, true)};</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>414</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static unsigned getCallOpcode(const MachineFunction &amp;CallerF, bool IsIndirect,</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              bool IsTailCall, bool isWave32,</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>                              CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For calls to amdgpu_cs_chain functions, the address is known to be uniform.</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>  assert((AMDGPU::isChainCC(CC) || !IsIndirect || !IsTailCall) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>         &quot;Indirect calls can&apos;t be tail calls, &quot;</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>         &quot;because the address can be divergent&quot;);</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>  if (!IsTailCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    return AMDGPU::G_SI_CALL;</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (AMDGPU::isChainCC(CC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L968' href='#L968'><span>968:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    return isWave32 ? <div class='tooltip'>AMDGPU::SI_CS_CHAIN_TC_W32<span class='tooltip-content'>44</span></div> : <div class='tooltip'>AMDGPU::SI_CS_CHAIN_TC_W64<span class='tooltip-content'>14</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L969' href='#L969'><span>969:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return CC == CallingConv::AMDGPU_Gfx ? <div class='tooltip'>AMDGPU::SI_TCRETURN_GFX<span class='tooltip-content'>1</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>                                         <div class='tooltip'>AMDGPU::SI_TCRETURN<span class='tooltip-content'>23</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Add operands to call instruction to track the callee.</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool addCallTargetOperands(MachineInstrBuilder &amp;CallInst,</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>                                  AMDGPUCallLowering::CallLoweringInfo &amp;Info) {</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>  if (Info.Callee.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L979' href='#L979'><span>979:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>362</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    CallInst.addReg(Info.Callee.getReg());</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    CallInst.addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  } else if (Info.Callee.isGlobal() &amp;&amp; Info.Callee.getOffset() == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>362</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>362</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L982'><span>982:14</span></a></span>) to (<span class='line-number'><a href='#L982'><span>982:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (982:14)
     Condition C2 --> (982:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The call lowering lightly assumed we can directly encode a call target in</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the instruction, which is not the case. Materialize the address here.</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>    const GlobalValue *GV = Info.Callee.getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>    auto Ptr = MIRBuilder.buildGlobalValue(</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>      LLT::pointer(GV-&gt;getAddressSpace(), 64), GV);</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>    CallInst.addReg(Ptr.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>    CallInst.add(Info.Callee);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::doCallerAndCalleePassArgsTheSameWay(</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    CallLoweringInfo &amp;Info, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    SmallVectorImpl&lt;ArgInfo&gt; &amp;InArgs) const {</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const Function &amp;CallerF = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  CallingConv::ID CalleeCC = Info.CallConv;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  CallingConv::ID CallerCC = CallerF.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the calling conventions match, then everything must be the same.</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (CalleeCC == CallerCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure that the caller and callee preserve all of the same registers.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  auto TRI = ST.getRegisterInfo();</span></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const uint32_t *CallerPreserved = TRI-&gt;getCallPreservedMask(MF, CallerCC);</span></pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const uint32_t *CalleePreserved = TRI-&gt;getCallPreservedMask(MF, CalleeCC);</span></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!TRI-&gt;regmaskSubsetEqual(CallerPreserved, CalleePreserved)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1014' href='#L1014'><span>1014:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the caller and callee will handle arguments in the same way.</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  CCAssignFn *CalleeAssignFnFixed;</span></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  CCAssignFn *CalleeAssignFnVarArg;</span></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::tie(CalleeAssignFnFixed, CalleeAssignFnVarArg) =</span></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      getAssignFnsForCC(CalleeCC, TLI);</span></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  CCAssignFn *CallerAssignFnFixed;</span></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  CCAssignFn *CallerAssignFnVarArg;</span></pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::tie(CallerAssignFnFixed, CallerAssignFnVarArg) =</span></pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      getAssignFnsForCC(CallerCC, TLI);</span></pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We are not accounting for potential differences in implicitly passed</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // inputs, but only the fixed ABI is supported now anyway.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IncomingValueAssigner CalleeAssigner(CalleeAssignFnFixed,</span></pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                       CalleeAssignFnVarArg);</span></pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IncomingValueAssigner CallerAssigner(CallerAssignFnFixed,</span></pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                       CallerAssignFnVarArg);</span></pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return resultsCompatible(Info, MF, InArgs, CalleeAssigner, CallerAssigner);</span></pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable(</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    CallLoweringInfo &amp;Info, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    SmallVectorImpl&lt;ArgInfo&gt; &amp;OutArgs) const {</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there are no outgoing arguments, then we are done.</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (OutArgs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1042' href='#L1042'><span>1042:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  const Function &amp;CallerF = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  CallingConv::ID CalleeCC = Info.CallConv;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  CallingConv::ID CallerCC = CallerF.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  CCAssignFn *AssignFnFixed;</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  CCAssignFn *AssignFnVarArg;</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  std::tie(AssignFnFixed, AssignFnVarArg) = getAssignFnsForCC(CalleeCC, TLI);</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have outgoing arguments. Make sure that we can tail call with them.</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; OutLocs;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  CCState OutInfo(CalleeCC, false, MF, OutLocs, CallerF.getContext());</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  OutgoingValueAssigner Assigner(AssignFnFixed, AssignFnVarArg);</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  if (!determineAssignments(Assigner, OutArgs, OutInfo)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1059' href='#L1059'><span>1059:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;... Could not analyze call operands.\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure that they can fit on the caller&apos;s stack.</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  if (OutInfo.getStackSize() &gt; FuncInfo-&gt;getBytesInStackArgArea()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;... Cannot fit call operands on caller&apos;s stack.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Verify that the parameters in callee-saved registers match.</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  const uint32_t *CallerPreservedMask = TRI-&gt;getCallPreservedMask(MF, CallerCC);</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  return parametersInCSRMatch(MRI, CallerPreservedMask, OutLocs, OutArgs);</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the calling convention is one that we can guarantee TCO for.</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>static bool canGuaranteeTCO(CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  return CC == CallingConv::Fast;</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if we might ever do TCO for calls with this calling convention.</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>static bool mayTailCallThisCC(CallingConv::ID CC) {</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case CallingConv::C:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1087' href='#L1087'><span>1087:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case CallingConv::AMDGPU_Gfx:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1088' href='#L1088'><span>1088:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return canGuaranteeTCO(CC);</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::isEligibleForTailCallOptimization(</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, CallLoweringInfo &amp;Info,</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    SmallVectorImpl&lt;ArgInfo&gt; &amp;InArgs, SmallVectorImpl&lt;ArgInfo&gt; &amp;OutArgs) const {</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Must pass all target-independent checks in order to tail call optimize.</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  if (!Info.IsTailCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>304</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>304</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Indirect calls can&apos;t be tail calls, because the address can be divergent.</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO Check divergence info if the call really is divergent.</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (Info.Callee.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1104' href='#L1104'><span>1104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  const Function &amp;CallerF = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  CallingConv::ID CalleeCC = Info.CallConv;</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  CallingConv::ID CallerCC = CallerF.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = MF.getSubtarget&lt;GCNSubtarget&gt;().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  const uint32_t *CallerPreserved = TRI-&gt;getCallPreservedMask(MF, CallerCC);</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Kernels aren&apos;t callable, and don&apos;t have a live in return address so it</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // doesn&apos;t make sense to do a tail call with entry functions.</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  if (!CallerPreserved)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  if (!mayTailCallThisCC(CalleeCC)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;... Calling convention cannot be tail called.\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  <div class='tooltip'>if (<span class='tooltip-content'>26</span></div><div class='tooltip'>any_of(CallerF.args(), [](const Argument &amp;A) <span class='tooltip-content'>26</span></div>{</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>        return A.hasByValAttr() || <div class='tooltip'>A.hasSwiftErrorAttr()<span class='tooltip-content'>44</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1125'><span>1125:16</span></a></span>) to (<span class='line-number'><a href='#L1125'><span>1125:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1125:16)
     Condition C2 --> (1125:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>      })) {</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;... Cannot tail call from callers with byval &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                         &quot;or swifterror arguments\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have -tailcallopt, then we&apos;re done.</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (MF.getTarget().Options.GuaranteedTailCallOpt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1133' href='#L1133'><span>1133:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return </span><span class='red'>canGuaranteeTCO(CalleeCC)</span><span class='red'> &amp;&amp; </span><span class='red'>CalleeCC == CallerF.getCallingConv()</span>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1134' href='#L1134'><span>1134:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1134'><span>1134:12</span></a></span>) to (<span class='line-number'><a href='#L1134'><span>1134:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1134:12)
     Condition C2 --> (1134:41)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Verify that the incoming and outgoing arguments from the callee are</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // safe to tail call.</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (!doCallerAndCalleePassArgsTheSameWay(Info, MF, InArgs)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1138' href='#L1138'><span>1138:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        dbgs()</span></pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        &lt;&lt; &quot;... Caller and callee have incompatible calling conventions.\n&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (!areCalleeOutgoingArgsTailCallable(Info, MF, OutArgs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1145' href='#L1145'><span>1145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;... Call is eligible for tail call optimization.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Insert outgoing implicit arguments for a call, by inserting copies to the</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// implicit argument registers and adding the necessary implicit uses to the</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// call instruction.</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPUCallLowering::handleImplicitCallArguments(</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;MIRBuilder, MachineInstrBuilder &amp;CallInst,</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const GCNSubtarget &amp;ST, const SIMachineFunctionInfo &amp;FuncInfo,</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    CallingConv::ID CalleeCC,</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>    ArrayRef&lt;std::pair&lt;MCRegister, Register&gt;&gt; ImplicitArgRegs) const {</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>  if (!ST.enableFlatScratch()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1160' href='#L1160'><span>1160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert copies for the SRD. In the HSA case, this should be an identity</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // copy.</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>    auto ScratchRSrcReg = MIRBuilder.buildCopy(LLT::fixed_vector(4, 32),</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>                                               FuncInfo.getScratchRSrcReg());</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>    auto CalleeRSrcReg = AMDGPU::isChainCC(CalleeCC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1166' href='#L1166'><span>1166:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>301</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>                             ? <div class='tooltip'>AMDGPU::SGPR48_SGPR49_SGPR50_SGPR51<span class='tooltip-content'>29</span></div></pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>                             : <div class='tooltip'>AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3<span class='tooltip-content'>301</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>    MIRBuilder.buildCopy(CalleeRSrcReg, ScratchRSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>    CallInst.addReg(CalleeRSrcReg, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>330</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>  for (std::pair&lt;MCRegister, Register&gt; ArgReg : ImplicitArgRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1174' href='#L1174'><span>1174:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.81k</span>, <span class='None'>False</span>: <span class='covered-line'>392</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    MIRBuilder.buildCopy((Register)ArgReg.first, ArgReg.second);</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    CallInst.addReg(ArgReg.first, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerTailCall(</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;MIRBuilder, CallLoweringInfo &amp;Info,</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    SmallVectorImpl&lt;ArgInfo&gt; &amp;OutArgs) const {</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  SIMachineFunctionInfo *FuncInfo = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // True when we&apos;re tail calling, but without -tailcallopt.</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  bool IsSibCall = !MF.getTarget().Options.GuaranteedTailCallOpt;</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find out which ABI gets to decide where things go.</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  CallingConv::ID CalleeCC = Info.CallConv;</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  CCAssignFn *AssignFnFixed;</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  CCAssignFn *AssignFnVarArg;</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  std::tie(AssignFnFixed, AssignFnVarArg) = getAssignFnsForCC(CalleeCC, TLI);</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MachineInstrBuilder CallSeqStart;</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (!IsSibCall)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1200' href='#L1200'><span>1200:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>CallSeqStart = MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKUP)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  unsigned Opc =</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      getCallOpcode(MF, Info.Callee.isReg(), true, ST.isWave32(), CalleeCC);</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  auto MIB = MIRBuilder.buildInstrNoInsert(Opc);</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (!addCallTargetOperands(MIB, MIRBuilder, Info))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1206' href='#L1206'><span>1206:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Byte offset for the tail call. When we are sibcalling, this will always</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be 0.</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MIB.addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is a chain call, we need to pass in the EXEC mask.</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (AMDGPU::isChainCC(Info.CallConv)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    ArgInfo ExecArg = Info.OrigArgs[1];</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    assert(ExecArg.Regs.size() == 1 &amp;&amp; &quot;Too many regs for EXEC&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    if (!ExecArg.Ty-&gt;isIntegerTy(ST.getWavefrontSize()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    if (auto CI = dyn_cast&lt;ConstantInt&gt;(ExecArg.OrigValue)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1222' href='#L1222'><span>1222:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>      MIB.addImm(CI-&gt;getSExtValue());</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MIB.addReg(ExecArg.Regs[0]);</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      unsigned Idx = MIB-&gt;getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      MIB-&gt;getOperand(Idx).setReg(constrainOperandRegClass(</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          MF, *TRI, MRI, *ST.getInstrInfo(), *ST.getRegBankInfo(), *MIB,</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          MIB-&gt;getDesc(), MIB-&gt;getOperand(Idx), Idx));</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Tell the call which registers are clobbered.</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  const uint32_t *Mask = TRI-&gt;getCallPreservedMask(MF, CalleeCC);</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MIB.addRegMask(Mask);</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FPDiff is the byte offset of the call&apos;s argument area from the callee&apos;s.</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stores to callee stack arguments will be placed in FixedStackSlots offset</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by this amount for a tail call. In a sibling call it must be 0 because the</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // caller will deallocate the entire stack and the callee still expects its</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // arguments to begin at SP+0.</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  int FPDiff = 0;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This will be 0 for sibcalls, potentially nonzero for tail calls produced</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by -tailcallopt. For sibcalls, the memory operands for the call are</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // already available in the caller&apos;s incoming argument space.</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  unsigned NumBytes = 0;</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (!IsSibCall) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1248' href='#L1248'><span>1248:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We aren&apos;t sibcalling, so we need to compute FPDiff. We need to do this</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // before handling assignments, because FPDiff must be known for memory</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // arguments.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned NumReusableBytes = FuncInfo-&gt;getBytesInStackArgArea();</span></pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    SmallVector&lt;CCValAssign, 16&gt; OutLocs;</span></pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CCState OutInfo(CalleeCC, false, MF, OutLocs, F.getContext());</span></pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Not accounting for callee implicit inputs<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    OutgoingValueAssigner CalleeAssigner(AssignFnFixed, AssignFnVarArg);</span></pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!determineAssignments(CalleeAssigner, OutArgs, OutInfo)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1258' href='#L1258'><span>1258:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The callee will pop the argument stack as a tail call. Thus, we must</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // keep it 16-byte aligned.</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>NumBytes = alignTo(OutInfo.getStackSize(), ST.getStackAlignment());</span></pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FPDiff will be negative if this tail call requires more space than we</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // would automatically have in our incoming argument space. Positive if we</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // actually shrink the stack.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    FPDiff = NumReusableBytes - NumBytes;</span></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The stack pointer must be 16-byte aligned at all times it&apos;s used for a</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // memory operation, which in practice means at *all* times and in</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // particular across call boundaries. Therefore our own arguments started at</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // a 16-byte aligned SP and the delta applied for the tail call should</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // satisfy the same constraint.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(isAligned(ST.getStackAlignment(), FPDiff) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           &quot;unaligned stack on tail call&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  CCState CCInfo(Info.CallConv, Info.IsVarArg, MF, ArgLocs, F.getContext());</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We could pass MIB and directly add the implicit uses to the call</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // now. However, as an aesthetic choice, place implicit argument operands</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // after the ordinary user argument registers.</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;MCRegister, Register&gt;, 12&gt; ImplicitArgRegs;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (Info.CallConv != CallingConv::AMDGPU_Gfx &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1287' href='#L1287'><span>1287:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      <div class='tooltip'>!AMDGPU::isChainCC(Info.CallConv)<span class='tooltip-content'>81</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1288' href='#L1288'><span>1288:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1287'><span>1287:7</span></a></span>) to (<span class='line-number'><a href='#L1287'><span>1288:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1287:7)
     Condition C2 --> (1288:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // With a fixed ABI, allocate fixed registers before user arguments.</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    if (!passSpecialInputs(MIRBuilder, CCInfo, ImplicitArgRegs, Info))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  OutgoingValueAssigner Assigner(AssignFnFixed, AssignFnVarArg);</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (!determineAssignments(Assigner, OutArgs, CCInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do the actual argument marshalling.</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  AMDGPUOutgoingArgHandler Handler(MIRBuilder, MRI, MIB, true, FPDiff);</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (!handleAssignments(Handler, OutArgs, CCInfo, ArgLocs, MIRBuilder))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (Info.ConvergenceCtrlToken) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1304' href='#L1304'><span>1304:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MIB.addUse(Info.ConvergenceCtrlToken, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  handleImplicitCallArguments(MIRBuilder, MIB, ST, *FuncInfo, CalleeCC,</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>                              ImplicitArgRegs);</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have -tailcallopt, we need to adjust the stack. We&apos;ll do the call</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sequence start and end here.</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (!IsSibCall) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1312' href='#L1312'><span>1312:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MIB-&gt;getOperand(1).setImm(FPDiff);</span></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    CallSeqStart.addImm(NumBytes).addImm(0);</span></pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // End the call sequence *before* emitting the call. Normally, we would</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // tidy the frame up after the call. However, here, we&apos;ve laid out the</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // parameters so that when SP is reset, they will be in the correct</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // location.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKDOWN).addImm(NumBytes).addImm(0);</span></pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now we can add the actual call instruction to the correct basic block.</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MIRBuilder.insertInstr(MIB);</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If Callee is a reg, since it is used by a target specific</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction, it must have a register class matching the</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constraint of that instruction.</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We should define regbankselectable call instructions to handle</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // divergent call targets.</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  if (MIB-&gt;getOperand(0).isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    MIB-&gt;getOperand(0).setReg(constrainOperandRegClass(</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        MF, *TRI, MRI, *ST.getInstrInfo(), *ST.getRegBankInfo(), *MIB,</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        MIB-&gt;getDesc(), MIB-&gt;getOperand(0), 0));</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  MF.getFrameInfo().setHasTailCall();</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  Info.LoweredTailCall = true;</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Lower a call to the @llvm.amdgcn.cs.chain intrinsic.</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerChainCall(MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>                                        CallLoweringInfo &amp;Info) const {</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  ArgInfo Callee = Info.OrigArgs[0];</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  ArgInfo SGPRArgs = Info.OrigArgs[2];</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  ArgInfo VGPRArgs = Info.OrigArgs[3];</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  ArgInfo Flags = Info.OrigArgs[4];</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  assert(cast&lt;ConstantInt&gt;(Flags.OrigValue)-&gt;isZero() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>         &quot;Non-zero flags aren&apos;t supported yet.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  assert(Info.OrigArgs.size() == 5 &amp;&amp; &quot;Additional args aren&apos;t supported yet.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  const DataLayout &amp;DL = F.getParent()-&gt;getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The function to jump to is actually the first argument, so we&apos;ll change the</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Callee and other info to match that before using our existing helper.</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  const Value *CalleeV = Callee.OrigValue-&gt;stripPointerCasts();</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  if (const Function *F = dyn_cast&lt;Function&gt;(CalleeV)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1361' href='#L1361'><span>1361:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    Info.Callee = MachineOperand::CreateGA(F, 0);</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    Info.CallConv = F-&gt;getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(Callee.Regs.size() == 1 &amp;&amp; &quot;Too many regs for the callee&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Info.Callee = MachineOperand::CreateReg(Callee.Regs[0], false);</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Info.CallConv = CallingConv::AMDGPU_CS_Chain; // amdgpu_cs_chain_preserve</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  // behaves the same here.</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The function that we&apos;re calling cannot be vararg (only the intrinsic is).</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  Info.IsVarArg = false;</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  assert(std::all_of(SGPRArgs.Flags.begin(), SGPRArgs.Flags.end(),</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>                     [](ISD::ArgFlagsTy F) { return F.isInReg(); }) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>         &quot;SGPR arguments should be marked inreg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  assert(std::none_of(VGPRArgs.Flags.begin(), VGPRArgs.Flags.end(),</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>                      [](ISD::ArgFlagsTy F) { return F.isInReg(); }) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>         &quot;VGPR arguments should not be marked inreg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  SmallVector&lt;ArgInfo, 8&gt; OutArgs;</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  splitToValueTypes(SGPRArgs, OutArgs, DL, Info.CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  splitToValueTypes(VGPRArgs, OutArgs, DL, Info.CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  Info.IsMustTailCall = true;</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  return lowerTailCall(MIRBuilder, Info, OutArgs);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPUCallLowering::lowerCall(MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>                                   CallLoweringInfo &amp;Info) const {</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>392</pre></td><td class='code'><pre>  if (Function *F = Info.CB-&gt;getCalledFunction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1391' href='#L1391'><span>1391:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>    if (F-&gt;isIntrinsic()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>269</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      assert(F-&gt;getIntrinsicID() == Intrinsic::amdgcn_cs_chain &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>             &quot;Unexpected intrinsic&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      return lowerChainCall(MIRBuilder, Info);</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  if (Info.IsVarArg) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>334</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Variadic functions not implemented\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  MachineFunction &amp;MF = MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  const SITargetLowering &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  const DataLayout &amp;DL = F.getParent()-&gt;getDataLayout();</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  SmallVector&lt;ArgInfo, 8&gt; OutArgs;</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  for (auto &amp;OrigArg : Info.OrigArgs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1413' href='#L1413'><span>1413:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>384</span>, <span class='None'>False</span>: <span class='covered-line'>334</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>    splitToValueTypes(OrigArg, OutArgs, DL, Info.CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  SmallVector&lt;ArgInfo, 8&gt; InArgs;</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  if (Info.CanLowerReturn &amp;&amp; <div class='tooltip'>!Info.OrigRet.Ty-&gt;isVoidTy()<span class='tooltip-content'>330</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1417' href='#L1417'><span>1417:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L1417' href='#L1417'><span>1417:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1417'><span>1417:7</span></a></span>) to (<span class='line-number'><a href='#L1417'><span>1417:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1417:7)
     Condition C2 --> (1417:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    splitToValueTypes(Info.OrigRet, InArgs, DL, Info.CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we can lower as a tail call, do that instead.</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  bool CanTailCallOpt =</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>      isEligibleForTailCallOptimization(MIRBuilder, Info, InArgs, OutArgs);</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We must emit a tail call if we have musttail.</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  if (Info.IsMustTailCall &amp;&amp; <div class='tooltip'><span class='red'>!CanTailCallOpt</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1425' href='#L1425'><span>1425:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>334</span>]
  Branch (<span class='line-number'><a name='L1425' href='#L1425'><span>1425:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1425'><span>1425:7</span></a></span>) to (<span class='line-number'><a href='#L1425'><span>1425:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1425:7)
     Condition C2 --> (1425:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Failed to lower musttail call as tail call\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  Info.IsTailCall = CanTailCallOpt;</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  if (CanTailCallOpt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1431' href='#L1431'><span>1431:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return lowerTailCall(MIRBuilder, Info, OutArgs);</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find out which ABI gets to decide where things go.</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  CCAssignFn *AssignFnFixed;</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  CCAssignFn *AssignFnVarArg;</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  std::tie(AssignFnFixed, AssignFnVarArg) =</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>      getAssignFnsForCC(Info.CallConv, TLI);</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKUP)</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a temporarily-floating call instruction so we can add the implicit</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // uses of arg registers.</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  unsigned Opc = getCallOpcode(MF, Info.Callee.isReg(), false, ST.isWave32(),</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>                               Info.CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  auto MIB = MIRBuilder.buildInstrNoInsert(Opc);</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  MIB.addDef(TRI-&gt;getReturnAddressReg(MF));</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (!Info.IsConvergent)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1452' href='#L1452'><span>1452:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>308</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>308</pre></td><td class='code'><pre>    MIB.setMIFlag(MachineInstr::NoConvergent);</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (!addCallTargetOperands(MIB, MIRBuilder, Info))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1455' href='#L1455'><span>1455:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Tell the call which registers are clobbered.</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  const uint32_t *Mask = TRI-&gt;getCallPreservedMask(MF, Info.CallConv);</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  MIB.addRegMask(Mask);</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  SmallVector&lt;CCValAssign, 16&gt; ArgLocs;</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  CCState CCInfo(Info.CallConv, Info.IsVarArg, MF, ArgLocs, F.getContext());</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We could pass MIB and directly add the implicit uses to the call</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // now. However, as an aesthetic choice, place implicit argument operands</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // after the ordinary user argument registers.</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;MCRegister, Register&gt;, 12&gt; ImplicitArgRegs;</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (Info.CallConv != CallingConv::AMDGPU_Gfx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1470' href='#L1470'><span>1470:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>226</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // With a fixed ABI, allocate fixed registers before user arguments.</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>    if (!passSpecialInputs(MIRBuilder, CCInfo, ImplicitArgRegs, Info))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1472' href='#L1472'><span>1472:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>226</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do the actual argument marshalling.</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; PhysRegs;</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  OutgoingValueAssigner Assigner(AssignFnFixed, AssignFnVarArg);</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (!determineAssignments(Assigner, OutArgs, CCInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1480' href='#L1480'><span>1480:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  AMDGPUOutgoingArgHandler Handler(MIRBuilder, MRI, MIB, false);</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (!handleAssignments(Handler, OutArgs, CCInfo, ArgLocs, MIRBuilder))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1484' href='#L1484'><span>1484:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (Info.ConvergenceCtrlToken) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1489' href='#L1489'><span>1489:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MIB.addUse(Info.ConvergenceCtrlToken, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  handleImplicitCallArguments(MIRBuilder, MIB, ST, *MFI, Info.CallConv,</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>                              ImplicitArgRegs);</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get a count of how many bytes are to be pushed on the stack.</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  unsigned NumBytes = CCInfo.getStackSize();</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If Callee is a reg, since it is used by a target specific</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction, it must have a register class matching the</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constraint of that instruction.</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We should define regbankselectable call instructions to handle</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // divergent call targets.</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (MIB-&gt;getOperand(1).isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1504' href='#L1504'><span>1504:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    MIB-&gt;getOperand(1).setReg(constrainOperandRegClass(</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>        MF, *TRI, MRI, *ST.getInstrInfo(),</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>        *ST.getRegBankInfo(), *MIB, MIB-&gt;getDesc(), MIB-&gt;getOperand(1),</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>        1));</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now we can add the actual call instruction to the correct position.</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  MIRBuilder.insertInstr(MIB);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Finally we can copy the returned value back into its virtual-register. In</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // symmetry with the arguments, the physical register must be an</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // implicit-define of the call instruction.</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (Info.CanLowerReturn &amp;&amp; <div class='tooltip'>!Info.OrigRet.Ty-&gt;isVoidTy()<span class='tooltip-content'>306</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1517'><span>1517:7</span></a></span>) to (<span class='line-number'><a href='#L1517'><span>1517:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1517:7)
     Condition C2 --> (1517:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    CCAssignFn *RetAssignFn = TLI.CCAssignFnForReturn(Info.CallConv,</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>                                                      Info.IsVarArg);</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    IncomingValueAssigner Assigner(RetAssignFn);</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    CallReturnHandler Handler(MIRBuilder, MRI, MIB);</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    if (!determineAndHandleAssignments(Handler, Assigner, InArgs, MIRBuilder,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1522' href='#L1522'><span>1522:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>                                       Info.CallConv, Info.IsVarArg))</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  uint64_t CalleePopBytes = NumBytes;</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  MIRBuilder.buildInstr(AMDGPU::ADJCALLSTACKDOWN)</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>            .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>            .addImm(CalleePopBytes);</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  if (!Info.CanLowerReturn) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1533' href='#L1533'><span>1533:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>306</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    insertSRetLoads(MIRBuilder, Info.OrigRet.Ty, Info.OrigRet.Regs,</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                    Info.DemoteRegister, Info.DemoteStackIndex);</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>