// Seed: 216424144
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout tri0 id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_14 = 1;
  wire id_15;
  assign id_13 = -1;
  logic id_16;
  ;
  generate
    if ((id_14[-1][1])) begin : LABEL_0
      assign id_16 = 1'b0;
    end else begin : LABEL_1
      wire id_17, id_18;
    end
  endgenerate
endmodule
module module_1 (
    input  tri1 id_0
    , id_3,
    output wor  id_1
);
  struct packed {
    id_4  id_5;
    logic id_6;
  } id_7 = -1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_8,
      id_6
  );
endmodule
