{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tiny_tonegen": {
      "attributes": {
        "hdlname": "tiny_tonegen",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:6.1-39.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "address_in": {
          "direction": "input",
          "bits": [ 5, 6, 7 ]
        },
        "write_strobe_in": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13 ]
        },
        "signal_bit_out": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 59 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "Y": [ 61 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$229": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 62 ],
            "Q": [ 60 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$234": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
            "Q": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$116": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 59 ],
            "Y": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$118": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
            "S": [ 4 ],
            "Y": [ 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$122": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 59 ],
            "Y": [ 87 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 87 ],
            "S": [ 4 ],
            "Y": [ 62 ]
          }
        },
        "$flatten\\signal_gen.$auto$proc_dff.cc:242:proc_dff$246": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 89 ],
            "S": [ 3 ],
            "Y": [ 90 ]
          }
        },
        "$flatten\\signal_gen.$procdff$237": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000011001000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
            "Q": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        "$flatten\\signal_gen.$procdff$240": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 115, 116, 117, 118 ],
            "Q": [ 119, 120, 121, 122 ]
          }
        },
        "$flatten\\signal_gen.$procdff$243": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0011",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 123, 124, 125, 126 ],
            "Q": [ 127, 128, 129, 130 ]
          }
        },
        "$flatten\\signal_gen.$procdff$248": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 90 ],
            "Q": [ 89 ]
          }
        },
        "$flatten\\signal_gen.$procdff$251": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 131 ],
            "Q": [ 132 ]
          }
        },
        "$flatten\\signal_gen.$procmux$126": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 10 ],
            "S": [ 133 ],
            "Y": [ 134 ]
          }
        },
        "$flatten\\signal_gen.$procmux$127_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 133 ]
          }
        },
        "$flatten\\signal_gen.$procmux$128": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 134 ],
            "S": [ 8 ],
            "Y": [ 88 ]
          }
        },
        "$flatten\\signal_gen.$procmux$131": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:74.47-74.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128, 129, 130 ],
            "B": [ 9, 10, 11, 12 ],
            "S": [ 135 ],
            "Y": [ 136, 137, 138, 139 ]
          }
        },
        "$flatten\\signal_gen.$procmux$132_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:74.47-74.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 135 ]
          }
        },
        "$flatten\\signal_gen.$procmux$133": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128, 129, 130 ],
            "B": [ 136, 137, 138, 139 ],
            "S": [ 8 ],
            "Y": [ 123, 124, 125, 126 ]
          }
        },
        "$flatten\\signal_gen.$procmux$137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:73.62-73.62|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119, 120, 121, 122 ],
            "B": [ 9, 10, 11, 12 ],
            "S": [ 140 ],
            "Y": [ 141, 142, 143, 144 ]
          }
        },
        "$flatten\\signal_gen.$procmux$138_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:73.62-73.62|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 140 ]
          }
        },
        "$flatten\\signal_gen.$procmux$139": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119, 120, 121, 122 ],
            "B": [ 141, 142, 143, 144 ],
            "S": [ 8 ],
            "Y": [ 115, 116, 117, 118 ]
          }
        },
        "$flatten\\signal_gen.$procmux$144": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.31-72.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "B": [ 9, 10, 11, 12, 13, 108, 109, 110, 111, 112, 113, 114 ],
            "S": [ 145 ],
            "Y": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157 ]
          }
        },
        "$flatten\\signal_gen.$procmux$145_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.31-72.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "Y": [ 145 ]
          }
        },
        "$flatten\\signal_gen.$procmux$146": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "B": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157 ],
            "S": [ 8 ],
            "Y": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
          }
        },
        "$flatten\\signal_gen.$procmux$148": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 9 ],
            "S": [ 158 ],
            "Y": [ 159 ]
          }
        },
        "$flatten\\signal_gen.$procmux$149_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:75.47-75.47|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:72.17-82.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 158 ]
          }
        },
        "$flatten\\signal_gen.$procmux$150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.17-71.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:71.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 159 ],
            "S": [ 8 ],
            "Y": [ 131 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$51": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$54": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$55": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$60": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$52": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 296 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$56": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 297 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$61": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 298 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$57": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 299 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$62": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 300 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$53": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 301 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$252": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 302, 303, 304, 305 ],
            "Q": [ 196, 197, 198, 199 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$253": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 306, 307 ],
            "Q": [ 308, 309 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$254": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 310, 311, 312, 313 ],
            "Q": [ 160, 161, 162, 163 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$152": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 264, 265, 266, 267 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 298 ],
            "Y": [ 314, 315, 316, 317 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$154": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160, 161, 162, 163 ],
            "B": [ 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325 ],
            "S": [ 326, 327, 328 ],
            "Y": [ 310, 311, 312, 313 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$155_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "1" ],
            "Y": [ 326 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 232, 233, 234, 235 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 297 ],
            "Y": [ 318, 319, 320, 321 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$158_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "0", "1" ],
            "Y": [ 327 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$159": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 164, 165, 166, 167 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 296 ],
            "Y": [ 322, 323, 324, 325 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$161_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "0" ],
            "Y": [ 328 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 308, 309 ],
            "S": [ 300 ],
            "Y": [ 329, 330 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$165": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ 329, 330 ],
            "S": [ 298 ],
            "Y": [ 331, 332 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$167": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ 331, 332, 333, 334, 335, 336, 337, 338 ],
            "S": [ 339, 340, 341, 342 ],
            "Y": [ 306, 307 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$168_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "1" ],
            "Y": [ 339 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$169": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.17-48.26|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.13-48.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 308, 309 ],
            "S": [ 89 ],
            "Y": [ 333, 334 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$171_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "0", "1" ],
            "Y": [ 340 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$173": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ 308, 309 ],
            "S": [ 301 ],
            "Y": [ 343, 344 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$175": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ 343, 344 ],
            "S": [ 296 ],
            "Y": [ 335, 336 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$177_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "0" ],
            "Y": [ 341 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.17-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.13-24.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "0" ],
            "S": [ 89 ],
            "Y": [ 337, 338 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$180_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "Y": [ 342 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$182": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 345, 346, 347, 348 ],
            "S": [ 300 ],
            "Y": [ 349, 350, 351, 352 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$184": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 349, 350, 351, 352 ],
            "S": [ 298 ],
            "Y": [ 353, 354, 355, 356 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$186": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, "0", "0", "0", "0" ],
            "S": [ 365, 366, 367, 368 ],
            "Y": [ 302, 303, 304, 305 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$187_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "1" ],
            "Y": [ 365 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$188": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.17-46.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 369, 370, 371, 372 ],
            "S": [ 299 ],
            "Y": [ 373, 374, 375, 376 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$190": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 373, 374, 375, 376 ],
            "S": [ 297 ],
            "Y": [ 357, 358, 359, 360 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$192_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "0", "1" ],
            "Y": [ 366 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$194": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 200, 201, 202, 203 ],
            "S": [ 301 ],
            "Y": [ 377, 378, 379, 380 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$196": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 377, 378, 379, 380 ],
            "S": [ 296 ],
            "Y": [ 361, 362, 363, 364 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$198_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "B": [ "1", "0" ],
            "Y": [ 367 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$199_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 308, 309 ],
            "Y": [ 368 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$58": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 369, 370, 371, 372, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$63": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 345, 346, 347, 348, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$19": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.22-26.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 437, 438, 439, 440, 441, 442, 443, 444 ],
            "B": [ "0", 445, 446, 447, 448, 449, 450, 451 ],
            "Y": [ 452, 453, 454, 455, 456, 457, 458, 459 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$22": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.22-27.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 452, 453, 454, 455, 456, 457, 458, 459 ],
            "B": [ "0", "0", 460, 461, 462, 463, 464, 465 ],
            "Y": [ 466, 467, 468, 469, 470, 471, 472, 473 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$25": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.22-28.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 466, 467, 468, 469, 470, 471, 472, 473 ],
            "B": [ "0", "0", "0", 474, 475, 476, 477, 478 ],
            "Y": [ 479, 480, 481, 482, 483, 484, 485, 486 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:44$32": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:44.24-44.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 487, 488, 489, 490, 491 ],
            "B": [ 492, 493, 494, 495, 496 ],
            "Y": [ 497, 498, 499, 500, 501, 502 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$16": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.23-25.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 119, 119, 119, 119, "0", "0", "0", "0" ],
            "Y": [ 437, 438, 439, 440, 441, 442, 443, 444 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$17": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26.23-26.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 120, 120, 120, 120, "0", "0", "0", "0" ],
            "Y": [ 445, 446, 447, 448, 449, 450, 451, 503 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:27$20": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:27.23-27.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 121, 121, 121, 121, "0", "0", "0", "0" ],
            "Y": [ 460, 461, 462, 463, 464, 465, 504, 505 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$23": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.23-28.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196, 197, 198, 199 ],
            "B": [ 122, 122, 122, 122, "0", "0", "0", "0" ],
            "Y": [ 474, 475, 476, 477, 478, 506, 507, 508 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$28": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.27-42.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 509 ],
            "Y": [ 510 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43$30": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43.27-43.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 132 ],
            "B": [ 511 ],
            "Y": [ 512 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41$27": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.26-41.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 119, 120, 121, 122 ],
            "B": [ 196, 197, 198, 199 ],
            "Y": [ 513, 514, 515, 516, 517, 518, 519, 520 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$219": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 521, 522, 523, 524, 525, 526, 527, 528 ],
            "Q": [ 529, 530, 531, 532, 533, 534, 535, 536 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$220": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 537, 538, 539, 540, 541, 542, 543, 544 ],
            "Q": [ 545, 546, 547, 548, 549, 550, 551, 552 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$221": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 553, 554, 555, 556, 557 ],
            "Q": [ 487, 488, 489, 490, 491 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$222": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 558, 559, 560, 561, 562 ],
            "Q": [ 492, 493, 494, 495, 496 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$223": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 563, 564, 565, 566, 567, 568 ],
            "Q": [ 569, 570, 571, 572, 573, 574 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$224": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 575 ],
            "Q": [ 576 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$100": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-47.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 577, 578, 579, 580, 581 ],
            "S": [ 3 ],
            "Y": [ 558, 559, 560, 561, 562 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.17-37.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.13-46.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 487, 488, 489, 490, 491 ],
            "B": [ 582, 583, 584, 585, 586 ],
            "S": [ 576 ],
            "Y": [ 587, 588, 589, 590, 591 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-47.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 587, 588, 589, 590, 591 ],
            "S": [ 3 ],
            "Y": [ 553, 554, 555, 556, 557 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$109": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.17-37.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.13-46.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 545, 546, 547, 548, 549, 550, 551, 552 ],
            "B": [ 513, 514, 515, 516, 517, 518, 519, 520 ],
            "S": [ 576 ],
            "Y": [ 592, 593, 594, 595, 596, 597, 598, 599 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-47.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 479, 480, 481, 482, 483, 484, 485, 486 ],
            "B": [ 592, 593, 594, 595, 596, 597, 598, 599 ],
            "S": [ 3 ],
            "Y": [ 537, 538, 539, 540, 541, 542, 543, 544 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$79": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.17-37.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.13-46.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", 569, 570, 571, 572, 573, 574 ],
            "S": [ 576 ],
            "Y": [ 600, 601, 602, 603, 604, 605, 606, 607 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-47.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 600, 601, 602, 603, 604, 605, 606, 607 ],
            "S": [ 3 ],
            "Y": [ 521, 522, 523, 524, 525, 526, 527, 528 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$85": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.17-37.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.13-46.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 576 ],
            "S": [ 576 ],
            "Y": [ 608 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$88": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-47.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 608 ],
            "S": [ 3 ],
            "Y": [ 575 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$91": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.17-37.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.13-46.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 569, 570, 571, 572, 573, 574 ],
            "B": [ 497, 498, 499, 500, 501, 502 ],
            "S": [ 576 ],
            "Y": [ 609, 610, 611, 612, 613, 614 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.13-24.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.9-47.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0" ],
            "B": [ 609, 610, 611, 612, 613, 614 ],
            "S": [ 3 ],
            "Y": [ 563, 564, 565, 566, 567, 568 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$97": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.17-37.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:37.13-46.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 492, 493, 494, 495, 496 ],
            "B": [ 615, 616, 617, 618, 619 ],
            "S": [ 576 ],
            "Y": [ 577, 578, 579, 580, 581 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.26-42.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 548, 549, 550, 551, 552 ],
            "S": [ 510 ],
            "Y": [ 582, 583, 584, 585, 586 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43$31": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43.26-43.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ "0", 127, 128, 129, 130 ],
            "S": [ 512 ],
            "Y": [ 615, 616, 617, 618, 619 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$opt_expr.cc:716:replace_const_cells$255": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 620 ],
            "Y": [ 621 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$proc_dff.cc:242:proc_dff$216": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 622 ],
            "B": [ 623 ],
            "S": [ 3 ],
            "Y": [ 624 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procdff$206": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 625 ],
            "Q": [ 511 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procdff$211": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "1010110011100001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
            "Q": [ 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procdff$218": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 624 ],
            "Q": [ 622 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procmux$72": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.22-20.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.18-27.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 622 ],
            "B": [ 621 ],
            "S": [ 132 ],
            "Y": [ 623 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procmux$74": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.22-20.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.18-27.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657 ],
            "B": [ 622, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656 ],
            "S": [ 132 ],
            "Y": [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$procmux$76": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.22-20.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:20.18-27.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 511 ],
            "B": [ 642 ],
            "S": [ 132 ],
            "Y": [ 625 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$36": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 657 ],
            "B": [ 657 ],
            "Y": [ 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$37": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ],
            "B": [ 655 ],
            "Y": [ 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721 ]
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$38": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721 ],
            "B": [ 646 ],
            "Y": [ 620, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$45": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 753, 754, 755, 756, 757, 758, 759, 760 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$46": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 753, 754, 755, 756, 757, 758, 759, 760 ],
            "B": [ 529, 530, 531, 532, 533, 534, 535, 536 ],
            "Y": [ 793 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procdff$200": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 794 ],
            "Q": [ 14 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procdff$201": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 795, 796, 797, 798, 799, 800, 801, 802 ],
            "Q": [ 753, 754, 755, 756, 757, 758, 759, 760 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procmux$67": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 803 ],
            "S": [ 3 ],
            "Y": [ 794 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$procmux$70": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 761, 762, 763, 764, 765, 766, 767, 768 ],
            "S": [ 3 ],
            "Y": [ 795, 796, 797, 798, 799, 800, 801, 802 ]
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$47": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 793 ],
            "Y": [ 803 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815 ],
            "B": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            "Y": [ 848 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 509 ],
            "Y": [ 849 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$229": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 850 ],
            "Q": [ 509 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$234": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 60 ],
            "D": [ 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
            "Q": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$116": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 848 ],
            "Y": [ 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$118": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874 ],
            "S": [ 89 ],
            "Y": [ 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$122": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.13-21.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 509 ],
            "B": [ 849 ],
            "S": [ 848 ],
            "Y": [ 875 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.22-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:15.18-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 875 ],
            "S": [ 89 ],
            "Y": [ 850 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11_Y": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10_Y": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          }
        },
        "$flatten\\clk_scaler.$procmux$116_Y": {
          "hide_name": 1,
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$122_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\enableA[0:0]": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableN[0:0]": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodA[11:0]": {
          "hide_name": 1,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\volA[3:0]": {
          "hide_name": 1,
          "bits": [ 115, 116, 117, 118 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$0\\volN[3:0]": {
          "hide_name": 1,
          "bits": [ 123, 124, 125, 126 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:63.5-85.8"
          }
        },
        "$flatten\\signal_gen.$auto$rtlil.cc:3094:Mux$247": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$126_Y": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$127_CMP": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$131_Y": {
          "hide_name": 1,
          "bits": [ 136, 137, 138, 139 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$132_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$137_Y": {
          "hide_name": 1,
          "bits": [ 141, 142, 143, 144 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$144_Y": {
          "hide_name": 1,
          "bits": [ 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$145_CMP": {
          "hide_name": 1,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$148_Y": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$149_CMP": {
          "hide_name": 1,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\level_o[3:0]": {
          "hide_name": 1,
          "bits": [ 302, 303, 304, 305 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 306, 307 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\timer[3:0]": {
          "hide_name": 1,
          "bits": [ 310, 311, 312, 313 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$51_Y": {
          "hide_name": 1,
          "bits": [ 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$54_Y": {
          "hide_name": 1,
          "bits": [ 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$55_Y": {
          "hide_name": 1,
          "bits": [ 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$60_Y": {
          "hide_name": 1,
          "bits": [ 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$52_Y": {
          "hide_name": 1,
          "bits": [ 296 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$56_Y": {
          "hide_name": 1,
          "bits": [ 297 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$61_Y": {
          "hide_name": 1,
          "bits": [ 298 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$57_Y": {
          "hide_name": 1,
          "bits": [ 299 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$62_Y": {
          "hide_name": 1,
          "bits": [ 300 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$53_Y": {
          "hide_name": 1,
          "bits": [ 301 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$152_Y": {
          "hide_name": 1,
          "bits": [ 314, 315, 316, 317 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$155_CMP": {
          "hide_name": 1,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$156_Y": {
          "hide_name": 1,
          "bits": [ 318, 319, 320, 321 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$158_CMP": {
          "hide_name": 1,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$159_Y": {
          "hide_name": 1,
          "bits": [ 322, 323, 324, 325 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$161_CMP": {
          "hide_name": 1,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$163_Y": {
          "hide_name": 1,
          "bits": [ 329, 330 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$165_Y": {
          "hide_name": 1,
          "bits": [ 331, 332 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$168_CMP": {
          "hide_name": 1,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$169_Y": {
          "hide_name": 1,
          "bits": [ 333, 334 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$171_CMP": {
          "hide_name": 1,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$173_Y": {
          "hide_name": 1,
          "bits": [ 343, 344 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$175_Y": {
          "hide_name": 1,
          "bits": [ 335, 336 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$177_CMP": {
          "hide_name": 1,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$178_Y": {
          "hide_name": 1,
          "bits": [ 337, 338 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$180_CMP": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$182_Y": {
          "hide_name": 1,
          "bits": [ 349, 350, 351, 352 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$184_Y": {
          "hide_name": 1,
          "bits": [ 353, 354, 355, 356 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$187_CMP": {
          "hide_name": 1,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$188_Y": {
          "hide_name": 1,
          "bits": [ 373, 374, 375, 376 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$190_Y": {
          "hide_name": 1,
          "bits": [ 357, 358, 359, 360 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$192_CMP": {
          "hide_name": 1,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$194_Y": {
          "hide_name": 1,
          "bits": [ 377, 378, 379, 380 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$196_Y": {
          "hide_name": 1,
          "bits": [ 361, 362, 363, 364 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$198_CMP": {
          "hide_name": 1,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$199_CMP": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$58_Y": {
          "hide_name": 1,
          "bits": [ 369, 370, 371, 372, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$63_Y": {
          "hide_name": 1,
          "bits": [ 345, 346, 347, 348, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\a_val[4:0]": {
          "hide_name": 1,
          "bits": [ 553, 554, 555, 556, 557 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\mixout[7:0]": {
          "hide_name": 1,
          "bits": [ 521, 522, 523, 524, 525, 526, 527, 528 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\multA[7:0]": {
          "hide_name": 1,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\n_val[4:0]": {
          "hide_name": 1,
          "bits": [ 558, 559, 560, 561, 562 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\started[0:0]": {
          "hide_name": 1,
          "bits": [ 575 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\sum[5:0]": {
          "hide_name": 1,
          "bits": [ 563, 564, 565, 566, 567, 568 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.5-48.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$19_Y": {
          "hide_name": 1,
          "bits": [ 452, 453, 454, 455, 456, 457, 458, 459 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.22-26.52"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$22_Y": {
          "hide_name": 1,
          "bits": [ 466, 467, 468, 469, 470, 471, 472, 473 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.22-27.52"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$25_Y": {
          "hide_name": 1,
          "bits": [ 479, 480, 481, 482, 483, 484, 485, 486 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.22-28.52"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:44$32_Y": {
          "hide_name": 1,
          "bits": [ 497, 498, 499, 500, 501, 502 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:44.24-44.37"
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25$16_Y": {
          "hide_name": 1,
          "bits": [ 437, 438, 439, 440, 441, 442, 443, 444 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:25.23-25.45"
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$17_Y": {
          "hide_name": 1,
          "bits": [ 445, 446, 447, 448, 449, 450, 451, 503 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26.23-26.45",
            "unused_bits": "7"
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:27$20_Y": {
          "hide_name": 1,
          "bits": [ 460, 461, 462, 463, 464, 465, 504, 505 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:27.23-27.45",
            "unused_bits": "6 7"
          }
        },
        "$flatten\\signal_gen.\\mix.$and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$23_Y": {
          "hide_name": 1,
          "bits": [ 474, 475, 476, 477, 478, 506, 507, 508 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.23-28.45",
            "unused_bits": "5 6 7"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$28_Y": {
          "hide_name": 1,
          "bits": [ 510 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.27-42.43"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43$30_Y": {
          "hide_name": 1,
          "bits": [ 512 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43.27-43.47"
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41$27_Y": {
          "hide_name": 1,
          "bits": [ 513, 514, 515, 516, 517, 518, 519, 520 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.26-41.40"
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$103_Y": {
          "hide_name": 1,
          "bits": [ 587, 588, 589, 590, 591 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$109_Y": {
          "hide_name": 1,
          "bits": [ 592, 593, 594, 595, 596, 597, 598, 599 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$79_Y": {
          "hide_name": 1,
          "bits": [ 600, 601, 602, 603, 604, 605, 606, 607 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$85_Y": {
          "hide_name": 1,
          "bits": [ 608 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$91_Y": {
          "hide_name": 1,
          "bits": [ 609, 610, 611, 612, 613, 614 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$97_Y": {
          "hide_name": 1,
          "bits": [ 577, 578, 579, 580, 581 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42$29_Y": {
          "hide_name": 1,
          "bits": [ 582, 583, 584, 585, 586 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:42.26-42.64"
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43$31_Y": {
          "hide_name": 1,
          "bits": [ 615, 616, 617, 618, 619 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:43.26-43.77"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$0\\feedback[0:0]": {
          "hide_name": 1,
          "bits": [ 623 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$0\\noise_out[0:0]": {
          "hide_name": 1,
          "bits": [ 625 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$0\\noise_reg[15:0]": {
          "hide_name": 1,
          "bits": [ 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-28.8"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$rtlil.cc:2959:Not$256": {
          "hide_name": 1,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$auto$rtlil.cc:3094:Mux$217": {
          "hide_name": 1,
          "bits": [ 624 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$36_Y": {
          "hide_name": 1,
          "bits": [ 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.54"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$37_Y": {
          "hide_name": 1,
          "bits": [ 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.70"
          }
        },
        "$flatten\\signal_gen.\\noise_gen.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22$38_Y": {
          "hide_name": 1,
          "bits": [ 620, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:22.25-22.85",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$0\\clk_cnt[7:0]": {
          "hide_name": 1,
          "bits": [ 795, 796, 797, 798, 799, 800, 801, 802 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$0\\pwm_o[0:0]": {
          "hide_name": 1,
          "bits": [ 794 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$45_Y": {
          "hide_name": 1,
          "bits": [ 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$46_Y": {
          "hide_name": 1,
          "bits": [ 793 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          }
        },
        "$flatten\\signal_gen.\\pwmGen.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$47_Y": {
          "hide_name": 1,
          "bits": [ 803 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 850 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.5-26.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$11_Y": {
          "hide_name": 1,
          "bits": [ 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.28-20.39",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$9_Y": {
          "hide_name": 1,
          "bits": [ 848 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-16.40"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$10_Y": {
          "hide_name": 1,
          "bits": [ 849 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.28-18.36"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$116_Y": {
          "hide_name": 1,
          "bits": [ 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$122_Y": {
          "hide_name": 1,
          "bits": [ 875 ],
          "attributes": {
          }
        },
        "address_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:10.20-10.30"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:7.23-7.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:17.6-17.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:12.20-12.27"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:9.20-9.23"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:8.23-8.28"
          }
        },
        "signal_bit_out": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:14.17-14.31"
          }
        },
        "signal_gen.enableA": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "hdlname": "signal_gen enableA",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23.9-23.16"
          }
        },
        "signal_gen.enableN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "hdlname": "signal_gen enableN",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24.9-24.16"
          }
        },
        "signal_gen.envA": {
          "hide_name": 0,
          "bits": [ 196, 197, 198, 199 ],
          "attributes": {
            "hdlname": "signal_gen envA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:29.15-29.19"
          }
        },
        "signal_gen.envA_gen.state": {
          "hide_name": 0,
          "bits": [ 308, 309 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen state",
            "init": "00",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17.10-17.15"
          }
        },
        "signal_gen.envA_gen.timer": {
          "hide_name": 0,
          "bits": [ 160, 161, 162, 163 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen timer",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19.11-19.16"
          }
        },
        "signal_gen.mix.a_val": {
          "hide_name": 0,
          "bits": [ 487, 488, 489, 490, 491 ],
          "attributes": {
            "hdlname": "signal_gen mix a_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:18.15-18.20"
          }
        },
        "signal_gen.mix.mixout": {
          "hide_name": 0,
          "bits": [ 529, 530, 531, 532, 533, 534, 535, 536 ],
          "attributes": {
            "hdlname": "signal_gen mix mixout",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:14.22-14.28"
          }
        },
        "signal_gen.mix.multA": {
          "hide_name": 0,
          "bits": [ 545, 546, 547, 548, 549, 550, 551, 552 ],
          "attributes": {
            "hdlname": "signal_gen mix multA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:17.15-17.20"
          }
        },
        "signal_gen.mix.n_val": {
          "hide_name": 0,
          "bits": [ 492, 493, 494, 495, 496 ],
          "attributes": {
            "hdlname": "signal_gen mix n_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:18.22-18.27"
          }
        },
        "signal_gen.mix.started": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "hdlname": "signal_gen mix started",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:21.9-21.16"
          }
        },
        "signal_gen.mix.sum": {
          "hide_name": 0,
          "bits": [ 569, 570, 571, 572, 573, 574 ],
          "attributes": {
            "hdlname": "signal_gen mix sum",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:19.15-19.18"
          }
        },
        "signal_gen.mix.waveA": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "hdlname": "signal_gen mix waveA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:4.11-4.16"
          }
        },
        "signal_gen.noise_gen.feedback": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "hdlname": "signal_gen noise_gen feedback",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:10.9-10.17"
          }
        },
        "signal_gen.noise_gen.noise_out": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "hdlname": "signal_gen noise_gen noise_out",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:7.16-7.25"
          }
        },
        "signal_gen.noise_gen.noise_reg": {
          "hide_name": 0,
          "bits": [ 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657 ],
          "attributes": {
            "hdlname": "signal_gen noise_gen noise_reg",
            "init": "1010110011100001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:9.15-9.24"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "000011001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19.16-19.23"
          }
        },
        "signal_gen.pwmGen.clk_cnt": {
          "hide_name": 0,
          "bits": [ 753, 754, 755, 756, 757, 758, 759, 760 ],
          "attributes": {
            "hdlname": "signal_gen pwmGen clk_cnt",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21"
          }
        },
        "signal_gen.tonegenA.counter": {
          "hide_name": 0,
          "bits": [ 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "signal_gen.volA": {
          "hide_name": 0,
          "bits": [ 119, 120, 121, 122 ],
          "attributes": {
            "hdlname": "signal_gen volA",
            "init": "1000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20.15-20.19"
          }
        },
        "signal_gen.volN": {
          "hide_name": 0,
          "bits": [ 127, 128, 129, 130 ],
          "attributes": {
            "hdlname": "signal_gen volN",
            "init": "0011",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21.15-21.19"
          }
        },
        "write_strobe_in": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:11.17-11.32"
          }
        }
      }
    }
  }
}
