V 51
K 326956347600 fd15ce
Y 0
D 0 0 1700 1100
Z 1
i 86
N 46
J 450 725 2
J 310 725 11
J 450 745 2
J 310 745 11
J 450 765 2
J 310 765 11
J 450 785 2
J 310 785 11
J 450 905 8
J 310 905 11
J 450 1025 8
J 310 1025 9
J 310 90 9
J 90 90 7
S 2 1
L 325 725 10 0 3 0 1 0 D35
B 13 2
S 4 3
L 325 745 10 0 3 0 1 0 D34
B 2 4
S 6 5
L 325 765 10 0 3 0 1 0 D33
B 4 6
B 10 9
L 320 910 10 0 3 0 1 0 D[31:16]
B 8 10
B 14 13
L 90 100 10 0 3 0 1 0 D[35:0]
B 10 12
B 12 11
L 320 1030 10 0 3 0 1 0 D[15:0]
B 6 8
S 8 7
L 325 785 10 0 3 0 1 0 D32
N 48
J 450 705 2
J 370 705 5
J 450 885 2
J 370 885 5
J 450 1005 2
J 370 1005 3
J 370 70 3
J 90 70 1
S 2 1
S 7 2
S 6 5
S 8 7
L 100 70 10 0 3 0 1 0 CE
S 4 6
S 2 4
S 4 3
N 47
J 450 685 2
J 390 685 5
J 450 865 2
J 390 865 5
J 450 985 2
J 390 985 3
J 390 50 3
J 90 50 1
S 2 1
S 7 2
S 6 5
S 8 7
L 100 50 10 0 3 0 1 0 C
S 4 6
S 2 4
S 4 3
N 49
J 450 655 2
J 410 655 5
J 450 835 2
J 410 835 5
J 450 955 2
J 410 955 3
J 410 30 3
J 90 30 1
S 2 1
S 7 2
S 6 5
S 8 7
L 100 30 10 0 3 0 1 0 CLR
S 4 6
S 2 4
S 4 3
T 1575 75 30 0 3 JRG
Q 14 0 0
T 1560 30 10 0 3 A
T 1560 50 10 0 3 1
T 1360 70 10 0 3 Clock Enable & Asynchronous Clr
T 30 1060 10 0 3 drawn by KS
T 30 1050 10 0 3 Copyright (c) 1993, Xilinx Inc.
I 64 virtex2p:FD16CE 1 450 945 0 1 '
C 47 5 3 0
C 48 5 7 0
C 49 5 8 0
C 46 11 1 0
C 51 7 4 0
I 65 virtex2p:FD4CE 1 450 645 0 1 '
C 51 3 15 0
C 51 2 16 0
C 46 5 17 0
C 46 7 18 0
C 46 3 19 0
C 46 1 20 0
C 51 14 21 0
C 51 1 22 0
C 48 1 13 0
C 49 1 14 0
C 47 1 3 0
I 70 virtex2p:FD16CE 1 450 825 0 1 '
C 51 4 4 0
C 46 9 1 0
C 49 3 8 0
C 48 3 7 0
C 47 3 3 0
N 51
J 570 745 2
J 570 765 2
J 570 785 2
J 570 905 8
J 710 1045 7
J 655 1045 9
J 570 1025 8
J 655 1025 11
J 655 905 11
J 655 785 11
J 655 765 11
J 655 745 11
J 655 725 9
J 570 725 2
S 1 12
L 580 745 10 0 3 0 1 0 Q34
S 2 11
L 580 765 10 0 3 0 1 0 Q33
S 3 10
L 580 785 10 0 3 0 1 0 Q32
B 4 9
L 575 910 10 0 3 0 1 0 Q[31:16]
B 6 5
L 670 1050 10 0 3 0 1 0 Q[35:0]
B 8 6
B 7 8
L 575 1030 10 0 3 0 1 0 Q[15:0]
B 9 8
B 10 9
B 11 10
B 12 11
B 13 12
S 14 13
L 580 725 10 0 3 0 1 0 Q35
I 50 virtex:BSHEETL 1 1260 0 0 1 '
T 1360 100 10 0 3 VIRTEX Family FD36CE Macro
T 1360 80 10 0 3 36-Bit Data Register w/
T 1320 50 10 0 3 3rd October 2003
E
