# 32bit-RISC-V-Processor
this is a verilog code for 32 bit RISC V processor  ALU for basic arithmetic and logical operations

![RISC-V Arch](https://github.com/NethmiJayasinghe/32bit-RISC-V-Processor/assets/68787477/5f9697d8-fa29-480d-9bd5-22c8b975fa7b)


Implementation:
![image](https://github.com/NethmiJayasinghe/32bit-RISC-V-Processor/assets/143545523/78bd9f6a-cafb-49a6-b896-dc61665d81a8)


GDS Layout:
![image](https://github.com/NethmiJayasinghe/32bit-RISC-V-Processor/assets/143545523/f574821a-9987-42e5-8140-f3e2c436ed25)



Tool Used
VS Code: Verilog

GTKwave: Capture Input & output signal Waveform

Qflow: RTL to GDS

