

================================================================
== Vitis HLS Report for 'cyt_rdma_rx'
================================================================
* Date:           Sat Dec 30 12:25:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dummy_cyt_rdma_stack
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.216 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187  |cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211  |cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        4|       58|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|      217|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211  |cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1  |        0|   0|  2|  29|    0|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187  |cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2  |        0|   0|  2|  29|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+
    |Total                                             |                                       |        0|   0|  4|  58|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op32_write_state1                                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state1                                     |       and|   0|  0|   2|           1|           1|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211_wr_data_TREADY    |       and|   0|  0|   2|           1|           1|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187_recv_data_TREADY  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_128_p7                                            |       and|   0|  0|   2|           1|           0|
    |icmp_ln1019_fu_302_p2                                              |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln200_fu_278_p2                                               |      icmp|   0|  0|  20|          32|          13|
    |ap_block_state1                                                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io                                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                                                    |        or|   0|  0|   2|           1|           1|
    |current_notif_length_V_fu_294_p3                                   |    select|   0|  0|  23|           1|          13|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                              |          |   0|  0|  72|          50|          35|
    +-------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  31|          6|    1|          6|
    |ap_done                 |   9|          2|    1|          2|
    |notif_TDATA_blk_n       |   9|          2|    1|          2|
    |rx_TDATA_blk_n          |   9|          2|    1|          2|
    |rx_TREADY_int_regslice  |  20|          4|    1|          4|
    |wr_cmd_TDATA_blk_n      |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         18|    6|         18|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  5|   0|    5|          0|
    |ap_done_reg                                                    |  1|   0|    1|          0|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1_fu_211_ap_start_reg  |  1|   0|    1|          0|
    |grp_cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2_fu_187_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln1019_reg_350                                            |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  9|   0|    9|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         cyt_rdma_rx|  return value|
|notif_TDATA       |  out|   64|        axis|               notif|       pointer|
|notif_TVALID      |  out|    1|        axis|               notif|       pointer|
|notif_TREADY      |   in|    1|        axis|               notif|       pointer|
|recv_data_TDATA   |  out|  512|        axis|  recv_data_V_data_V|       pointer|
|recv_data_TVALID  |  out|    1|        axis|  recv_data_V_dest_V|       pointer|
|recv_data_TREADY  |   in|    1|        axis|  recv_data_V_dest_V|       pointer|
|recv_data_TDEST   |  out|    8|        axis|  recv_data_V_dest_V|       pointer|
|recv_data_TKEEP   |  out|   64|        axis|  recv_data_V_keep_V|       pointer|
|recv_data_TSTRB   |  out|   64|        axis|  recv_data_V_strb_V|       pointer|
|recv_data_TLAST   |  out|    1|        axis|  recv_data_V_last_V|       pointer|
|wr_data_TDATA     |  out|  512|        axis|    wr_data_V_data_V|       pointer|
|wr_data_TVALID    |  out|    1|        axis|    wr_data_V_dest_V|       pointer|
|wr_data_TREADY    |   in|    1|        axis|    wr_data_V_dest_V|       pointer|
|wr_data_TDEST     |  out|    8|        axis|    wr_data_V_dest_V|       pointer|
|wr_data_TKEEP     |  out|   64|        axis|    wr_data_V_keep_V|       pointer|
|wr_data_TSTRB     |  out|   64|        axis|    wr_data_V_strb_V|       pointer|
|wr_data_TLAST     |  out|    1|        axis|    wr_data_V_last_V|       pointer|
|wr_cmd_TDATA      |  out|  104|        axis|     wr_cmd_V_data_V|       pointer|
|wr_cmd_TVALID     |  out|    1|        axis|     wr_cmd_V_dest_V|       pointer|
|wr_cmd_TREADY     |   in|    1|        axis|     wr_cmd_V_dest_V|       pointer|
|wr_cmd_TDEST      |  out|    8|        axis|     wr_cmd_V_dest_V|       pointer|
|wr_cmd_TKEEP      |  out|   13|        axis|     wr_cmd_V_keep_V|       pointer|
|wr_cmd_TSTRB      |  out|   13|        axis|     wr_cmd_V_strb_V|       pointer|
|wr_cmd_TLAST      |  out|    1|        axis|     wr_cmd_V_last_V|       pointer|
|rx_TDATA          |   in|  512|        axis|         rx_V_data_V|       pointer|
|rx_TVALID         |   in|    1|        axis|         rx_V_dest_V|       pointer|
|rx_TREADY         |  out|    1|        axis|         rx_V_dest_V|       pointer|
|rx_TDEST          |   in|    8|        axis|         rx_V_dest_V|       pointer|
|rx_TKEEP          |   in|   64|        axis|         rx_V_keep_V|       pointer|
|rx_TSTRB          |   in|   64|        axis|         rx_V_strb_V|       pointer|
|rx_TLAST          |   in|    1|        axis|         rx_V_last_V|       pointer|
+------------------+-----+-----+------------+--------------------+--------------+

