
Minisumo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c14  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005fc  08009da8  08009da8  00019da8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a3a4  0800a3a4  0001a3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a3ac  0800a3ac  0001a3ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a3b0  0800a3b0  0001a3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000800  20000000  0800a3b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020800  2**0
                  CONTENTS
  8 .bss          00000430  20000800  20000800  00020800  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000c30  20000c30  00020800  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020800  2**0
                  CONTENTS, READONLY
 11 .debug_line   00009551  00000000  00000000  00020830  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0001f216  00000000  00000000  00029d81  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a12  00000000  00000000  00048f97  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011e8  00000000  00000000  0004c9b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001610  00000000  00000000  0004db98  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000139bd  00000000  00000000  0004f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000071c8  00000000  00000000  00062b65  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007e  00000000  00000000  00069d2d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003e20  00000000  00000000  00069dac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000800 	.word	0x20000800
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d8c 	.word	0x08009d8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000804 	.word	0x20000804
 80001cc:	08009d8c 	.word	0x08009d8c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97e 	b.w	8000eb4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460e      	mov	r6, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9d08      	ldr	r5, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d150      	bne.n	8000c82 <__udivmoddi4+0xb2>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96c      	bls.n	8000cc0 <__udivmoddi4+0xf0>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0420 	rsb	r4, lr, #32
 8000bf4:	fa20 f404 	lsr.w	r4, r0, r4
 8000bf8:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bfc:	ea44 0c06 	orr.w	ip, r4, r6
 8000c00:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c0c:	0c22      	lsrs	r2, r4, #16
 8000c0e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c12:	fa1f f887 	uxth.w	r8, r7
 8000c16:	fb09 c610 	mls	r6, r9, r0, ip
 8000c1a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c1e:	fb00 f308 	mul.w	r3, r0, r8
 8000c22:	42b3      	cmp	r3, r6
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x6a>
 8000c26:	19f6      	adds	r6, r6, r7
 8000c28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c2c:	f080 8122 	bcs.w	8000e74 <__udivmoddi4+0x2a4>
 8000c30:	42b3      	cmp	r3, r6
 8000c32:	f240 811f 	bls.w	8000e74 <__udivmoddi4+0x2a4>
 8000c36:	3802      	subs	r0, #2
 8000c38:	443e      	add	r6, r7
 8000c3a:	1af6      	subs	r6, r6, r3
 8000c3c:	b2a2      	uxth	r2, r4
 8000c3e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c42:	fb09 6613 	mls	r6, r9, r3, r6
 8000c46:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c4a:	fb03 f808 	mul.w	r8, r3, r8
 8000c4e:	45a0      	cmp	r8, r4
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x96>
 8000c52:	19e4      	adds	r4, r4, r7
 8000c54:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c58:	f080 810a 	bcs.w	8000e70 <__udivmoddi4+0x2a0>
 8000c5c:	45a0      	cmp	r8, r4
 8000c5e:	f240 8107 	bls.w	8000e70 <__udivmoddi4+0x2a0>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	443c      	add	r4, r7
 8000c66:	ebc8 0404 	rsb	r4, r8, r4
 8000c6a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2d00      	cmp	r5, #0
 8000c72:	d062      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c74:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c78:	2300      	movs	r3, #0
 8000c7a:	602c      	str	r4, [r5, #0]
 8000c7c:	606b      	str	r3, [r5, #4]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0xc6>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	d055      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c90:	4608      	mov	r0, r1
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	f040 8090 	bne.w	8000dc0 <__udivmoddi4+0x1f0>
 8000ca0:	42b3      	cmp	r3, r6
 8000ca2:	d302      	bcc.n	8000caa <__udivmoddi4+0xda>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f200 80f8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000caa:	1a84      	subs	r4, r0, r2
 8000cac:	eb66 0603 	sbc.w	r6, r6, r3
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	46b4      	mov	ip, r6
 8000cb4:	2d00      	cmp	r5, #0
 8000cb6:	d040      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cb8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc0:	b912      	cbnz	r2, 8000cc8 <__udivmoddi4+0xf8>
 8000cc2:	2701      	movs	r7, #1
 8000cc4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cc8:	fab7 fe87 	clz	lr, r7
 8000ccc:	f1be 0f00 	cmp.w	lr, #0
 8000cd0:	d135      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd2:	1bf3      	subs	r3, r6, r7
 8000cd4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb08 3610 	mls	r6, r8, r0, r3
 8000ce8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cec:	fb0c f300 	mul.w	r3, ip, r0
 8000cf0:	42b3      	cmp	r3, r6
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19f6      	adds	r6, r6, r7
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42b3      	cmp	r3, r6
 8000cfe:	f200 80ce 	bhi.w	8000e9e <__udivmoddi4+0x2ce>
 8000d02:	4610      	mov	r0, r2
 8000d04:	1af6      	subs	r6, r6, r3
 8000d06:	b2a2      	uxth	r2, r4
 8000d08:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d0c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d10:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d14:	fb0c fc03 	mul.w	ip, ip, r3
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b5 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	ebcc 0404 	rsb	r4, ip, r4
 8000d30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d34:	e79c      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000d36:	4629      	mov	r1, r5
 8000d38:	4628      	mov	r0, r5
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0120 	rsb	r1, lr, #32
 8000d42:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d4e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d52:	40ce      	lsrs	r6, r1
 8000d54:	ea49 0903 	orr.w	r9, r9, r3
 8000d58:	fbb6 faf8 	udiv	sl, r6, r8
 8000d5c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000d60:	fb08 661a 	mls	r6, r8, sl, r6
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000d6c:	fb0a f20c 	mul.w	r2, sl, ip
 8000d70:	429a      	cmp	r2, r3
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1be>
 8000d78:	19db      	adds	r3, r3, r7
 8000d7a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000d7e:	f080 8087 	bcs.w	8000e90 <__udivmoddi4+0x2c0>
 8000d82:	429a      	cmp	r2, r3
 8000d84:	f240 8084 	bls.w	8000e90 <__udivmoddi4+0x2c0>
 8000d88:	f1aa 0a02 	sub.w	sl, sl, #2
 8000d8c:	443b      	add	r3, r7
 8000d8e:	1a9b      	subs	r3, r3, r2
 8000d90:	fa1f f989 	uxth.w	r9, r9
 8000d94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d98:	fb08 3311 	mls	r3, r8, r1, r3
 8000d9c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000da0:	fb01 f60c 	mul.w	r6, r1, ip
 8000da4:	429e      	cmp	r6, r3
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0x1e8>
 8000da8:	19db      	adds	r3, r3, r7
 8000daa:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dae:	d26b      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000db0:	429e      	cmp	r6, r3
 8000db2:	d969      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000db4:	3902      	subs	r1, #2
 8000db6:	443b      	add	r3, r7
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dbe:	e78e      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dc0:	f1c1 0e20 	rsb	lr, r1, #32
 8000dc4:	fa22 f40e 	lsr.w	r4, r2, lr
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	4323      	orrs	r3, r4
 8000dcc:	fa20 f70e 	lsr.w	r7, r0, lr
 8000dd0:	fa06 f401 	lsl.w	r4, r6, r1
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	fa26 f60e 	lsr.w	r6, r6, lr
 8000ddc:	433c      	orrs	r4, r7
 8000dde:	fbb6 f9fc 	udiv	r9, r6, ip
 8000de2:	0c27      	lsrs	r7, r4, #16
 8000de4:	fb0c 6619 	mls	r6, ip, r9, r6
 8000de8:	fa1f f883 	uxth.w	r8, r3
 8000dec:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000df0:	fb09 f708 	mul.w	r7, r9, r8
 8000df4:	42b7      	cmp	r7, r6
 8000df6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfa:	fa00 fa01 	lsl.w	sl, r0, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x242>
 8000e00:	18f6      	adds	r6, r6, r3
 8000e02:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e06:	d241      	bcs.n	8000e8c <__udivmoddi4+0x2bc>
 8000e08:	42b7      	cmp	r7, r6
 8000e0a:	d93f      	bls.n	8000e8c <__udivmoddi4+0x2bc>
 8000e0c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e10:	441e      	add	r6, r3
 8000e12:	1bf6      	subs	r6, r6, r7
 8000e14:	b2a0      	uxth	r0, r4
 8000e16:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e1a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e1e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e22:	fb04 f808 	mul.w	r8, r4, r8
 8000e26:	45b8      	cmp	r8, r7
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x26a>
 8000e2a:	18ff      	adds	r7, r7, r3
 8000e2c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e30:	d228      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000e32:	45b8      	cmp	r8, r7
 8000e34:	d926      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000e36:	3c02      	subs	r4, #2
 8000e38:	441f      	add	r7, r3
 8000e3a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e3e:	ebc8 0707 	rsb	r7, r8, r7
 8000e42:	fba0 8902 	umull	r8, r9, r0, r2
 8000e46:	454f      	cmp	r7, r9
 8000e48:	4644      	mov	r4, r8
 8000e4a:	464e      	mov	r6, r9
 8000e4c:	d314      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000e4e:	d029      	beq.n	8000ea4 <__udivmoddi4+0x2d4>
 8000e50:	b365      	cbz	r5, 8000eac <__udivmoddi4+0x2dc>
 8000e52:	ebba 0304 	subs.w	r3, sl, r4
 8000e56:	eb67 0706 	sbc.w	r7, r7, r6
 8000e5a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e5e:	40cb      	lsrs	r3, r1
 8000e60:	40cf      	lsrs	r7, r1
 8000e62:	ea4e 0303 	orr.w	r3, lr, r3
 8000e66:	e885 0088 	stmia.w	r5, {r3, r7}
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e70:	4613      	mov	r3, r2
 8000e72:	e6f8      	b.n	8000c66 <__udivmoddi4+0x96>
 8000e74:	4610      	mov	r0, r2
 8000e76:	e6e0      	b.n	8000c3a <__udivmoddi4+0x6a>
 8000e78:	ebb8 0402 	subs.w	r4, r8, r2
 8000e7c:	eb69 0603 	sbc.w	r6, r9, r3
 8000e80:	3801      	subs	r0, #1
 8000e82:	e7e5      	b.n	8000e50 <__udivmoddi4+0x280>
 8000e84:	4604      	mov	r4, r0
 8000e86:	e7d8      	b.n	8000e3a <__udivmoddi4+0x26a>
 8000e88:	4611      	mov	r1, r2
 8000e8a:	e795      	b.n	8000db8 <__udivmoddi4+0x1e8>
 8000e8c:	4681      	mov	r9, r0
 8000e8e:	e7c0      	b.n	8000e12 <__udivmoddi4+0x242>
 8000e90:	468a      	mov	sl, r1
 8000e92:	e77c      	b.n	8000d8e <__udivmoddi4+0x1be>
 8000e94:	3b02      	subs	r3, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e748      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e70a      	b.n	8000cb4 <__udivmoddi4+0xe4>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	443e      	add	r6, r7
 8000ea2:	e72f      	b.n	8000d04 <__udivmoddi4+0x134>
 8000ea4:	45c2      	cmp	sl, r8
 8000ea6:	d3e7      	bcc.n	8000e78 <__udivmoddi4+0x2a8>
 8000ea8:	463e      	mov	r6, r7
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x280>
 8000eac:	4629      	mov	r1, r5
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000eb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ef0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ebc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ebe:	e003      	b.n	8000ec8 <LoopCopyDataInit>

08000ec0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000ec2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ec4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000ec6:	3104      	adds	r1, #4

08000ec8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ec8:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000eca:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000ecc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000ece:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000ed0:	d3f6      	bcc.n	8000ec0 <CopyDataInit>
  ldr  r2, =_sbss
 8000ed2:	4a0b      	ldr	r2, [pc, #44]	; (8000f00 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ed4:	e002      	b.n	8000edc <LoopFillZerobss>

08000ed6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000ed6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000ed8:	f842 3b04 	str.w	r3, [r2], #4

08000edc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000edc:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ede:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ee0:	d3f9      	bcc.n	8000ed6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ee2:	f003 fc85 	bl	80047f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ee6:	f006 f841 	bl	8006f6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eea:	f002 fef5 	bl	8003cd8 <main>
  bx  lr    
 8000eee:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ef0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000ef4:	0800a3b4 	.word	0x0800a3b4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000efc:	20000800 	.word	0x20000800
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000f00:	20000800 	.word	0x20000800
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f04:	20000c30 	.word	0x20000c30

08000f08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC_IRQHandler>
	...

08000f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f0c:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f0e:	4b08      	ldr	r3, [pc, #32]	; (8000f30 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f10:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f12:	6818      	ldr	r0, [r3, #0]
 8000f14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f18:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f1c:	f000 fa96 	bl	800144c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000f20:	2200      	movs	r2, #0
 8000f22:	4621      	mov	r1, r4
 8000f24:	f04f 30ff 	mov.w	r0, #4294967295
 8000f28:	f000 fa50 	bl	80013cc <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	bd10      	pop	{r4, pc}
 8000f30:	20000004 	.word	0x20000004

08000f34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f34:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f36:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <HAL_Init+0x30>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f3e:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f46:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f4e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f50:	2003      	movs	r0, #3
 8000f52:	f000 fa29 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff ffd8 	bl	8000f0c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f5c:	f003 fa42 	bl	80043e4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000f60:	2000      	movs	r0, #0
 8000f62:	bd08      	pop	{r3, pc}
 8000f64:	40023c00 	.word	0x40023c00

08000f68 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f68:	4a02      	ldr	r2, [pc, #8]	; (8000f74 <HAL_IncTick+0xc>)
 8000f6a:	6813      	ldr	r3, [r2, #0]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000880 	.word	0x20000880

08000f78 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f78:	4b01      	ldr	r3, [pc, #4]	; (8000f80 <HAL_GetTick+0x8>)
 8000f7a:	6818      	ldr	r0, [r3, #0]
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000880 	.word	0x20000880

08000f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000f84:	b513      	push	{r0, r1, r4, lr}
 8000f86:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8000f88:	f7ff fff6 	bl	8000f78 <HAL_GetTick>
 8000f8c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000f8e:	f7ff fff3 	bl	8000f78 <HAL_GetTick>
 8000f92:	9b01      	ldr	r3, [sp, #4]
 8000f94:	1b00      	subs	r0, r0, r4
 8000f96:	4298      	cmp	r0, r3
 8000f98:	d3f9      	bcc.n	8000f8e <HAL_Delay+0xa>
  {
  }
}
 8000f9a:	b002      	add	sp, #8
 8000f9c:	bd10      	pop	{r4, pc}
	...

08000fa0 <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fa0:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	2800      	cmp	r0, #0
 8000fa6:	f000 809e 	beq.w	80010e6 <HAL_ADC_Init+0x146>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000faa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000fac:	b923      	cbnz	r3, 8000fb8 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fae:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fb0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fb4:	f003 fa46 	bl	8004444 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fba:	06db      	lsls	r3, r3, #27
 8000fbc:	f100 808e 	bmi.w	80010dc <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000fc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fc6:	f023 0302 	bic.w	r3, r3, #2
 8000fca:	f043 0302 	orr.w	r3, r3, #2
 8000fce:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8000fd0:	4b46      	ldr	r3, [pc, #280]	; (80010ec <HAL_ADC_Init+0x14c>)
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000fd8:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8000fda:	6859      	ldr	r1, [r3, #4]
 8000fdc:	6862      	ldr	r2, [r4, #4]
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fe2:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000fe4:	6921      	ldr	r1, [r4, #16]
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fe6:	685a      	ldr	r2, [r3, #4]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fe8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000fea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000fee:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000ff0:	685a      	ldr	r2, [r3, #4]
 8000ff2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ff6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000ffe:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001000:	6859      	ldr	r1, [r3, #4]
 8001002:	68a2      	ldr	r2, [r4, #8]
 8001004:	430a      	orrs	r2, r1
 8001006:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001008:	689a      	ldr	r2, [r3, #8]
 800100a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800100e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001010:	6899      	ldr	r1, [r3, #8]
 8001012:	68e2      	ldr	r2, [r4, #12]
 8001014:	430a      	orrs	r2, r1
 8001016:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001018:	4a35      	ldr	r2, [pc, #212]	; (80010f0 <HAL_ADC_Init+0x150>)
 800101a:	4290      	cmp	r0, r2
 800101c:	d00e      	beq.n	800103c <HAL_ADC_Init+0x9c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800101e:	6899      	ldr	r1, [r3, #8]
 8001020:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001024:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	4302      	orrs	r2, r0
 800102a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001032:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001034:	6899      	ldr	r1, [r3, #8]
 8001036:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001038:	430a      	orrs	r2, r1
 800103a:	e006      	b.n	800104a <HAL_ADC_Init+0xaa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800103c:	689a      	ldr	r2, [r3, #8]
 800103e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001042:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800104a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800104c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800104e:	69a1      	ldr	r1, [r4, #24]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001050:	f022 0202 	bic.w	r2, r2, #2
 8001054:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001056:	689a      	ldr	r2, [r3, #8]
 8001058:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800105c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800105e:	6a22      	ldr	r2, [r4, #32]
 8001060:	b19a      	cbz	r2, 800108a <HAL_ADC_Init+0xea>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001068:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001070:	605a      	str	r2, [r3, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001072:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001076:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800107a:	fab2 f182 	clz	r1, r2
 800107e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001080:	6858      	ldr	r0, [r3, #4]
 8001082:	3a01      	subs	r2, #1
 8001084:	408a      	lsls	r2, r1
 8001086:	4302      	orrs	r2, r0
 8001088:	e002      	b.n	8001090 <HAL_ADC_Init+0xf0>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800108a:	685a      	ldr	r2, [r3, #4]
 800108c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001090:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001094:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001098:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800109a:	69e2      	ldr	r2, [r4, #28]
 800109c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800109e:	3a01      	subs	r2, #1
 80010a0:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
 80010a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80010a6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80010a8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80010aa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80010ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80010b0:	689a      	ldr	r2, [r3, #8]
 80010b2:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80010b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80010b8:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010ba:	6961      	ldr	r1, [r4, #20]
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80010bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010c2:	689a      	ldr	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c4:	2000      	movs	r0, #0
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80010c6:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80010ca:	609a      	str	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010cc:	6460      	str	r0, [r4, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010d0:	f023 0303 	bic.w	r3, r3, #3
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	6423      	str	r3, [r4, #64]	; 0x40
 80010da:	e000      	b.n	80010de <HAL_ADC_Init+0x13e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010dc:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010de:	2300      	movs	r3, #0
 80010e0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010e4:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80010e6:	2001      	movs	r0, #1
  /* Release Lock */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80010e8:	bd10      	pop	{r4, pc}
 80010ea:	bf00      	nop
 80010ec:	40012300 	.word	0x40012300
 80010f0:	0f000001 	.word	0x0f000001

080010f4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80010f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80010f6:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 80010f8:	2200      	movs	r2, #0
 80010fa:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010fc:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001100:	2a01      	cmp	r2, #1
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001102:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001104:	d064      	beq.n	80011d0 <HAL_ADC_Start_DMA+0xdc>
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001106:	6805      	ldr	r5, [r0, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001108:	2201      	movs	r2, #1
 800110a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800110e:	68aa      	ldr	r2, [r5, #8]
 8001110:	07d2      	lsls	r2, r2, #31
 8001112:	d503      	bpl.n	800111c <HAL_ADC_Start_DMA+0x28>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001114:	68aa      	ldr	r2, [r5, #8]
 8001116:	07d0      	lsls	r0, r2, #31
 8001118:	d413      	bmi.n	8001142 <HAL_ADC_Start_DMA+0x4e>
 800111a:	e04e      	b.n	80011ba <HAL_ADC_Start_DMA+0xc6>
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800111c:	68aa      	ldr	r2, [r5, #8]
 800111e:	f042 0201 	orr.w	r2, r2, #1
 8001122:	60aa      	str	r2, [r5, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001124:	4a2c      	ldr	r2, [pc, #176]	; (80011d8 <HAL_ADC_Start_DMA+0xe4>)
 8001126:	6810      	ldr	r0, [r2, #0]
 8001128:	4a2c      	ldr	r2, [pc, #176]	; (80011dc <HAL_ADC_Start_DMA+0xe8>)
 800112a:	fbb0 f0f2 	udiv	r0, r0, r2
 800112e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001132:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001134:	9a01      	ldr	r2, [sp, #4]
 8001136:	2a00      	cmp	r2, #0
 8001138:	d0ec      	beq.n	8001114 <HAL_ADC_Start_DMA+0x20>
    {
      counter--;
 800113a:	9a01      	ldr	r2, [sp, #4]
 800113c:	3a01      	subs	r2, #1
 800113e:	9201      	str	r2, [sp, #4]
 8001140:	e7f8      	b.n	8001134 <HAL_ADC_Start_DMA+0x40>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001142:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001144:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001148:	f020 0001 	bic.w	r0, r0, #1
 800114c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001150:	6420      	str	r0, [r4, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001152:	686a      	ldr	r2, [r5, #4]
 8001154:	0552      	lsls	r2, r2, #21
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001156:	bf41      	itttt	mi
 8001158:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 800115a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800115e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001162:	6420      	strmi	r0, [r4, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001164:	6c22      	ldr	r2, [r4, #64]	; 0x40
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001166:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001168:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800116c:	bf1c      	itt	ne
 800116e:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8001170:	f022 0206 	bicne.w	r2, r2, #6
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001174:	6462      	str	r2, [r4, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001176:	2200      	movs	r2, #0
 8001178:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800117c:	4a18      	ldr	r2, [pc, #96]	; (80011e0 <HAL_ADC_Start_DMA+0xec>)
 800117e:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001180:	4a18      	ldr	r2, [pc, #96]	; (80011e4 <HAL_ADC_Start_DMA+0xf0>)
 8001182:	6402      	str	r2, [r0, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001184:	4a18      	ldr	r2, [pc, #96]	; (80011e8 <HAL_ADC_Start_DMA+0xf4>)
 8001186:	64c2      	str	r2, [r0, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001188:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800118c:	602a      	str	r2, [r5, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800118e:	686a      	ldr	r2, [r5, #4]
 8001190:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001194:	606a      	str	r2, [r5, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001196:	68aa      	ldr	r2, [r5, #8]
 8001198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800119c:	60aa      	str	r2, [r5, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800119e:	460a      	mov	r2, r1
 80011a0:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 80011a4:	f000 fa06 	bl	80015b4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80011a8:	4b10      	ldr	r3, [pc, #64]	; (80011ec <HAL_ADC_Start_DMA+0xf8>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f013 0f1f 	tst.w	r3, #31
 80011b0:	6823      	ldr	r3, [r4, #0]
 80011b2:	d004      	beq.n	80011be <HAL_ADC_Start_DMA+0xca>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011b4:	4a0e      	ldr	r2, [pc, #56]	; (80011f0 <HAL_ADC_Start_DMA+0xfc>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d001      	beq.n	80011be <HAL_ADC_Start_DMA+0xca>
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011ba:	2000      	movs	r0, #0
 80011bc:	e009      	b.n	80011d2 <HAL_ADC_Start_DMA+0xde>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011be:	6898      	ldr	r0, [r3, #8]
 80011c0:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80011c4:	d1f9      	bne.n	80011ba <HAL_ADC_Start_DMA+0xc6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011c6:	689a      	ldr	r2, [r3, #8]
 80011c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	e000      	b.n	80011d2 <HAL_ADC_Start_DMA+0xde>
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011d0:	2002      	movs	r0, #2
    }
  }
  
  /* Return function status */
  return HAL_OK;
}
 80011d2:	b003      	add	sp, #12
 80011d4:	bd30      	pop	{r4, r5, pc}
 80011d6:	bf00      	nop
 80011d8:	20000004 	.word	0x20000004
 80011dc:	000f4240 	.word	0x000f4240
 80011e0:	080011f7 	.word	0x080011f7
 80011e4:	08001259 	.word	0x08001259
 80011e8:	08001265 	.word	0x08001265
 80011ec:	40012300 	.word	0x40012300
 80011f0:	40012000 	.word	0x40012000

080011f4 <HAL_ADC_ConvCpltCallback>:
 80011f4:	4770      	bx	lr

080011f6 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011fa:	f012 0f50 	tst.w	r2, #80	; 0x50
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80011fe:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001200:	d124      	bne.n	800124c <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001202:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001204:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001208:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	6891      	ldr	r1, [r2, #8]
 800120e:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8001212:	d117      	bne.n	8001244 <ADC_DMAConvCplt+0x4e>
 8001214:	6999      	ldr	r1, [r3, #24]
 8001216:	b9a9      	cbnz	r1, 8001244 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001218:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800121a:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 800121e:	d002      	beq.n	8001226 <ADC_DMAConvCplt+0x30>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001220:	6891      	ldr	r1, [r2, #8]
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001222:	0549      	lsls	r1, r1, #21
 8001224:	d40e      	bmi.n	8001244 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001226:	6851      	ldr	r1, [r2, #4]
 8001228:	f021 0120 	bic.w	r1, r1, #32
 800122c:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800122e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001230:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001234:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001236:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001238:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800123a:	bf5e      	ittt	pl
 800123c:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 800123e:	f042 0201 	orrpl.w	r2, r2, #1
 8001242:	641a      	strpl	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ffd5 	bl	80011f4 <HAL_ADC_ConvCpltCallback>
 800124a:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800124c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 800124e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_ADC_ConvCpltCallback(hadc);
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001254:	4718      	bx	r3

08001256 <HAL_ADC_ConvHalfCpltCallback>:
 8001256:	4770      	bx	lr

08001258 <ADC_DMAHalfConvCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001258:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800125a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800125c:	f7ff fffb 	bl	8001256 <HAL_ADC_ConvHalfCpltCallback>
 8001260:	bd08      	pop	{r3, pc}

08001262 <HAL_ADC_ErrorCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001262:	4770      	bx	lr

08001264 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001264:	6b80      	ldr	r0, [r0, #56]	; 0x38
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001266:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001268:	2340      	movs	r3, #64	; 0x40
 800126a:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800126c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800126e:	f043 0304 	orr.w	r3, r3, #4
 8001272:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8001274:	f7ff fff5 	bl	8001262 <HAL_ADC_ErrorCallback>
 8001278:	bd08      	pop	{r3, pc}
	...

0800127c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800127c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800127e:	2300      	movs	r3, #0
 8001280:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001282:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001286:	2b01      	cmp	r3, #1
 8001288:	d069      	beq.n	800135e <HAL_ADC_ConfigChannel+0xe2>
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800128a:	680d      	ldr	r5, [r1, #0]
 800128c:	6804      	ldr	r4, [r0, #0]
 800128e:	688f      	ldr	r7, [r1, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001290:	2301      	movs	r3, #1
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001292:	2d09      	cmp	r5, #9
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001294:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001298:	b2ae      	uxth	r6, r5
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800129a:	d910      	bls.n	80012be <HAL_ADC_ConfigChannel+0x42>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800129c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80012a0:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80012a4:	f1a2 031e 	sub.w	r3, r2, #30
 80012a8:	2207      	movs	r2, #7
 80012aa:	409a      	lsls	r2, r3
 80012ac:	ea2e 0202 	bic.w	r2, lr, r2
 80012b0:	60e2      	str	r2, [r4, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80012b2:	68e2      	ldr	r2, [r4, #12]
 80012b4:	fa07 f303 	lsl.w	r3, r7, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	60e3      	str	r3, [r4, #12]
 80012bc:	e00e      	b.n	80012dc <HAL_ADC_ConfigChannel+0x60>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012be:	6922      	ldr	r2, [r4, #16]
 80012c0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80012c4:	f04f 0e07 	mov.w	lr, #7
 80012c8:	fa0e fe03 	lsl.w	lr, lr, r3
 80012cc:	ea22 020e 	bic.w	r2, r2, lr
 80012d0:	6122      	str	r2, [r4, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012d2:	6922      	ldr	r2, [r4, #16]
 80012d4:	fa07 f303 	lsl.w	r3, r7, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	6123      	str	r3, [r4, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012dc:	684b      	ldr	r3, [r1, #4]
 80012de:	2b06      	cmp	r3, #6
 80012e0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80012e4:	d80d      	bhi.n	8001302 <HAL_ADC_ConfigChannel+0x86>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012e6:	4413      	add	r3, r2
 80012e8:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80012ea:	1f59      	subs	r1, r3, #5
 80012ec:	231f      	movs	r3, #31
 80012ee:	408b      	lsls	r3, r1
 80012f0:	ea27 0303 	bic.w	r3, r7, r3
 80012f4:	6363      	str	r3, [r4, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012f6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80012f8:	fa06 f101 	lsl.w	r1, r6, r1
 80012fc:	4311      	orrs	r1, r2
 80012fe:	6361      	str	r1, [r4, #52]	; 0x34
 8001300:	e01d      	b.n	800133e <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001302:	2b0c      	cmp	r3, #12
 8001304:	d80e      	bhi.n	8001324 <HAL_ADC_ConfigChannel+0xa8>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001306:	4413      	add	r3, r2
 8001308:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800130a:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 800130e:	231f      	movs	r3, #31
 8001310:	4093      	lsls	r3, r2
 8001312:	ea21 0303 	bic.w	r3, r1, r3
 8001316:	6323      	str	r3, [r4, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001318:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800131a:	fa06 f202 	lsl.w	r2, r6, r2
 800131e:	431a      	orrs	r2, r3
 8001320:	6322      	str	r2, [r4, #48]	; 0x30
 8001322:	e00c      	b.n	800133e <HAL_ADC_ConfigChannel+0xc2>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001324:	4413      	add	r3, r2
 8001326:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8001328:	3b41      	subs	r3, #65	; 0x41
 800132a:	221f      	movs	r2, #31
 800132c:	409a      	lsls	r2, r3
 800132e:	ea27 0202 	bic.w	r2, r7, r2
 8001332:	62e2      	str	r2, [r4, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001334:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001336:	fa06 f203 	lsl.w	r2, r6, r3
 800133a:	430a      	orrs	r2, r1
 800133c:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800133e:	4b16      	ldr	r3, [pc, #88]	; (8001398 <HAL_ADC_ConfigChannel+0x11c>)
 8001340:	429c      	cmp	r4, r3
 8001342:	d004      	beq.n	800134e <HAL_ADC_ConfigChannel+0xd2>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001344:	2300      	movs	r3, #0
 8001346:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800134a:	4618      	mov	r0, r3
 800134c:	e022      	b.n	8001394 <HAL_ADC_ConfigChannel+0x118>
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800134e:	2d12      	cmp	r5, #18
 8001350:	d107      	bne.n	8001362 <HAL_ADC_ConfigChannel+0xe6>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <HAL_ADC_ConfigChannel+0x120>)
 8001354:	6853      	ldr	r3, [r2, #4]
 8001356:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800135a:	6053      	str	r3, [r2, #4]
 800135c:	e001      	b.n	8001362 <HAL_ADC_ConfigChannel+0xe6>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800135e:	2002      	movs	r0, #2
 8001360:	e018      	b.n	8001394 <HAL_ADC_ConfigChannel+0x118>
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001362:	f1a5 0310 	sub.w	r3, r5, #16
 8001366:	2b01      	cmp	r3, #1
 8001368:	d8ec      	bhi.n	8001344 <HAL_ADC_ConfigChannel+0xc8>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800136a:	4a0c      	ldr	r2, [pc, #48]	; (800139c <HAL_ADC_ConfigChannel+0x120>)
 800136c:	6853      	ldr	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800136e:	2d10      	cmp	r5, #16
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001370:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001374:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001376:	d1e5      	bne.n	8001344 <HAL_ADC_ConfigChannel+0xc8>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_ADC_ConfigChannel+0x124>)
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <HAL_ADC_ConfigChannel+0x128>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001382:	230a      	movs	r3, #10
 8001384:	4353      	muls	r3, r2
      while(counter != 0U)
      {
        counter--;
 8001386:	9301      	str	r3, [sp, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
      while(counter != 0U)
 8001388:	9b01      	ldr	r3, [sp, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0da      	beq.n	8001344 <HAL_ADC_ConfigChannel+0xc8>
      {
        counter--;
 800138e:	9b01      	ldr	r3, [sp, #4]
 8001390:	3b01      	subs	r3, #1
 8001392:	e7f8      	b.n	8001386 <HAL_ADC_ConfigChannel+0x10a>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 8001394:	b003      	add	sp, #12
 8001396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001398:	40012000 	.word	0x40012000
 800139c:	40012300 	.word	0x40012300
 80013a0:	20000004 	.word	0x20000004
 80013a4:	000f4240 	.word	0x000f4240

080013a8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a8:	4a07      	ldr	r2, [pc, #28]	; (80013c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80013aa:	68d3      	ldr	r3, [r2, #12]
 80013ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013b0:	041b      	lsls	r3, r3, #16
 80013b2:	0c1b      	lsrs	r3, r3, #16
 80013b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80013b8:	0200      	lsls	r0, r0, #8
 80013ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013be:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80013c2:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80013c4:	60d3      	str	r3, [r2, #12]
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013cc:	4b17      	ldr	r3, [pc, #92]	; (800142c <HAL_NVIC_SetPriority+0x60>)
 80013ce:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d4:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d6:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013da:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013dc:	2c04      	cmp	r4, #4
 80013de:	bf28      	it	cs
 80013e0:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e2:	2d06      	cmp	r5, #6

  return (
 80013e4:	f04f 0501 	mov.w	r5, #1
 80013e8:	fa05 f404 	lsl.w	r4, r5, r4
 80013ec:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013f0:	bf8c      	ite	hi
 80013f2:	3b03      	subhi	r3, #3
 80013f4:	2300      	movls	r3, #0

  return (
 80013f6:	400c      	ands	r4, r1
 80013f8:	409c      	lsls	r4, r3
 80013fa:	fa05 f303 	lsl.w	r3, r5, r3
 80013fe:	3b01      	subs	r3, #1
 8001400:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001402:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001404:	ea42 0204 	orr.w	r2, r2, r4
 8001408:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140c:	bfaf      	iteee	ge
 800140e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001412:	f000 000f 	andlt.w	r0, r0, #15
 8001416:	4b06      	ldrlt	r3, [pc, #24]	; (8001430 <HAL_NVIC_SetPriority+0x64>)
 8001418:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	bfa5      	ittet	ge
 800141c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001420:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001424:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001428:	bd30      	pop	{r4, r5, pc}
 800142a:	bf00      	nop
 800142c:	e000ed00 	.word	0xe000ed00
 8001430:	e000ed14 	.word	0xe000ed14

08001434 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001434:	0942      	lsrs	r2, r0, #5
 8001436:	2301      	movs	r3, #1
 8001438:	f000 001f 	and.w	r0, r0, #31
 800143c:	fa03 f000 	lsl.w	r0, r3, r0
 8001440:	4b01      	ldr	r3, [pc, #4]	; (8001448 <HAL_NVIC_EnableIRQ+0x14>)
 8001442:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001446:	4770      	bx	lr
 8001448:	e000e100 	.word	0xe000e100

0800144c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800144c:	3801      	subs	r0, #1
 800144e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001452:	d20a      	bcs.n	800146a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001456:	4a07      	ldr	r2, [pc, #28]	; (8001474 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001458:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145a:	21f0      	movs	r1, #240	; 0xf0
 800145c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001460:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001462:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001464:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001478:	4b04      	ldr	r3, [pc, #16]	; (800148c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800147a:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800147c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800147e:	bf0c      	ite	eq
 8001480:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001484:	f022 0204 	bicne.w	r2, r2, #4
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	4770      	bx	lr
 800148c:	e000e010 	.word	0xe000e010

08001490 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001490:	4770      	bx	lr

08001492 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001492:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001494:	f7ff fffc 	bl	8001490 <HAL_SYSTICK_Callback>
 8001498:	bd08      	pop	{r3, pc}
	...

0800149c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800149c:	6803      	ldr	r3, [r0, #0]
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80014a4:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80014a8:	2118      	movs	r1, #24
 80014aa:	3a10      	subs	r2, #16
 80014ac:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014b0:	4904      	ldr	r1, [pc, #16]	; (80014c4 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80014b2:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80014b4:	bf88      	it	hi
 80014b6:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014b8:	5c89      	ldrb	r1, [r1, r2]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80014ba:	6583      	str	r3, [r0, #88]	; 0x58
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014bc:	65c1      	str	r1, [r0, #92]	; 0x5c
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80014be:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	08009da8 	.word	0x08009da8

080014c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014c8:	b570      	push	{r4, r5, r6, lr}
 80014ca:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80014cc:	f7ff fd54 	bl	8000f78 <HAL_GetTick>
 80014d0:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014d2:	2c00      	cmp	r4, #0
 80014d4:	d064      	beq.n	80015a0 <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80014d6:	2300      	movs	r3, #0
 80014d8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80014dc:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014de:	2302      	movs	r3, #2
 80014e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80014e4:	6813      	ldr	r3, [r2, #0]
 80014e6:	f023 0301 	bic.w	r3, r3, #1
 80014ea:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014ec:	6821      	ldr	r1, [r4, #0]
 80014ee:	680b      	ldr	r3, [r1, #0]
 80014f0:	07d8      	lsls	r0, r3, #31
 80014f2:	d508      	bpl.n	8001506 <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014f4:	f7ff fd40 	bl	8000f78 <HAL_GetTick>
 80014f8:	1b40      	subs	r0, r0, r5
 80014fa:	2805      	cmp	r0, #5
 80014fc:	d9f6      	bls.n	80014ec <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014fe:	2320      	movs	r3, #32
 8001500:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001502:	2003      	movs	r0, #3
 8001504:	e051      	b.n	80015aa <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001506:	680b      	ldr	r3, [r1, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001508:	4a29      	ldr	r2, [pc, #164]	; (80015b0 <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800150a:	6865      	ldr	r5, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800150c:	69a0      	ldr	r0, [r4, #24]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800150e:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001510:	68a3      	ldr	r3, [r4, #8]
 8001512:	431d      	orrs	r5, r3
 8001514:	68e3      	ldr	r3, [r4, #12]
 8001516:	431d      	orrs	r5, r3
 8001518:	6923      	ldr	r3, [r4, #16]
 800151a:	431d      	orrs	r5, r3
 800151c:	6963      	ldr	r3, [r4, #20]
 800151e:	432b      	orrs	r3, r5
 8001520:	69e5      	ldr	r5, [r4, #28]
 8001522:	4303      	orrs	r3, r0
 8001524:	432b      	orrs	r3, r5
 8001526:	6a25      	ldr	r5, [r4, #32]
 8001528:	432b      	orrs	r3, r5
 800152a:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800152c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800152e:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001530:	bf01      	itttt	eq
 8001532:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 8001534:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 8001536:	4335      	orreq	r5, r6
 8001538:	432b      	orreq	r3, r5
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800153a:	600b      	str	r3, [r1, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800153c:	694b      	ldr	r3, [r1, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800153e:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001540:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001544:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001548:	d11c      	bne.n	8001584 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800154a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800154c:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800154e:	b920      	cbnz	r0, 800155a <HAL_DMA_Init+0x92>
  {
    switch (tmp)
 8001550:	2a01      	cmp	r2, #1
 8001552:	d00b      	beq.n	800156c <HAL_DMA_Init+0xa4>
 8001554:	d313      	bcc.n	800157e <HAL_DMA_Init+0xb6>
 8001556:	2a02      	cmp	r2, #2
 8001558:	e010      	b.n	800157c <HAL_DMA_Init+0xb4>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800155a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800155e:	d10a      	bne.n	8001576 <HAL_DMA_Init+0xae>
  {
    switch (tmp)
 8001560:	2a03      	cmp	r2, #3
 8001562:	d80f      	bhi.n	8001584 <HAL_DMA_Init+0xbc>
 8001564:	e8df f002 	tbb	[pc, r2]
 8001568:	021e0b1e 	.word	0x021e0b1e
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800156c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800156e:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 8001572:	d107      	bne.n	8001584 <HAL_DMA_Init+0xbc>
 8001574:	e016      	b.n	80015a4 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001576:	2a02      	cmp	r2, #2
 8001578:	d914      	bls.n	80015a4 <HAL_DMA_Init+0xdc>
 800157a:	2a03      	cmp	r2, #3
 800157c:	d102      	bne.n	8001584 <HAL_DMA_Init+0xbc>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800157e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001580:	01d2      	lsls	r2, r2, #7
 8001582:	d40f      	bmi.n	80015a4 <HAL_DMA_Init+0xdc>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001584:	614b      	str	r3, [r1, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001586:	4620      	mov	r0, r4
 8001588:	f7ff ff88 	bl	800149c <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800158c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800158e:	233f      	movs	r3, #63	; 0x3f
 8001590:	4093      	lsls	r3, r2
 8001592:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001594:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001596:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001598:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800159a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 800159e:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 80015a0:	2001      	movs	r0, #1
 80015a2:	bd70      	pop	{r4, r5, r6, pc}
    tmp |= hdma->Init.FIFOThreshold;
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015a4:	2340      	movs	r3, #64	; 0x40
 80015a6:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015a8:	2001      	movs	r0, #1
 80015aa:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 80015ae:	bd70      	pop	{r4, r5, r6, pc}
 80015b0:	f010803f 	.word	0xf010803f

080015b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015b4:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80015b6:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80015ba:	2c01      	cmp	r4, #1
 80015bc:	d038      	beq.n	8001630 <HAL_DMA_Start_IT+0x7c>
 80015be:	2401      	movs	r4, #1
 80015c0:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80015c4:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80015c8:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80015ca:	2c01      	cmp	r4, #1
 80015cc:	f04f 0500 	mov.w	r5, #0
 80015d0:	f04f 0402 	mov.w	r4, #2
 80015d4:	d128      	bne.n	8001628 <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015d6:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80015da:	6804      	ldr	r4, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015dc:	6545      	str	r5, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80015de:	6825      	ldr	r5, [r4, #0]
 80015e0:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80015e4:	6025      	str	r5, [r4, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80015e6:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015e8:	6883      	ldr	r3, [r0, #8]
 80015ea:	2b40      	cmp	r3, #64	; 0x40
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80015ec:	bf0e      	itee	eq
 80015ee:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80015f0:	60a1      	strne	r1, [r4, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80015f2:	60e2      	strne	r2, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015f4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80015f6:	bf08      	it	eq
 80015f8:	60e1      	streq	r1, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015fa:	233f      	movs	r3, #63	; 0x3f
 80015fc:	4093      	lsls	r3, r2
 80015fe:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001600:	6823      	ldr	r3, [r4, #0]
 8001602:	f043 0316 	orr.w	r3, r3, #22
 8001606:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001608:	6963      	ldr	r3, [r4, #20]
 800160a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800160e:	6163      	str	r3, [r4, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001610:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001612:	b11b      	cbz	r3, 800161c <HAL_DMA_Start_IT+0x68>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001614:	6823      	ldr	r3, [r4, #0]
 8001616:	f043 0308 	orr.w	r3, r3, #8
 800161a:	6023      	str	r3, [r4, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800161c:	6823      	ldr	r3, [r4, #0]
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6023      	str	r3, [r4, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 8001624:	2000      	movs	r0, #0
 8001626:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001628:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800162c:	4620      	mov	r0, r4
 800162e:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001630:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 8001632:	bd70      	pop	{r4, r5, r6, pc}

08001634 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001634:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001638:	2b02      	cmp	r3, #2
 800163a:	d003      	beq.n	8001644 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800163c:	2380      	movs	r3, #128	; 0x80
 800163e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001640:	2001      	movs	r0, #1
 8001642:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001644:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001646:	2305      	movs	r3, #5
 8001648:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800164c:	6813      	ldr	r3, [r2, #0]
 800164e:	f023 0301 	bic.w	r3, r3, #1
 8001652:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001654:	2000      	movs	r0, #0
}
 8001656:	4770      	bx	lr

08001658 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800165e:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8001660:	4b59      	ldr	r3, [pc, #356]	; (80017c8 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001662:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8001664:	681f      	ldr	r7, [r3, #0]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 8001666:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001668:	2308      	movs	r3, #8
 800166a:	4093      	lsls	r3, r2
 800166c:	421e      	tst	r6, r3
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800166e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001670:	d00c      	beq.n	800168c <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001672:	6801      	ldr	r1, [r0, #0]
 8001674:	6808      	ldr	r0, [r1, #0]
 8001676:	0740      	lsls	r0, r0, #29
 8001678:	d508      	bpl.n	800168c <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800167a:	6808      	ldr	r0, [r1, #0]
 800167c:	f020 0004 	bic.w	r0, r0, #4
 8001680:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001682:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001684:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001686:	f043 0301 	orr.w	r3, r3, #1
 800168a:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800168c:	4b4f      	ldr	r3, [pc, #316]	; (80017cc <HAL_DMA_IRQHandler+0x174>)
 800168e:	4093      	lsls	r3, r2
 8001690:	421e      	tst	r6, r3
 8001692:	d008      	beq.n	80016a6 <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001694:	6821      	ldr	r1, [r4, #0]
 8001696:	6949      	ldr	r1, [r1, #20]
 8001698:	0609      	lsls	r1, r1, #24
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800169a:	bf41      	itttt	mi
 800169c:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800169e:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 80016a0:	f043 0302 	orrmi.w	r3, r3, #2
 80016a4:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80016a6:	4b4a      	ldr	r3, [pc, #296]	; (80017d0 <HAL_DMA_IRQHandler+0x178>)
 80016a8:	4093      	lsls	r3, r2
 80016aa:	421e      	tst	r6, r3
 80016ac:	d008      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016ae:	6821      	ldr	r1, [r4, #0]
 80016b0:	6809      	ldr	r1, [r1, #0]
 80016b2:	0788      	lsls	r0, r1, #30
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80016b4:	bf41      	itttt	mi
 80016b6:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016b8:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 80016ba:	f043 0304 	orrmi.w	r3, r3, #4
 80016be:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80016c0:	2310      	movs	r3, #16
 80016c2:	fa03 f202 	lsl.w	r2, r3, r2
 80016c6:	4216      	tst	r6, r2
 80016c8:	d017      	beq.n	80016fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80016ca:	6823      	ldr	r3, [r4, #0]
 80016cc:	6819      	ldr	r1, [r3, #0]
 80016ce:	0709      	lsls	r1, r1, #28
 80016d0:	d513      	bpl.n	80016fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80016d2:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	0350      	lsls	r0, r2, #13
 80016d8:	d504      	bpl.n	80016e4 <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	0319      	lsls	r1, r3, #12
 80016de:	d508      	bpl.n	80016f2 <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80016e0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80016e2:	e007      	b.n	80016f4 <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	05d2      	lsls	r2, r2, #23
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016e8:	bf5e      	ittt	pl
 80016ea:	681a      	ldrpl	r2, [r3, #0]
 80016ec:	f022 0208 	bicpl.w	r2, r2, #8
 80016f0:	601a      	strpl	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80016f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016f4:	b10b      	cbz	r3, 80016fa <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80016f6:	4620      	mov	r0, r4
 80016f8:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80016fa:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80016fc:	2220      	movs	r2, #32
 80016fe:	408a      	lsls	r2, r1
 8001700:	4216      	tst	r6, r2
 8001702:	d03b      	beq.n	800177c <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	6818      	ldr	r0, [r3, #0]
 8001708:	06c6      	lsls	r6, r0, #27
 800170a:	d537      	bpl.n	800177c <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800170c:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800170e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8001712:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001714:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001716:	d119      	bne.n	800174c <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001718:	f022 0216 	bic.w	r2, r2, #22
 800171c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800171e:	695a      	ldr	r2, [r3, #20]
 8001720:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001724:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001726:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001728:	b90a      	cbnz	r2, 800172e <HAL_DMA_IRQHandler+0xd6>
 800172a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800172c:	b11a      	cbz	r2, 8001736 <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	f022 0208 	bic.w	r2, r2, #8
 8001734:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001736:	233f      	movs	r3, #63	; 0x3f
 8001738:	408b      	lsls	r3, r1
 800173a:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800173c:	2300      	movs	r3, #0
 800173e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001742:	2301      	movs	r3, #1
 8001744:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001748:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800174a:	e037      	b.n	80017bc <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800174c:	0350      	lsls	r0, r2, #13
 800174e:	d504      	bpl.n	800175a <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	0319      	lsls	r1, r3, #12
 8001754:	d40e      	bmi.n	8001774 <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001756:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001758:	e00d      	b.n	8001776 <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001760:	d108      	bne.n	8001774 <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001762:	6819      	ldr	r1, [r3, #0]
 8001764:	f021 0110 	bic.w	r1, r1, #16
 8001768:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800176a:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800176c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001770:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001774:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001776:	b10b      	cbz	r3, 800177c <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001778:	4620      	mov	r0, r4
 800177a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800177c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800177e:	b303      	cbz	r3, 80017c2 <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001780:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001782:	07da      	lsls	r2, r3, #31
 8001784:	d519      	bpl.n	80017ba <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001786:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001788:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800178a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800178e:	6813      	ldr	r3, [r2, #0]
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8001796:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800179a:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 800179e:	9b01      	ldr	r3, [sp, #4]
 80017a0:	3301      	adds	r3, #1
 80017a2:	429f      	cmp	r7, r3
 80017a4:	9301      	str	r3, [sp, #4]
 80017a6:	d302      	bcc.n	80017ae <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80017a8:	6813      	ldr	r3, [r2, #0]
 80017aa:	07db      	lsls	r3, r3, #31
 80017ac:	d4f7      	bmi.n	800179e <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80017ae:	2300      	movs	r3, #0
 80017b0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017b4:	2301      	movs	r3, #1
 80017b6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80017ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80017bc:	b10b      	cbz	r3, 80017c2 <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017be:	4620      	mov	r0, r4
 80017c0:	4798      	blx	r3
    }
  }
}
 80017c2:	b003      	add	sp, #12
 80017c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000004 	.word	0x20000004
 80017cc:	00800001 	.word	0x00800001
 80017d0:	00800004 	.word	0x00800004

080017d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017d8:	4f6a      	ldr	r7, [pc, #424]	; (8001984 <HAL_GPIO_Init+0x1b0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017da:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017dc:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 800198c <HAL_GPIO_Init+0x1b8>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001990 <HAL_GPIO_Init+0x1bc>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017e6:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80017ec:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80017ee:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 80017f0:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 80017f2:	ea34 0303 	bics.w	r3, r4, r3
 80017f6:	f040 80bd 	bne.w	8001974 <HAL_GPIO_Init+0x1a0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017fa:	684d      	ldr	r5, [r1, #4]
 80017fc:	f025 0a10 	bic.w	sl, r5, #16
 8001800:	f1ba 0f02 	cmp.w	sl, #2
 8001804:	d114      	bne.n	8001830 <HAL_GPIO_Init+0x5c>
 8001806:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 800180a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800180e:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001812:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001816:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800181a:	230f      	movs	r3, #15
 800181c:	fa03 f30b 	lsl.w	r3, r3, fp
 8001820:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001824:	690b      	ldr	r3, [r1, #16]
 8001826:	fa03 f30b 	lsl.w	r3, r3, fp
 800182a:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 800182c:	f8c9 3020 	str.w	r3, [r9, #32]
 8001830:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001834:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001838:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800183a:	fa09 f90b 	lsl.w	r9, r9, fp
 800183e:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001842:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001846:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800184a:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800184e:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001852:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001854:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8001858:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800185a:	d80f      	bhi.n	800187c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800185c:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 800185e:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001860:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001864:	fa06 f60b 	lsl.w	r6, r6, fp
 8001868:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 800186a:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800186c:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800186e:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001872:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001876:	4096      	lsls	r6, r2
 8001878:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 800187a:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800187c:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800187e:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001882:	688b      	ldr	r3, [r1, #8]
 8001884:	fa03 f30b 	lsl.w	r3, r3, fp
 8001888:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 800188c:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800188e:	00eb      	lsls	r3, r5, #3
 8001890:	d570      	bpl.n	8001974 <HAL_GPIO_Init+0x1a0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	9303      	str	r3, [sp, #12]
 8001896:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800189a:	4b3b      	ldr	r3, [pc, #236]	; (8001988 <HAL_GPIO_Init+0x1b4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189c:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80018a0:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 80018a4:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 80018a8:	f022 0903 	bic.w	r9, r2, #3
 80018ac:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80018b0:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 80018b4:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 80018b8:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80018ba:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018c0:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80018c4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80018c8:	260f      	movs	r6, #15
 80018ca:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ce:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80018d0:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018d4:	d01c      	beq.n	8001910 <HAL_GPIO_Init+0x13c>
 80018d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018da:	4298      	cmp	r0, r3
 80018dc:	d01a      	beq.n	8001914 <HAL_GPIO_Init+0x140>
 80018de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018e2:	4298      	cmp	r0, r3
 80018e4:	d018      	beq.n	8001918 <HAL_GPIO_Init+0x144>
 80018e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018ea:	4298      	cmp	r0, r3
 80018ec:	d016      	beq.n	800191c <HAL_GPIO_Init+0x148>
 80018ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018f2:	4298      	cmp	r0, r3
 80018f4:	d014      	beq.n	8001920 <HAL_GPIO_Init+0x14c>
 80018f6:	4540      	cmp	r0, r8
 80018f8:	d014      	beq.n	8001924 <HAL_GPIO_Init+0x150>
 80018fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018fe:	4298      	cmp	r0, r3
 8001900:	d012      	beq.n	8001928 <HAL_GPIO_Init+0x154>
 8001902:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001906:	4298      	cmp	r0, r3
 8001908:	bf14      	ite	ne
 800190a:	2308      	movne	r3, #8
 800190c:	2307      	moveq	r3, #7
 800190e:	e00c      	b.n	800192a <HAL_GPIO_Init+0x156>
 8001910:	2300      	movs	r3, #0
 8001912:	e00a      	b.n	800192a <HAL_GPIO_Init+0x156>
 8001914:	2301      	movs	r3, #1
 8001916:	e008      	b.n	800192a <HAL_GPIO_Init+0x156>
 8001918:	2302      	movs	r3, #2
 800191a:	e006      	b.n	800192a <HAL_GPIO_Init+0x156>
 800191c:	2303      	movs	r3, #3
 800191e:	e004      	b.n	800192a <HAL_GPIO_Init+0x156>
 8001920:	2304      	movs	r3, #4
 8001922:	e002      	b.n	800192a <HAL_GPIO_Init+0x156>
 8001924:	2305      	movs	r3, #5
 8001926:	e000      	b.n	800192a <HAL_GPIO_Init+0x156>
 8001928:	2306      	movs	r3, #6
 800192a:	fa03 f30a 	lsl.w	r3, r3, sl
 800192e:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001930:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001934:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 8001936:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001938:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 800193c:	bf0c      	ite	eq
 800193e:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001940:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 8001942:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001946:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800194a:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 800194e:	bf0c      	ite	eq
 8001950:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8001952:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 8001954:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001956:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001958:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 800195c:	bf0c      	ite	eq
 800195e:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001960:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 8001962:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001966:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800196a:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 800196c:	bf54      	ite	pl
 800196e:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001970:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 8001972:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001974:	3201      	adds	r2, #1
 8001976:	2a10      	cmp	r2, #16
 8001978:	f47f af38 	bne.w	80017ec <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 800197c:	b005      	add	sp, #20
 800197e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001982:	bf00      	nop
 8001984:	40013c00 	.word	0x40013c00
 8001988:	40020000 	.word	0x40020000
 800198c:	40023800 	.word	0x40023800
 8001990:	40021400 	.word	0x40021400

08001994 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001994:	b902      	cbnz	r2, 8001998 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001996:	0409      	lsls	r1, r1, #16
 8001998:	6181      	str	r1, [r0, #24]
 800199a:	4770      	bx	lr

0800199c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800199c:	6943      	ldr	r3, [r0, #20]
 800199e:	4059      	eors	r1, r3
 80019a0:	6141      	str	r1, [r0, #20]
 80019a2:	4770      	bx	lr

080019a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019a4:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80019a6:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80019a8:	6959      	ldr	r1, [r3, #20]
 80019aa:	4201      	tst	r1, r0
 80019ac:	d002      	beq.n	80019b4 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019ae:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019b0:	f002 f904 	bl	8003bbc <HAL_GPIO_EXTI_Callback>
 80019b4:	bd08      	pop	{r3, pc}
 80019b6:	bf00      	nop
 80019b8:	40013c00 	.word	0x40013c00

080019bc <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80019bc:	6802      	ldr	r2, [r0, #0]
 80019be:	6953      	ldr	r3, [r2, #20]
 80019c0:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80019c4:	d00d      	beq.n	80019e2 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019c6:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80019ca:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80019cc:	2304      	movs	r3, #4
 80019ce:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80019d0:	2220      	movs	r2, #32
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80019da:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
 80019de:	2001      	movs	r0, #1
 80019e0:	4770      	bx	lr
  }
  return HAL_OK;
 80019e2:	4618      	mov	r0, r3
}
 80019e4:	4770      	bx	lr

080019e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80019e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80019ea:	4604      	mov	r4, r0
 80019ec:	460e      	mov	r6, r1
 80019ee:	4617      	mov	r7, r2
 80019f0:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80019f2:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80019f6:	6825      	ldr	r5, [r4, #0]
 80019f8:	f1b8 0f01 	cmp.w	r8, #1
 80019fc:	bf0c      	ite	eq
 80019fe:	6968      	ldreq	r0, [r5, #20]
 8001a00:	69a8      	ldrne	r0, [r5, #24]
 8001a02:	43c0      	mvns	r0, r0
 8001a04:	b280      	uxth	r0, r0
 8001a06:	4230      	tst	r0, r6
 8001a08:	bf14      	ite	ne
 8001a0a:	2001      	movne	r0, #1
 8001a0c:	2000      	moveq	r0, #0
 8001a0e:	b348      	cbz	r0, 8001a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a10:	696b      	ldr	r3, [r5, #20]
 8001a12:	055a      	lsls	r2, r3, #21
 8001a14:	d512      	bpl.n	8001a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x56>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001a16:	682b      	ldr	r3, [r5, #0]
 8001a18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a1c:	602b      	str	r3, [r5, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a1e:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001a22:	616b      	str	r3, [r5, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001a24:	2304      	movs	r3, #4
 8001a26:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001a28:	2220      	movs	r2, #32

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a2e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001a32:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001a36:	2001      	movs	r0, #1
 8001a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001a3c:	1c7b      	adds	r3, r7, #1
 8001a3e:	d0da      	beq.n	80019f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a40:	b94f      	cbnz	r7, 8001a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x70>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a42:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001a44:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a46:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a48:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001a4c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);

        return HAL_TIMEOUT;
 8001a50:	2003      	movs	r0, #3
 8001a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a56:	f7ff fa8f 	bl	8000f78 <HAL_GetTick>
 8001a5a:	ebc9 0000 	rsb	r0, r9, r0
 8001a5e:	4287      	cmp	r7, r0
 8001a60:	d2c9      	bcs.n	80019f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001a62:	e7ee      	b.n	8001a42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001a64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001a68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a6c:	9d08      	ldr	r5, [sp, #32]
 8001a6e:	4604      	mov	r4, r0
 8001a70:	460e      	mov	r6, r1
 8001a72:	4690      	mov	r8, r2
 8001a74:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001a76:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001a7a:	6823      	ldr	r3, [r4, #0]
 8001a7c:	f1b9 0f01 	cmp.w	r9, #1
 8001a80:	bf0c      	ite	eq
 8001a82:	6958      	ldreq	r0, [r3, #20]
 8001a84:	6998      	ldrne	r0, [r3, #24]
 8001a86:	43c0      	mvns	r0, r0
 8001a88:	b280      	uxth	r0, r0
 8001a8a:	4230      	tst	r0, r6
 8001a8c:	bf0c      	ite	eq
 8001a8e:	2301      	moveq	r3, #1
 8001a90:	2300      	movne	r3, #0
 8001a92:	4543      	cmp	r3, r8
 8001a94:	d114      	bne.n	8001ac0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001a96:	1c7b      	adds	r3, r7, #1
 8001a98:	d0ef      	beq.n	8001a7a <I2C_WaitOnFlagUntilTimeout+0x12>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001a9a:	b95f      	cbnz	r7, 8001ab4 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001a9c:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001a9e:	2220      	movs	r2, #32
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001aa0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001aa2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001aa6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001aaa:	2003      	movs	r0, #3
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
      {
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001ab0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001ab4:	f7ff fa60 	bl	8000f78 <HAL_GetTick>
 8001ab8:	1b40      	subs	r0, r0, r5
 8001aba:	4287      	cmp	r7, r0
 8001abc:	d2dd      	bcs.n	8001a7a <I2C_WaitOnFlagUntilTimeout+0x12>
 8001abe:	e7ed      	b.n	8001a9c <I2C_WaitOnFlagUntilTimeout+0x34>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8001ac0:	2000      	movs	r0, #0
}
 8001ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001ac6 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8001ac6:	b570      	push	{r4, r5, r6, lr}
 8001ac8:	4604      	mov	r4, r0
 8001aca:	460d      	mov	r5, r1
 8001acc:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ace:	6823      	ldr	r3, [r4, #0]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	061b      	lsls	r3, r3, #24
 8001ad4:	d419      	bmi.n	8001b0a <I2C_WaitOnTXEFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f7ff ff70 	bl	80019bc <I2C_IsAcknowledgeFailed>
 8001adc:	b9b8      	cbnz	r0, 8001b0e <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001ade:	1c6a      	adds	r2, r5, #1
 8001ae0:	d0f5      	beq.n	8001ace <I2C_WaitOnTXEFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ae2:	b965      	cbnz	r5, 8001afe <I2C_WaitOnTXEFlagUntilTimeout+0x38>
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ae4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ae6:	f043 0320 	orr.w	r3, r3, #32
 8001aea:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001aec:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001af2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001af6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001afa:	2003      	movs	r0, #3
 8001afc:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001afe:	f7ff fa3b 	bl	8000f78 <HAL_GetTick>
 8001b02:	1b80      	subs	r0, r0, r6
 8001b04:	4285      	cmp	r5, r0
 8001b06:	d2e2      	bcs.n	8001ace <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001b08:	e7ec      	b.n	8001ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8001b0e:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8001b10:	bd70      	pop	{r4, r5, r6, pc}
	...

08001b14 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b14:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001b18:	4615      	mov	r5, r2
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b1a:	6802      	ldr	r2, [r0, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b1c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8001b1e:	4698      	mov	r8, r3
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b20:	6813      	ldr	r3, [r2, #0]
 8001b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b26:	6013      	str	r3, [r2, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b28:	460f      	mov	r7, r1
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b2a:	9600      	str	r6, [sp, #0]
 8001b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b34:	4604      	mov	r4, r0
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b36:	f7ff ff97 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 8001b3a:	b968      	cbnz	r0, 8001b58 <I2C_RequestMemoryWrite+0x44>
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b3c:	6823      	ldr	r3, [r4, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b40:	491b      	ldr	r1, [pc, #108]	; (8001bb0 <I2C_RequestMemoryWrite+0x9c>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b42:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8001b46:	611f      	str	r7, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b48:	4620      	mov	r0, r4
 8001b4a:	4633      	mov	r3, r6
 8001b4c:	f7ff ff4b 	bl	80019e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b50:	b120      	cbz	r0, 8001b5c <I2C_RequestMemoryWrite+0x48>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	d027      	beq.n	8001ba8 <I2C_RequestMemoryWrite+0x94>
    {
      return HAL_ERROR;
    }
    else
    {
      return HAL_TIMEOUT;
 8001b58:	2003      	movs	r0, #3
 8001b5a:	e026      	b.n	8001baa <I2C_RequestMemoryWrite+0x96>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	9003      	str	r0, [sp, #12]
 8001b60:	695a      	ldr	r2, [r3, #20]
 8001b62:	9203      	str	r2, [sp, #12]
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	9303      	str	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b68:	4632      	mov	r2, r6
 8001b6a:	990a      	ldr	r1, [sp, #40]	; 0x28
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b6c:	9b03      	ldr	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b6e:	4620      	mov	r0, r4
 8001b70:	f7ff ffa9 	bl	8001ac6 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b74:	b958      	cbnz	r0, 8001b8e <I2C_RequestMemoryWrite+0x7a>
      return HAL_TIMEOUT;
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b76:	f1b8 0f01 	cmp.w	r8, #1
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	d011      	beq.n	8001ba2 <I2C_RequestMemoryWrite+0x8e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001b7e:	0a2a      	lsrs	r2, r5, #8
 8001b80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b82:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001b84:	4632      	mov	r2, r6
 8001b86:	4620      	mov	r0, r4
 8001b88:	f7ff ff9d 	bl	8001ac6 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b8c:	b140      	cbz	r0, 8001ba0 <I2C_RequestMemoryWrite+0x8c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d1e1      	bne.n	8001b58 <I2C_RequestMemoryWrite+0x44>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b94:	6822      	ldr	r2, [r4, #0]
 8001b96:	6813      	ldr	r3, [r2, #0]
 8001b98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e003      	b.n	8001ba8 <I2C_RequestMemoryWrite+0x94>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	b2ed      	uxtb	r5, r5
 8001ba4:	611d      	str	r5, [r3, #16]
 8001ba6:	e000      	b.n	8001baa <I2C_RequestMemoryWrite+0x96>
  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
    {
      return HAL_ERROR;
 8001ba8:	2001      	movs	r0, #1
    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
  }

  return HAL_OK;
}
 8001baa:	b004      	add	sp, #16
 8001bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bb0:	00010002 	.word	0x00010002

08001bb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001bb4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001bb8:	4698      	mov	r8, r3
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001bba:	6803      	ldr	r3, [r0, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001bbc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001bbe:	4616      	mov	r6, r2
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001bc6:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001bce:	601a      	str	r2, [r3, #0]
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001bd0:	460f      	mov	r7, r1

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001bd2:	9500      	str	r5, [sp, #0]
 8001bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001bdc:	4604      	mov	r4, r0

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001bde:	f7ff ff43 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 8001be2:	2800      	cmp	r0, #0
 8001be4:	d136      	bne.n	8001c54 <I2C_RequestMemoryRead+0xa0>
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001be6:	6823      	ldr	r3, [r4, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001be8:	492d      	ldr	r1, [pc, #180]	; (8001ca0 <I2C_RequestMemoryRead+0xec>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001bea:	b2ff      	uxtb	r7, r7
 8001bec:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8001bf0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	462b      	mov	r3, r5
 8001bf6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001bf8:	f7ff fef5 	bl	80019e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001bfc:	b118      	cbz	r0, 8001c06 <I2C_RequestMemoryRead+0x52>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c00:	2b04      	cmp	r3, #4
 8001c02:	d127      	bne.n	8001c54 <I2C_RequestMemoryRead+0xa0>
 8001c04:	e030      	b.n	8001c68 <I2C_RequestMemoryRead+0xb4>
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	9003      	str	r0, [sp, #12]
 8001c0a:	695a      	ldr	r2, [r3, #20]
 8001c0c:	9203      	str	r2, [sp, #12]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	9303      	str	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c12:	462a      	mov	r2, r5
 8001c14:	990a      	ldr	r1, [sp, #40]	; 0x28
      return HAL_TIMEOUT;
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c16:	9b03      	ldr	r3, [sp, #12]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c18:	4620      	mov	r0, r4
 8001c1a:	f7ff ff54 	bl	8001ac6 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c1e:	b9d8      	cbnz	r0, 8001c58 <I2C_RequestMemoryRead+0xa4>
      return HAL_TIMEOUT;
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c20:	f1b8 0f01 	cmp.w	r8, #1
 8001c24:	6823      	ldr	r3, [r4, #0]
 8001c26:	d121      	bne.n	8001c6c <I2C_RequestMemoryRead+0xb8>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c28:	b2f6      	uxtb	r6, r6
 8001c2a:	611e      	str	r6, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c2c:	462a      	mov	r2, r5
 8001c2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001c30:	4620      	mov	r0, r4
 8001c32:	f7ff ff48 	bl	8001ac6 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c36:	4602      	mov	r2, r0
 8001c38:	b970      	cbnz	r0, 8001c58 <I2C_RequestMemoryRead+0xa4>
      return HAL_TIMEOUT;
    }
  }

  /* Generate Restart */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001c3a:	6821      	ldr	r1, [r4, #0]
 8001c3c:	680b      	ldr	r3, [r1, #0]
 8001c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c42:	600b      	str	r3, [r1, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c44:	4620      	mov	r0, r4
 8001c46:	9500      	str	r5, [sp, #0]
 8001c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001c4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c4e:	f7ff ff0b 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 8001c52:	b1b0      	cbz	r0, 8001c82 <I2C_RequestMemoryRead+0xce>
    {
      return HAL_ERROR;
    }
    else
    {
      return HAL_TIMEOUT;
 8001c54:	2003      	movs	r0, #3
 8001c56:	e020      	b.n	8001c9a <I2C_RequestMemoryRead+0xe6>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	d1fa      	bne.n	8001c54 <I2C_RequestMemoryRead+0xa0>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c5e:	6822      	ldr	r2, [r4, #0]
 8001c60:	6813      	ldr	r3, [r2, #0]
 8001c62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c66:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8001c68:	2001      	movs	r0, #1
 8001c6a:	e016      	b.n	8001c9a <I2C_RequestMemoryRead+0xe6>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001c6c:	0a32      	lsrs	r2, r6, #8
 8001c6e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c70:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001c72:	462a      	mov	r2, r5
 8001c74:	4620      	mov	r0, r4
 8001c76:	f7ff ff26 	bl	8001ac6 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c7a:	2800      	cmp	r0, #0
 8001c7c:	d1ec      	bne.n	8001c58 <I2C_RequestMemoryRead+0xa4>
        return HAL_TIMEOUT;
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c7e:	6823      	ldr	r3, [r4, #0]
 8001c80:	e7d2      	b.n	8001c28 <I2C_RequestMemoryRead+0x74>
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001c82:	6823      	ldr	r3, [r4, #0]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001c86:	4906      	ldr	r1, [pc, #24]	; (8001ca0 <I2C_RequestMemoryRead+0xec>)
  {
    return HAL_TIMEOUT;
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001c88:	f047 0701 	orr.w	r7, r7, #1
 8001c8c:	611f      	str	r7, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c8e:	4620      	mov	r0, r4
 8001c90:	462b      	mov	r3, r5
 8001c92:	f7ff fea8 	bl	80019e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c96:	2800      	cmp	r0, #0
 8001c98:	d1b1      	bne.n	8001bfe <I2C_RequestMemoryRead+0x4a>
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 8001c9a:	b004      	add	sp, #16
 8001c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ca0:	00010002 	.word	0x00010002

08001ca4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8001ca4:	b570      	push	{r4, r5, r6, lr}
 8001ca6:	4604      	mov	r4, r0
 8001ca8:	460d      	mov	r5, r1
 8001caa:	4616      	mov	r6, r2

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001cac:	6820      	ldr	r0, [r4, #0]
 8001cae:	6943      	ldr	r3, [r0, #20]
 8001cb0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001cb4:	d121      	bne.n	8001cfa <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001cb6:	6942      	ldr	r2, [r0, #20]
 8001cb8:	06d2      	lsls	r2, r2, #27
 8001cba:	d50b      	bpl.n	8001cd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cbc:	f06f 0210 	mvn.w	r2, #16
 8001cc0:	6142      	str	r2, [r0, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001cc2:	2220      	movs	r2, #32
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cc4:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cc6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
 8001cca:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001ccc:	2001      	movs	r0, #1
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->PreviousState = I2C_STATE_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8001cce:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001cd2:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001cd4:	b95d      	cbnz	r5, 8001cee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cd8:	f043 0320 	orr.w	r3, r3, #32
 8001cdc:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001cea:	2003      	movs	r0, #3
 8001cec:	bd70      	pop	{r4, r5, r6, pc}

      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001cee:	f7ff f943 	bl	8000f78 <HAL_GetTick>
 8001cf2:	1b80      	subs	r0, r0, r6
 8001cf4:	4285      	cmp	r5, r0
 8001cf6:	d2d9      	bcs.n	8001cac <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001cf8:	e7ed      	b.n	8001cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001cfa:	2000      	movs	r0, #0
}
 8001cfc:	bd70      	pop	{r4, r5, r6, pc}

08001cfe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8001cfe:	b570      	push	{r4, r5, r6, lr}
 8001d00:	4604      	mov	r4, r0
 8001d02:	460d      	mov	r5, r1
 8001d04:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d06:	6823      	ldr	r3, [r4, #0]
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	075b      	lsls	r3, r3, #29
 8001d0c:	d419      	bmi.n	8001d42 <I2C_WaitOnBTFFlagUntilTimeout+0x44>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001d0e:	4620      	mov	r0, r4
 8001d10:	f7ff fe54 	bl	80019bc <I2C_IsAcknowledgeFailed>
 8001d14:	b9b8      	cbnz	r0, 8001d46 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    {
      return HAL_ERROR;
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001d16:	1c6a      	adds	r2, r5, #1
 8001d18:	d0f5      	beq.n	8001d06 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d1a:	b965      	cbnz	r5, 8001d36 <I2C_WaitOnBTFFlagUntilTimeout+0x38>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d1e:	f043 0320 	orr.w	r3, r3, #32
 8001d22:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001d24:	2220      	movs	r2, #32
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d26:	2300      	movs	r3, #0
 8001d28:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
        hi2c->PreviousState = I2C_STATE_NONE;
        hi2c->State= HAL_I2C_STATE_READY;
 8001d2e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d32:	2003      	movs	r0, #3
 8001d34:	bd70      	pop	{r4, r5, r6, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d36:	f7ff f91f 	bl	8000f78 <HAL_GetTick>
 8001d3a:	1b80      	subs	r0, r0, r6
 8001d3c:	4285      	cmp	r5, r0
 8001d3e:	d2e2      	bcs.n	8001d06 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001d40:	e7ec      	b.n	8001d1c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001d42:	2000      	movs	r0, #0
 8001d44:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 8001d46:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001d48:	bd70      	pop	{r4, r5, r6, pc}
	...

08001d4c <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001d4e:	4604      	mov	r4, r0
 8001d50:	2800      	cmp	r0, #0
 8001d52:	d063      	beq.n	8001e1c <HAL_I2C_Init+0xd0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001d54:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d58:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d5c:	b91b      	cbnz	r3, 8001d66 <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d5e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d62:	f002 fbbd 	bl	80044e0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d66:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d68:	4d2d      	ldr	r5, [pc, #180]	; (8001e20 <HAL_I2C_Init+0xd4>)
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d6a:	2324      	movs	r3, #36	; 0x24
 8001d6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d70:	6813      	ldr	r3, [r2, #0]
 8001d72:	f023 0301 	bic.w	r3, r3, #1
 8001d76:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d78:	f000 fc86 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d7c:	6863      	ldr	r3, [r4, #4]
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001d7e:	6822      	ldr	r2, [r4, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d80:	4928      	ldr	r1, [pc, #160]	; (8001e24 <HAL_I2C_Init+0xd8>)
 8001d82:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d86:	42ab      	cmp	r3, r5
 8001d88:	462e      	mov	r6, r5
 8001d8a:	bf88      	it	hi
 8001d8c:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001d90:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d92:	bf82      	ittt	hi
 8001d94:	4369      	mulhi	r1, r5
 8001d96:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001d9a:	fbb1 f1f5 	udivhi	r1, r1, r5

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001d9e:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001da0:	f101 0101 	add.w	r1, r1, #1
 8001da4:	6211      	str	r1, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001da6:	d808      	bhi.n	8001dba <HAL_I2C_Init+0x6e>
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dae:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	bf98      	it	ls
 8001db6:	2004      	movls	r0, #4
 8001db8:	e016      	b.n	8001de8 <HAL_I2C_Init+0x9c>
 8001dba:	68a1      	ldr	r1, [r4, #8]
 8001dbc:	b949      	cbnz	r1, 8001dd2 <HAL_I2C_Init+0x86>
 8001dbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001dc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dc6:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001dca:	b163      	cbz	r3, 8001de6 <HAL_I2C_Init+0x9a>
 8001dcc:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001dd0:	e00a      	b.n	8001de8 <HAL_I2C_Init+0x9c>
 8001dd2:	2119      	movs	r1, #25
 8001dd4:	434b      	muls	r3, r1
 8001dd6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dda:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001dde:	b113      	cbz	r3, 8001de6 <HAL_I2C_Init+0x9a>
 8001de0:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001de4:	e000      	b.n	8001de8 <HAL_I2C_Init+0x9c>
 8001de6:	2001      	movs	r0, #1

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001de8:	69e1      	ldr	r1, [r4, #28]
 8001dea:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001dec:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001dee:	430b      	orrs	r3, r1
 8001df0:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001df2:	6921      	ldr	r1, [r4, #16]
 8001df4:	68e3      	ldr	r3, [r4, #12]
 8001df6:	430b      	orrs	r3, r1
 8001df8:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001dfa:	6961      	ldr	r1, [r4, #20]
 8001dfc:	69a3      	ldr	r3, [r4, #24]
 8001dfe:	430b      	orrs	r3, r1
 8001e00:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e02:	6813      	ldr	r3, [r2, #0]
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e0a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001e0c:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e0e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e14:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e16:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001e1a:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8001e1c:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8001e1e:	bd70      	pop	{r4, r5, r6, pc}
 8001e20:	000186a0 	.word	0x000186a0
 8001e24:	000f4240 	.word	0x000f4240

08001e28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e28:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e2c:	4604      	mov	r4, r0
 8001e2e:	469a      	mov	sl, r3
 8001e30:	4688      	mov	r8, r1
 8001e32:	4691      	mov	r9, r2
 8001e34:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e36:	f7ff f89f 	bl	8000f78 <HAL_GetTick>
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001e3a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001e3e:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e40:	4605      	mov	r5, r0
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001e42:	d001      	beq.n	8001e48 <HAL_I2C_Mem_Write+0x20>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001e44:	2002      	movs	r0, #2
 8001e46:	e07f      	b.n	8001f48 <HAL_I2C_Mem_Write+0x120>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e48:	9000      	str	r0, [sp, #0]
 8001e4a:	2319      	movs	r3, #25
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4940      	ldr	r1, [pc, #256]	; (8001f50 <HAL_I2C_Mem_Write+0x128>)
 8001e50:	4620      	mov	r0, r4
 8001e52:	f7ff fe09 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 8001e56:	2800      	cmp	r0, #0
 8001e58:	d1f4      	bne.n	8001e44 <HAL_I2C_Mem_Write+0x1c>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e5a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d0f0      	beq.n	8001e44 <HAL_I2C_Mem_Write+0x1c>
 8001e62:	2301      	movs	r3, #1
 8001e64:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e68:	6823      	ldr	r3, [r4, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e6e:	bf5e      	ittt	pl
 8001e70:	681a      	ldrpl	r2, [r3, #0]
 8001e72:	f042 0201 	orrpl.w	r2, r2, #1
 8001e76:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e80:	2321      	movs	r3, #33	; 0x21
 8001e82:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e86:	2340      	movs	r3, #64	; 0x40
 8001e88:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001e8e:	6263      	str	r3, [r4, #36]	; 0x24
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e90:	2700      	movs	r7, #0

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001e92:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e96:	6427      	str	r7, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001e98:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e9a:	4b2e      	ldr	r3, [pc, #184]	; (8001f54 <HAL_I2C_Mem_Write+0x12c>)
 8001e9c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001e9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ea0:	8523      	strh	r3, [r4, #40]	; 0x28
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ea2:	9501      	str	r5, [sp, #4]
 8001ea4:	9600      	str	r6, [sp, #0]
 8001ea6:	4653      	mov	r3, sl
 8001ea8:	464a      	mov	r2, r9
 8001eaa:	4641      	mov	r1, r8
 8001eac:	4620      	mov	r0, r4
 8001eae:	f7ff fe31 	bl	8001b14 <I2C_RequestMemoryWrite>
 8001eb2:	b1d0      	cbz	r0, 8001eea <HAL_I2C_Mem_Write+0xc2>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001eb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001eb6:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
    hi2c->XferSize    = hi2c->XferCount;
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	d043      	beq.n	8001f46 <HAL_I2C_Mem_Write+0x11e>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 8001ebe:	2003      	movs	r0, #3
 8001ec0:	e042      	b.n	8001f48 <HAL_I2C_Mem_Write+0x120>
    }

    while(hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ec2:	f7ff fe00 	bl	8001ac6 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ec6:	b9b8      	cbnz	r0, 8001ef8 <HAL_I2C_Mem_Write+0xd0>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001ec8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001eca:	6827      	ldr	r7, [r4, #0]
      hi2c->XferSize--;
 8001ecc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001ece:	1c4b      	adds	r3, r1, #1
 8001ed0:	6263      	str	r3, [r4, #36]	; 0x24
 8001ed2:	780b      	ldrb	r3, [r1, #0]
 8001ed4:	613b      	str	r3, [r7, #16]
      hi2c->XferSize--;
      hi2c->XferCount--;
 8001ed6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	8563      	strh	r3, [r4, #42]	; 0x2a

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ede:	697b      	ldr	r3, [r7, #20]
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferSize--;
 8001ee0:	1e50      	subs	r0, r2, #1
 8001ee2:	b280      	uxth	r0, r0
      hi2c->XferCount--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ee4:	075b      	lsls	r3, r3, #29
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferSize--;
 8001ee6:	8520      	strh	r0, [r4, #40]	; 0x28
      hi2c->XferCount--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001ee8:	d40f      	bmi.n	8001f0a <HAL_I2C_Mem_Write+0xe2>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    while(hi2c->XferSize > 0U)
 8001eea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eec:	462a      	mov	r2, r5
 8001eee:	4631      	mov	r1, r6
 8001ef0:	4620      	mov	r0, r4
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    while(hi2c->XferSize > 0U)
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1e5      	bne.n	8001ec2 <HAL_I2C_Mem_Write+0x9a>
 8001ef6:	e015      	b.n	8001f24 <HAL_I2C_Mem_Write+0xfc>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ef8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d1df      	bne.n	8001ebe <HAL_I2C_Mem_Write+0x96>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001efe:	6822      	ldr	r2, [r4, #0]
 8001f00:	6813      	ldr	r3, [r2, #0]
 8001f02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	e01d      	b.n	8001f46 <HAL_I2C_Mem_Write+0x11e>
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
      hi2c->XferSize--;
      hi2c->XferCount--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f0a:	2800      	cmp	r0, #0
 8001f0c:	d0ed      	beq.n	8001eea <HAL_I2C_Mem_Write+0xc2>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f0e:	1c8b      	adds	r3, r1, #2
 8001f10:	6263      	str	r3, [r4, #36]	; 0x24
 8001f12:	784b      	ldrb	r3, [r1, #1]
 8001f14:	613b      	str	r3, [r7, #16]
        hi2c->XferSize--;
        hi2c->XferCount--;
 8001f16:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f18:	3b01      	subs	r3, #1

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
        hi2c->XferSize--;
 8001f1a:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8001f1c:	b29b      	uxth	r3, r3

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
        hi2c->XferSize--;
 8001f1e:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001f20:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001f22:	e7e2      	b.n	8001eea <HAL_I2C_Mem_Write+0xc2>
      }
    }
    
    /* Wait until BTF flag is set */
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f24:	f7ff feeb 	bl	8001cfe <I2C_WaitOnBTFFlagUntilTimeout>
 8001f28:	2800      	cmp	r0, #0
 8001f2a:	d1e5      	bne.n	8001ef8 <HAL_I2C_Mem_Write+0xd0>
        return HAL_TIMEOUT;
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001f2c:	6822      	ldr	r2, [r4, #0]
 8001f2e:	6813      	ldr	r3, [r2, #0]
 8001f30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f34:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f36:	2320      	movs	r3, #32
 8001f38:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f3c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;

    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f40:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_OK;
 8001f44:	e000      	b.n	8001f48 <HAL_I2C_Mem_Write+0x120>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
        return HAL_ERROR;
 8001f46:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001f48:	b002      	add	sp, #8
 8001f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f4e:	bf00      	nop
 8001f50:	00100002 	.word	0x00100002
 8001f54:	ffff0000 	.word	0xffff0000

08001f58 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f5c:	4604      	mov	r4, r0
 8001f5e:	b087      	sub	sp, #28
 8001f60:	469b      	mov	fp, r3
 8001f62:	460d      	mov	r5, r1
 8001f64:	4692      	mov	sl, r2
 8001f66:	f8bd 8044 	ldrh.w	r8, [sp, #68]	; 0x44
 8001f6a:	9f12      	ldr	r7, [sp, #72]	; 0x48
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f6c:	f7ff f804 	bl	8000f78 <HAL_GetTick>
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001f70:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001f74:	2b20      	cmp	r3, #32
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  uint32_t tickstart = 0x00U;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f76:	4606      	mov	r6, r0
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001f78:	d001      	beq.n	8001f7e <HAL_I2C_Mem_Read+0x26>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001f7a:	2502      	movs	r5, #2
 8001f7c:	e0f3      	b.n	8002166 <HAL_I2C_Mem_Read+0x20e>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f7e:	9000      	str	r0, [sp, #0]
 8001f80:	2319      	movs	r3, #25
 8001f82:	2201      	movs	r2, #1
 8001f84:	497a      	ldr	r1, [pc, #488]	; (8002170 <HAL_I2C_Mem_Read+0x218>)
 8001f86:	4620      	mov	r0, r4
 8001f88:	f7ff fd6e 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d1f4      	bne.n	8001f7a <HAL_I2C_Mem_Read+0x22>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f90:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d0f0      	beq.n	8001f7a <HAL_I2C_Mem_Read+0x22>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f9e:	6823      	ldr	r3, [r4, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	07d2      	lsls	r2, r2, #31
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fa4:	bf5e      	ittt	pl
 8001fa6:	681a      	ldrpl	r2, [r3, #0]
 8001fa8:	f042 0201 	orrpl.w	r2, r2, #1
 8001fac:	601a      	strpl	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fb4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fb6:	2322      	movs	r3, #34	; 0x22
 8001fb8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fbc:	2340      	movs	r3, #64	; 0x40
 8001fbe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fc2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001fc4:	6263      	str	r3, [r4, #36]	; 0x24
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fc6:	f04f 0900 	mov.w	r9, #0

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fca:	4b6a      	ldr	r3, [pc, #424]	; (8002174 <HAL_I2C_Mem_Read+0x21c>)
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fcc:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 8001fd0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fd4:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001fd6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fd8:	8523      	strh	r3, [r4, #40]	; 0x28

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fda:	4629      	mov	r1, r5
 8001fdc:	9601      	str	r6, [sp, #4]
 8001fde:	9700      	str	r7, [sp, #0]
 8001fe0:	465b      	mov	r3, fp
 8001fe2:	4652      	mov	r2, sl
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	f7ff fde5 	bl	8001bb4 <I2C_RequestMemoryRead>
 8001fea:	4605      	mov	r5, r0
 8001fec:	b128      	cbz	r0, 8001ffa <HAL_I2C_Mem_Read+0xa2>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fee:	6c23      	ldr	r3, [r4, #64]	; 0x40
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ff0:	f884 903c 	strb.w	r9, [r4, #60]	; 0x3c
    hi2c->XferSize    = hi2c->XferCount;

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d173      	bne.n	80020e0 <HAL_I2C_Mem_Read+0x188>
 8001ff8:	e074      	b.n	80020e4 <HAL_I2C_Mem_Read+0x18c>
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(hi2c->XferSize == 0U)
 8001ffa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001ffc:	6823      	ldr	r3, [r4, #0]
 8001ffe:	b952      	cbnz	r2, 8002016 <HAL_I2C_Mem_Read+0xbe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002000:	9002      	str	r0, [sp, #8]
 8002002:	695a      	ldr	r2, [r3, #20]
 8002004:	9202      	str	r2, [sp, #8]
 8002006:	699a      	ldr	r2, [r3, #24]
 8002008:	9202      	str	r2, [sp, #8]
 800200a:	9a02      	ldr	r2, [sp, #8]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	e09f      	b.n	8002156 <HAL_I2C_Mem_Read+0x1fe>
    }
    else if(hi2c->XferSize == 1U)
 8002016:	2a01      	cmp	r2, #1
 8002018:	d10e      	bne.n	8002038 <HAL_I2C_Mem_Read+0xe0>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002020:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002022:	9003      	str	r0, [sp, #12]
 8002024:	695a      	ldr	r2, [r3, #20]
 8002026:	9203      	str	r2, [sp, #12]
 8002028:	699a      	ldr	r2, [r3, #24]
 800202a:	9203      	str	r2, [sp, #12]
 800202c:	9a03      	ldr	r2, [sp, #12]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	e042      	b.n	80020be <HAL_I2C_Mem_Read+0x166>
    }
    else if(hi2c->XferSize == 2U)
 8002038:	2a02      	cmp	r2, #2
 800203a:	d10e      	bne.n	800205a <HAL_I2C_Mem_Read+0x102>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002042:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800204a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800204c:	9004      	str	r0, [sp, #16]
 800204e:	695a      	ldr	r2, [r3, #20]
 8002050:	9204      	str	r2, [sp, #16]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	9304      	str	r3, [sp, #16]
 8002056:	9b04      	ldr	r3, [sp, #16]
 8002058:	e031      	b.n	80020be <HAL_I2C_Mem_Read+0x166>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800205a:	9005      	str	r0, [sp, #20]
 800205c:	695a      	ldr	r2, [r3, #20]
 800205e:	9205      	str	r2, [sp, #20]
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	9305      	str	r3, [sp, #20]
 8002064:	9b05      	ldr	r3, [sp, #20]
 8002066:	e02a      	b.n	80020be <HAL_I2C_Mem_Read+0x166>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
        }
        /* Two bytes */
        else if(Size == 2U)
 8002068:	f1b8 0f02 	cmp.w	r8, #2
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800206c:	9600      	str	r6, [sp, #0]
 800206e:	463b      	mov	r3, r7
 8002070:	f04f 0200 	mov.w	r2, #0
 8002074:	4940      	ldr	r1, [pc, #256]	; (8002178 <HAL_I2C_Mem_Read+0x220>)
 8002076:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
        }
        /* Two bytes */
        else if(Size == 2U)
 8002078:	d136      	bne.n	80020e8 <HAL_I2C_Mem_Read+0x190>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800207a:	f7ff fcf5 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 800207e:	2800      	cmp	r0, #0
 8002080:	d12e      	bne.n	80020e0 <HAL_I2C_Mem_Read+0x188>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800208a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800208c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800208e:	691b      	ldr	r3, [r3, #16]
 8002090:	1c51      	adds	r1, r2, #1
 8002092:	6261      	str	r1, [r4, #36]	; 0x24
 8002094:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8002096:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002098:	3b01      	subs	r3, #1
 800209a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800209c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800209e:	3b01      	subs	r3, #1
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	8563      	strh	r3, [r4, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80020a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	6262      	str	r2, [r4, #36]	; 0x24
 80020aa:	6822      	ldr	r2, [r4, #0]
        hi2c->XferCount--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80020ac:	6912      	ldr	r2, [r2, #16]
 80020ae:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80020b0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80020b2:	3b01      	subs	r3, #1
 80020b4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80020b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80020b8:	3b01      	subs	r3, #1
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	8563      	strh	r3, [r4, #42]	; 0x2a
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }

    while(hi2c->XferSize > 0U)
 80020be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d048      	beq.n	8002156 <HAL_I2C_Mem_Read+0x1fe>
    {
      if(hi2c->XferSize <= 3U)
 80020c4:	2b03      	cmp	r3, #3
 80020c6:	d82a      	bhi.n	800211e <HAL_I2C_Mem_Read+0x1c6>
      {
        /* One byte */
        if(hi2c->XferSize== 1U)
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d1cd      	bne.n	8002068 <HAL_I2C_Mem_Read+0x110>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80020cc:	4632      	mov	r2, r6
 80020ce:	4639      	mov	r1, r7
 80020d0:	4620      	mov	r0, r4
 80020d2:	f7ff fde7 	bl	8001ca4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80020d6:	2800      	cmp	r0, #0
 80020d8:	d0e4      	beq.n	80020a4 <HAL_I2C_Mem_Read+0x14c>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80020da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020dc:	2b20      	cmp	r3, #32
 80020de:	d101      	bne.n	80020e4 <HAL_I2C_Mem_Read+0x18c>
            {
              return HAL_TIMEOUT;
 80020e0:	2503      	movs	r5, #3
 80020e2:	e040      	b.n	8002166 <HAL_I2C_Mem_Read+0x20e>
            }
            else
            {
              return HAL_ERROR;
 80020e4:	2501      	movs	r5, #1
 80020e6:	e03e      	b.n	8002166 <HAL_I2C_Mem_Read+0x20e>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020e8:	f7ff fcbe 	bl	8001a68 <I2C_WaitOnFlagUntilTimeout>
 80020ec:	4602      	mov	r2, r0
 80020ee:	2800      	cmp	r0, #0
 80020f0:	d1f6      	bne.n	80020e0 <HAL_I2C_Mem_Read+0x188>
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80020f2:	6823      	ldr	r3, [r4, #0]
 80020f4:	6819      	ldr	r1, [r3, #0]
 80020f6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80020fa:	6019      	str	r1, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80020fc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	1c48      	adds	r0, r1, #1
 8002102:	6260      	str	r0, [r4, #36]	; 0x24
 8002104:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8002106:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002108:	9600      	str	r6, [sp, #0]
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
 800210a:	3b01      	subs	r3, #1
 800210c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800210e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002110:	4919      	ldr	r1, [pc, #100]	; (8002178 <HAL_I2C_Mem_Read+0x220>)
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
          hi2c->XferSize--;
          hi2c->XferCount--;
 8002112:	3b01      	subs	r3, #1
 8002114:	b29b      	uxth	r3, r3
 8002116:	8563      	strh	r3, [r4, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002118:	4620      	mov	r0, r4
 800211a:	463b      	mov	r3, r7
 800211c:	e7ad      	b.n	800207a <HAL_I2C_Mem_Read+0x122>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800211e:	4632      	mov	r2, r6
 8002120:	4639      	mov	r1, r7
 8002122:	4620      	mov	r0, r4
 8002124:	f7ff fdbe 	bl	8001ca4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002128:	2800      	cmp	r0, #0
 800212a:	d1d6      	bne.n	80020da <HAL_I2C_Mem_Read+0x182>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800212c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800212e:	1c5a      	adds	r2, r3, #1
 8002130:	6262      	str	r2, [r4, #36]	; 0x24
 8002132:	6822      	ldr	r2, [r4, #0]
 8002134:	6912      	ldr	r2, [r2, #16]
 8002136:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002138:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800213a:	6822      	ldr	r2, [r4, #0]
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
        hi2c->XferSize--;
 800213c:	3b01      	subs	r3, #1
 800213e:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002140:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002142:	3b01      	subs	r3, #1
 8002144:	b29b      	uxth	r3, r3
 8002146:	8563      	strh	r3, [r4, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002148:	6953      	ldr	r3, [r2, #20]
 800214a:	075b      	lsls	r3, r3, #29
 800214c:	d5b7      	bpl.n	80020be <HAL_I2C_Mem_Read+0x166>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800214e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002150:	1c59      	adds	r1, r3, #1
 8002152:	6261      	str	r1, [r4, #36]	; 0x24
 8002154:	e7aa      	b.n	80020ac <HAL_I2C_Mem_Read+0x154>
          hi2c->XferCount--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002156:	2320      	movs	r3, #32
 8002158:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800215c:	2300      	movs	r3, #0
 800215e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002162:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002166:	4628      	mov	r0, r5
 8002168:	b007      	add	sp, #28
 800216a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800216e:	bf00      	nop
 8002170:	00100002 	.word	0x00100002
 8002174:	ffff0000 	.word	0xffff0000
 8002178:	00010004 	.word	0x00010004

0800217c <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800217c:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800217e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002182:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002184:	07d8      	lsls	r0, r3, #31
 8002186:	d403      	bmi.n	8002190 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	0799      	lsls	r1, r3, #30
 800218c:	d44b      	bmi.n	8002226 <HAL_RCC_OscConfig+0xaa>
 800218e:	e09b      	b.n	80022c8 <HAL_RCC_OscConfig+0x14c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002190:	4b8c      	ldr	r3, [pc, #560]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	f002 020c 	and.w	r2, r2, #12
 8002198:	2a04      	cmp	r2, #4
 800219a:	d007      	beq.n	80021ac <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800219c:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800219e:	f002 020c 	and.w	r2, r2, #12
 80021a2:	2a08      	cmp	r2, #8
 80021a4:	d10b      	bne.n	80021be <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	025a      	lsls	r2, r3, #9
 80021aa:	d508      	bpl.n	80021be <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ac:	4b85      	ldr	r3, [pc, #532]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	039b      	lsls	r3, r3, #14
 80021b2:	d5e9      	bpl.n	8002188 <HAL_RCC_OscConfig+0xc>
 80021b4:	6863      	ldr	r3, [r4, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1e6      	bne.n	8002188 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 80021ba:	2001      	movs	r0, #1
 80021bc:	e164      	b.n	8002488 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021be:	6863      	ldr	r3, [r4, #4]
 80021c0:	4d80      	ldr	r5, [pc, #512]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 80021c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c6:	d006      	beq.n	80021d6 <HAL_RCC_OscConfig+0x5a>
 80021c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021cc:	d108      	bne.n	80021e0 <HAL_RCC_OscConfig+0x64>
 80021ce:	682b      	ldr	r3, [r5, #0]
 80021d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021d4:	602b      	str	r3, [r5, #0]
 80021d6:	682b      	ldr	r3, [r5, #0]
 80021d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021dc:	602b      	str	r3, [r5, #0]
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x76>
 80021e0:	682a      	ldr	r2, [r5, #0]
 80021e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021e6:	602a      	str	r2, [r5, #0]
 80021e8:	682a      	ldr	r2, [r5, #0]
 80021ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021ee:	602a      	str	r2, [r5, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021f0:	b16b      	cbz	r3, 800220e <HAL_RCC_OscConfig+0x92>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f2:	f7fe fec1 	bl	8000f78 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f6:	4d73      	ldr	r5, [pc, #460]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f8:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fa:	682b      	ldr	r3, [r5, #0]
 80021fc:	039f      	lsls	r7, r3, #14
 80021fe:	d4c3      	bmi.n	8002188 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002200:	f7fe feba 	bl	8000f78 <HAL_GetTick>
 8002204:	1b80      	subs	r0, r0, r6
 8002206:	2864      	cmp	r0, #100	; 0x64
 8002208:	d9f7      	bls.n	80021fa <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_TIMEOUT;
 800220a:	2003      	movs	r0, #3
 800220c:	e13c      	b.n	8002488 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220e:	f7fe feb3 	bl	8000f78 <HAL_GetTick>
 8002212:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002214:	682b      	ldr	r3, [r5, #0]
 8002216:	0398      	lsls	r0, r3, #14
 8002218:	d5b6      	bpl.n	8002188 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800221a:	f7fe fead 	bl	8000f78 <HAL_GetTick>
 800221e:	1b80      	subs	r0, r0, r6
 8002220:	2864      	cmp	r0, #100	; 0x64
 8002222:	d9f7      	bls.n	8002214 <HAL_RCC_OscConfig+0x98>
 8002224:	e7f1      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002226:	4b67      	ldr	r3, [pc, #412]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	f012 0f0c 	tst.w	r2, #12
 800222e:	d007      	beq.n	8002240 <HAL_RCC_OscConfig+0xc4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002230:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002232:	f002 020c 	and.w	r2, r2, #12
 8002236:	2a08      	cmp	r2, #8
 8002238:	d117      	bne.n	800226a <HAL_RCC_OscConfig+0xee>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	0259      	lsls	r1, r3, #9
 800223e:	d414      	bmi.n	800226a <HAL_RCC_OscConfig+0xee>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002240:	4b60      	ldr	r3, [pc, #384]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	0792      	lsls	r2, r2, #30
 8002246:	d502      	bpl.n	800224e <HAL_RCC_OscConfig+0xd2>
 8002248:	68e2      	ldr	r2, [r4, #12]
 800224a:	2a01      	cmp	r2, #1
 800224c:	d1b5      	bne.n	80021ba <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	21f8      	movs	r1, #248	; 0xf8
 8002252:	fa91 f1a1 	rbit	r1, r1
 8002256:	6920      	ldr	r0, [r4, #16]
 8002258:	fab1 f181 	clz	r1, r1
 800225c:	fa00 f101 	lsl.w	r1, r0, r1
 8002260:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002264:	430a      	orrs	r2, r1
 8002266:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002268:	e02e      	b.n	80022c8 <HAL_RCC_OscConfig+0x14c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800226a:	68e2      	ldr	r2, [r4, #12]
 800226c:	4b56      	ldr	r3, [pc, #344]	; (80023c8 <HAL_RCC_OscConfig+0x24c>)
 800226e:	b1ea      	cbz	r2, 80022ac <HAL_RCC_OscConfig+0x130>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002270:	2201      	movs	r2, #1
 8002272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7fe fe80 	bl	8000f78 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002278:	4d52      	ldr	r5, [pc, #328]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800227a:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227c:	682b      	ldr	r3, [r5, #0]
 800227e:	4851      	ldr	r0, [pc, #324]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 8002280:	079b      	lsls	r3, r3, #30
 8002282:	d405      	bmi.n	8002290 <HAL_RCC_OscConfig+0x114>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002284:	f7fe fe78 	bl	8000f78 <HAL_GetTick>
 8002288:	1b80      	subs	r0, r0, r6
 800228a:	2802      	cmp	r0, #2
 800228c:	d9f6      	bls.n	800227c <HAL_RCC_OscConfig+0x100>
 800228e:	e7bc      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002290:	6803      	ldr	r3, [r0, #0]
 8002292:	22f8      	movs	r2, #248	; 0xf8
 8002294:	fa92 f2a2 	rbit	r2, r2
 8002298:	6921      	ldr	r1, [r4, #16]
 800229a:	fab2 f282 	clz	r2, r2
 800229e:	fa01 f202 	lsl.w	r2, r1, r2
 80022a2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80022a6:	4313      	orrs	r3, r2
 80022a8:	6003      	str	r3, [r0, #0]
 80022aa:	e00d      	b.n	80022c8 <HAL_RCC_OscConfig+0x14c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ae:	f7fe fe63 	bl	8000f78 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b2:	4d44      	ldr	r5, [pc, #272]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b4:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022b6:	682b      	ldr	r3, [r5, #0]
 80022b8:	079f      	lsls	r7, r3, #30
 80022ba:	d505      	bpl.n	80022c8 <HAL_RCC_OscConfig+0x14c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022bc:	f7fe fe5c 	bl	8000f78 <HAL_GetTick>
 80022c0:	1b80      	subs	r0, r0, r6
 80022c2:	2802      	cmp	r0, #2
 80022c4:	d9f7      	bls.n	80022b6 <HAL_RCC_OscConfig+0x13a>
 80022c6:	e7a0      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022c8:	6823      	ldr	r3, [r4, #0]
 80022ca:	071e      	lsls	r6, r3, #28
 80022cc:	d403      	bmi.n	80022d6 <HAL_RCC_OscConfig+0x15a>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	075d      	lsls	r5, r3, #29
 80022d2:	d548      	bpl.n	8002366 <HAL_RCC_OscConfig+0x1ea>
 80022d4:	e01f      	b.n	8002316 <HAL_RCC_OscConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022d6:	6962      	ldr	r2, [r4, #20]
 80022d8:	4b3c      	ldr	r3, [pc, #240]	; (80023cc <HAL_RCC_OscConfig+0x250>)
 80022da:	b172      	cbz	r2, 80022fa <HAL_RCC_OscConfig+0x17e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022dc:	2201      	movs	r2, #1
 80022de:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e0:	f7fe fe4a 	bl	8000f78 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e4:	4d37      	ldr	r5, [pc, #220]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80022ea:	0798      	lsls	r0, r3, #30
 80022ec:	d4ef      	bmi.n	80022ce <HAL_RCC_OscConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022ee:	f7fe fe43 	bl	8000f78 <HAL_GetTick>
 80022f2:	1b80      	subs	r0, r0, r6
 80022f4:	2802      	cmp	r0, #2
 80022f6:	d9f7      	bls.n	80022e8 <HAL_RCC_OscConfig+0x16c>
 80022f8:	e787      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022fa:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022fc:	f7fe fe3c 	bl	8000f78 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002300:	4d30      	ldr	r5, [pc, #192]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002302:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002304:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002306:	0799      	lsls	r1, r3, #30
 8002308:	d5e1      	bpl.n	80022ce <HAL_RCC_OscConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800230a:	f7fe fe35 	bl	8000f78 <HAL_GetTick>
 800230e:	1b80      	subs	r0, r0, r6
 8002310:	2802      	cmp	r0, #2
 8002312:	d9f7      	bls.n	8002304 <HAL_RCC_OscConfig+0x188>
 8002314:	e779      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	4b2a      	ldr	r3, [pc, #168]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800231c:	4d2c      	ldr	r5, [pc, #176]	; (80023d0 <HAL_RCC_OscConfig+0x254>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800231e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002320:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002324:	641a      	str	r2, [r3, #64]	; 0x40
 8002326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002330:	682b      	ldr	r3, [r5, #0]
 8002332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002336:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8002338:	f7fe fe1e 	bl	8000f78 <HAL_GetTick>
 800233c:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800233e:	682b      	ldr	r3, [r5, #0]
 8002340:	05da      	lsls	r2, r3, #23
 8002342:	d513      	bpl.n	800236c <HAL_RCC_OscConfig+0x1f0>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002344:	68a3      	ldr	r3, [r4, #8]
 8002346:	4d1f      	ldr	r5, [pc, #124]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
 8002348:	2b01      	cmp	r3, #1
 800234a:	d115      	bne.n	8002378 <HAL_RCC_OscConfig+0x1fc>
 800234c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	672b      	str	r3, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002354:	f7fe fe10 	bl	8000f78 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002358:	4d1a      	ldr	r5, [pc, #104]	; (80023c4 <HAL_RCC_OscConfig+0x248>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235a:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800235c:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002360:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002362:	079b      	lsls	r3, r3, #30
 8002364:	d519      	bpl.n	800239a <HAL_RCC_OscConfig+0x21e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002366:	69a2      	ldr	r2, [r4, #24]
 8002368:	bba2      	cbnz	r2, 80023d4 <HAL_RCC_OscConfig+0x258>
 800236a:	e072      	b.n	8002452 <HAL_RCC_OscConfig+0x2d6>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800236c:	f7fe fe04 	bl	8000f78 <HAL_GetTick>
 8002370:	1b80      	subs	r0, r0, r6
 8002372:	2802      	cmp	r0, #2
 8002374:	d9e3      	bls.n	800233e <HAL_RCC_OscConfig+0x1c2>
 8002376:	e748      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002378:	2b05      	cmp	r3, #5
 800237a:	d104      	bne.n	8002386 <HAL_RCC_OscConfig+0x20a>
 800237c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800237e:	f043 0304 	orr.w	r3, r3, #4
 8002382:	672b      	str	r3, [r5, #112]	; 0x70
 8002384:	e7e2      	b.n	800234c <HAL_RCC_OscConfig+0x1d0>
 8002386:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002388:	f022 0201 	bic.w	r2, r2, #1
 800238c:	672a      	str	r2, [r5, #112]	; 0x70
 800238e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002390:	f022 0204 	bic.w	r2, r2, #4
 8002394:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002396:	b133      	cbz	r3, 80023a6 <HAL_RCC_OscConfig+0x22a>
 8002398:	e7dc      	b.n	8002354 <HAL_RCC_OscConfig+0x1d8>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800239a:	f7fe fded 	bl	8000f78 <HAL_GetTick>
 800239e:	1b80      	subs	r0, r0, r6
 80023a0:	42b8      	cmp	r0, r7
 80023a2:	d9dd      	bls.n	8002360 <HAL_RCC_OscConfig+0x1e4>
 80023a4:	e731      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a6:	f7fe fde7 	bl	8000f78 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f241 3788 	movw	r7, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ae:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80023b2:	0798      	lsls	r0, r3, #30
 80023b4:	d5d7      	bpl.n	8002366 <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b6:	f7fe fddf 	bl	8000f78 <HAL_GetTick>
 80023ba:	1b80      	subs	r0, r0, r6
 80023bc:	42b8      	cmp	r0, r7
 80023be:	d9f7      	bls.n	80023b0 <HAL_RCC_OscConfig+0x234>
 80023c0:	e723      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800
 80023c8:	42470000 	.word	0x42470000
 80023cc:	42470e80 	.word	0x42470e80
 80023d0:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023d4:	4d2e      	ldr	r5, [pc, #184]	; (8002490 <HAL_RCC_OscConfig+0x314>)
 80023d6:	68ab      	ldr	r3, [r5, #8]
 80023d8:	f003 030c 	and.w	r3, r3, #12
 80023dc:	2b08      	cmp	r3, #8
 80023de:	f43f aeec 	beq.w	80021ba <HAL_RCC_OscConfig+0x3e>
 80023e2:	4e2c      	ldr	r6, [pc, #176]	; (8002494 <HAL_RCC_OscConfig+0x318>)
 80023e4:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023e6:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e8:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023ea:	d141      	bne.n	8002470 <HAL_RCC_OscConfig+0x2f4>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ec:	f7fe fdc4 	bl	8000f78 <HAL_GetTick>
 80023f0:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f2:	682b      	ldr	r3, [r5, #0]
 80023f4:	4f26      	ldr	r7, [pc, #152]	; (8002490 <HAL_RCC_OscConfig+0x314>)
 80023f6:	0199      	lsls	r1, r3, #6
 80023f8:	d42d      	bmi.n	8002456 <HAL_RCC_OscConfig+0x2da>
 80023fa:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80023fe:	fa92 f2a2 	rbit	r2, r2
 8002402:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002406:	fab2 fe82 	clz	lr, r2
 800240a:	fa93 f3a3 	rbit	r3, r3
 800240e:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8002412:	fab3 f583 	clz	r5, r3
 8002416:	fa92 f2a2 	rbit	r2, r2
 800241a:	69e0      	ldr	r0, [r4, #28]
 800241c:	6a23      	ldr	r3, [r4, #32]
 800241e:	fab2 f182 	clz	r1, r2
 8002422:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002424:	4303      	orrs	r3, r0
 8002426:	fa02 f20e 	lsl.w	r2, r2, lr
 800242a:	ea43 0002 	orr.w	r0, r3, r2
 800242e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002430:	085a      	lsrs	r2, r3, #1
 8002432:	3a01      	subs	r2, #1
 8002434:	fa02 f305 	lsl.w	r3, r2, r5
 8002438:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800243a:	4303      	orrs	r3, r0
 800243c:	408a      	lsls	r2, r1
 800243e:	4313      	orrs	r3, r2
 8002440:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002442:	2301      	movs	r3, #1
 8002444:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7fe fd97 	bl	8000f78 <HAL_GetTick>
 800244a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	019a      	lsls	r2, r3, #6
 8002450:	d508      	bpl.n	8002464 <HAL_RCC_OscConfig+0x2e8>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002452:	2000      	movs	r0, #0
 8002454:	e018      	b.n	8002488 <HAL_RCC_OscConfig+0x30c>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002456:	f7fe fd8f 	bl	8000f78 <HAL_GetTick>
 800245a:	ebc8 0000 	rsb	r0, r8, r0
 800245e:	2802      	cmp	r0, #2
 8002460:	d9c7      	bls.n	80023f2 <HAL_RCC_OscConfig+0x276>
 8002462:	e6d2      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002464:	f7fe fd88 	bl	8000f78 <HAL_GetTick>
 8002468:	1b00      	subs	r0, r0, r4
 800246a:	2802      	cmp	r0, #2
 800246c:	d9ee      	bls.n	800244c <HAL_RCC_OscConfig+0x2d0>
 800246e:	e6cc      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7fe fd82 	bl	8000f78 <HAL_GetTick>
 8002474:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002476:	682b      	ldr	r3, [r5, #0]
 8002478:	019b      	lsls	r3, r3, #6
 800247a:	d5ea      	bpl.n	8002452 <HAL_RCC_OscConfig+0x2d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe fd7c 	bl	8000f78 <HAL_GetTick>
 8002480:	1b00      	subs	r0, r0, r4
 8002482:	2802      	cmp	r0, #2
 8002484:	d9f7      	bls.n	8002476 <HAL_RCC_OscConfig+0x2fa>
 8002486:	e6c0      	b.n	800220a <HAL_RCC_OscConfig+0x8e>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002488:	b002      	add	sp, #8
 800248a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800
 8002494:	42470060 	.word	0x42470060

08002498 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002498:	491b      	ldr	r1, [pc, #108]	; (8002508 <HAL_RCC_GetSysClockFreq+0x70>)
 800249a:	688b      	ldr	r3, [r1, #8]
 800249c:	f003 030c 	and.w	r3, r3, #12
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	d02c      	beq.n	80024fe <HAL_RCC_GetSysClockFreq+0x66>
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d12c      	bne.n	8002502 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024a8:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024aa:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024ac:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024b0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80024b4:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80024b8:	684b      	ldr	r3, [r1, #4]
 80024ba:	fa92 f2a2 	rbit	r2, r2
 80024be:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80024c2:	fab2 f282 	clz	r2, r2
 80024c6:	ea01 0103 	and.w	r1, r1, r3
 80024ca:	fa21 f102 	lsr.w	r1, r1, r2
 80024ce:	bf14      	ite	ne
 80024d0:	4a0e      	ldrne	r2, [pc, #56]	; (800250c <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80024d2:	4a0f      	ldreq	r2, [pc, #60]	; (8002510 <HAL_RCC_GetSysClockFreq+0x78>)
 80024d4:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80024d8:	4a0b      	ldr	r2, [pc, #44]	; (8002508 <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80024da:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80024de:	6852      	ldr	r2, [r2, #4]
 80024e0:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80024e4:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80024e8:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80024ec:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80024f0:	fa22 f000 	lsr.w	r0, r2, r0
 80024f4:	3001      	adds	r0, #1
 80024f6:	0040      	lsls	r0, r0, #1
 80024f8:	fbb3 f0f0 	udiv	r0, r3, r0
 80024fc:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80024fe:	4803      	ldr	r0, [pc, #12]	; (800250c <HAL_RCC_GetSysClockFreq+0x74>)
 8002500:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002502:	4803      	ldr	r0, [pc, #12]	; (8002510 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40023800 	.word	0x40023800
 800250c:	007a1200 	.word	0x007a1200
 8002510:	00f42400 	.word	0x00f42400

08002514 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002514:	4b55      	ldr	r3, [pc, #340]	; (800266c <HAL_RCC_ClockConfig+0x158>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	f002 020f 	and.w	r2, r2, #15
 800251c:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800251e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002522:	4605      	mov	r5, r0
 8002524:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002526:	d30a      	bcc.n	800253e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002528:	6829      	ldr	r1, [r5, #0]
 800252a:	0788      	lsls	r0, r1, #30
 800252c:	d511      	bpl.n	8002552 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800252e:	4850      	ldr	r0, [pc, #320]	; (8002670 <HAL_RCC_ClockConfig+0x15c>)
 8002530:	6883      	ldr	r3, [r0, #8]
 8002532:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002536:	68ab      	ldr	r3, [r5, #8]
 8002538:	4313      	orrs	r3, r2
 800253a:	6083      	str	r3, [r0, #8]
 800253c:	e009      	b.n	8002552 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800253e:	b2ca      	uxtb	r2, r1
 8002540:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 030f 	and.w	r3, r3, #15
 8002548:	4299      	cmp	r1, r3
 800254a:	d0ed      	beq.n	8002528 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 800254c:	2001      	movs	r0, #1
 800254e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002552:	07c9      	lsls	r1, r1, #31
 8002554:	d406      	bmi.n	8002564 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002556:	4b45      	ldr	r3, [pc, #276]	; (800266c <HAL_RCC_ClockConfig+0x158>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	f002 020f 	and.w	r2, r2, #15
 800255e:	4296      	cmp	r6, r2
 8002560:	d351      	bcc.n	8002606 <HAL_RCC_ClockConfig+0xf2>
 8002562:	e057      	b.n	8002614 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002564:	686b      	ldr	r3, [r5, #4]
 8002566:	4a42      	ldr	r2, [pc, #264]	; (8002670 <HAL_RCC_ClockConfig+0x15c>)
 8002568:	2b01      	cmp	r3, #1
 800256a:	d103      	bne.n	8002574 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002572:	e008      	b.n	8002586 <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002574:	1e99      	subs	r1, r3, #2
 8002576:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002578:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800257a:	d802      	bhi.n	8002582 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800257c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002580:	e001      	b.n	8002586 <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002582:	f012 0f02 	tst.w	r2, #2
 8002586:	d0e1      	beq.n	800254c <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002588:	4c39      	ldr	r4, [pc, #228]	; (8002670 <HAL_RCC_ClockConfig+0x15c>)
 800258a:	68a2      	ldr	r2, [r4, #8]
 800258c:	f022 0203 	bic.w	r2, r2, #3
 8002590:	4313      	orrs	r3, r2
 8002592:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002594:	f7fe fcf0 	bl	8000f78 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002598:	686b      	ldr	r3, [r5, #4]
 800259a:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800259c:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800259e:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025a2:	d10c      	bne.n	80025be <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025a4:	68a3      	ldr	r3, [r4, #8]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	d0d3      	beq.n	8002556 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ae:	f7fe fce3 	bl	8000f78 <HAL_GetTick>
 80025b2:	1bc0      	subs	r0, r0, r7
 80025b4:	4540      	cmp	r0, r8
 80025b6:	d9f5      	bls.n	80025a4 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 80025b8:	2003      	movs	r0, #3
 80025ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d10a      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c2:	68a3      	ldr	r3, [r4, #8]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d0c4      	beq.n	8002556 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025cc:	f7fe fcd4 	bl	8000f78 <HAL_GetTick>
 80025d0:	1bc0      	subs	r0, r0, r7
 80025d2:	4540      	cmp	r0, r8
 80025d4:	d9f5      	bls.n	80025c2 <HAL_RCC_ClockConfig+0xae>
 80025d6:	e7ef      	b.n	80025b8 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80025d8:	2b03      	cmp	r3, #3
 80025da:	d10f      	bne.n	80025fc <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 80025dc:	68a3      	ldr	r3, [r4, #8]
 80025de:	f003 030c 	and.w	r3, r3, #12
 80025e2:	2b0c      	cmp	r3, #12
 80025e4:	d0b7      	beq.n	8002556 <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e6:	f7fe fcc7 	bl	8000f78 <HAL_GetTick>
 80025ea:	1bc0      	subs	r0, r0, r7
 80025ec:	4540      	cmp	r0, r8
 80025ee:	d9f5      	bls.n	80025dc <HAL_RCC_ClockConfig+0xc8>
 80025f0:	e7e2      	b.n	80025b8 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f2:	f7fe fcc1 	bl	8000f78 <HAL_GetTick>
 80025f6:	1bc0      	subs	r0, r0, r7
 80025f8:	4540      	cmp	r0, r8
 80025fa:	d8dd      	bhi.n	80025b8 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025fc:	68a3      	ldr	r3, [r4, #8]
 80025fe:	f013 0f0c 	tst.w	r3, #12
 8002602:	d1f6      	bne.n	80025f2 <HAL_RCC_ClockConfig+0xde>
 8002604:	e7a7      	b.n	8002556 <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	b2f2      	uxtb	r2, r6
 8002608:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 030f 	and.w	r3, r3, #15
 8002610:	429e      	cmp	r6, r3
 8002612:	d19b      	bne.n	800254c <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002614:	6829      	ldr	r1, [r5, #0]
 8002616:	074a      	lsls	r2, r1, #29
 8002618:	d506      	bpl.n	8002628 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800261a:	4815      	ldr	r0, [pc, #84]	; (8002670 <HAL_RCC_ClockConfig+0x15c>)
 800261c:	6883      	ldr	r3, [r0, #8]
 800261e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002622:	68eb      	ldr	r3, [r5, #12]
 8002624:	4313      	orrs	r3, r2
 8002626:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002628:	070b      	lsls	r3, r1, #28
 800262a:	d507      	bpl.n	800263c <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800262c:	4a10      	ldr	r2, [pc, #64]	; (8002670 <HAL_RCC_ClockConfig+0x15c>)
 800262e:	6929      	ldr	r1, [r5, #16]
 8002630:	6893      	ldr	r3, [r2, #8]
 8002632:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002636:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800263a:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800263c:	f7ff ff2c 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8002640:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <HAL_RCC_ClockConfig+0x15c>)
 8002642:	22f0      	movs	r2, #240	; 0xf0
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	fa92 f2a2 	rbit	r2, r2
 800264a:	fab2 f282 	clz	r2, r2
 800264e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002652:	40d3      	lsrs	r3, r2
 8002654:	4a07      	ldr	r2, [pc, #28]	; (8002674 <HAL_RCC_ClockConfig+0x160>)
 8002656:	5cd3      	ldrb	r3, [r2, r3]
 8002658:	40d8      	lsrs	r0, r3
 800265a:	4b07      	ldr	r3, [pc, #28]	; (8002678 <HAL_RCC_ClockConfig+0x164>)
 800265c:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800265e:	2000      	movs	r0, #0
 8002660:	f7fe fc54 	bl	8000f0c <HAL_InitTick>
  
  return HAL_OK;
 8002664:	2000      	movs	r0, #0
}
 8002666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800266a:	bf00      	nop
 800266c:	40023c00 	.word	0x40023c00
 8002670:	40023800 	.word	0x40023800
 8002674:	08009db0 	.word	0x08009db0
 8002678:	20000004 	.word	0x20000004

0800267c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800267c:	4b01      	ldr	r3, [pc, #4]	; (8002684 <HAL_RCC_GetHCLKFreq+0x8>)
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	20000004 	.word	0x20000004

08002688 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002688:	4b08      	ldr	r3, [pc, #32]	; (80026ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800268a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	fa92 f2a2 	rbit	r2, r2
 8002694:	fab2 f282 	clz	r2, r2
 8002698:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800269c:	40d3      	lsrs	r3, r2
 800269e:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026a0:	5cd3      	ldrb	r3, [r2, r3]
 80026a2:	4a04      	ldr	r2, [pc, #16]	; (80026b4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80026a4:	6810      	ldr	r0, [r2, #0]
}
 80026a6:	40d8      	lsrs	r0, r3
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800
 80026b0:	08009db0 	.word	0x08009db0
 80026b4:	20000004 	.word	0x20000004

080026b8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80026b8:	4b08      	ldr	r3, [pc, #32]	; (80026dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ba:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	fa92 f2a2 	rbit	r2, r2
 80026c4:	fab2 f282 	clz	r2, r2
 80026c8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80026cc:	40d3      	lsrs	r3, r2
 80026ce:	4a04      	ldr	r2, [pc, #16]	; (80026e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026d0:	5cd3      	ldrb	r3, [r2, r3]
 80026d2:	4a04      	ldr	r2, [pc, #16]	; (80026e4 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80026d4:	6810      	ldr	r0, [r2, #0]
} 
 80026d6:	40d8      	lsrs	r0, r3
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40023800 	.word	0x40023800
 80026e0:	08009db0 	.word	0x08009db0
 80026e4:	20000004 	.word	0x20000004

080026e8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026e8:	6a03      	ldr	r3, [r0, #32]
 80026ea:	f023 0301 	bic.w	r3, r3, #1
 80026ee:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026f0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80026f2:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026f4:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026f6:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f8:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026fa:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026fe:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002700:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002704:	688b      	ldr	r3, [r1, #8]
 8002706:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002708:	4c0c      	ldr	r4, [pc, #48]	; (800273c <TIM_OC1_SetConfig+0x54>)
 800270a:	42a0      	cmp	r0, r4
 800270c:	d009      	beq.n	8002722 <TIM_OC1_SetConfig+0x3a>
 800270e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002712:	42a0      	cmp	r0, r4
 8002714:	d005      	beq.n	8002722 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002716:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002718:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800271a:	6185      	str	r5, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800271c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800271e:	6203      	str	r3, [r0, #32]
} 
 8002720:	bd70      	pop	{r4, r5, r6, pc}
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002722:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002724:	694e      	ldr	r6, [r1, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002726:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800272a:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800272c:	698c      	ldr	r4, [r1, #24]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800272e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002732:	4334      	orrs	r4, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002734:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002738:	4322      	orrs	r2, r4
 800273a:	e7ec      	b.n	8002716 <TIM_OC1_SetConfig+0x2e>
 800273c:	40010000 	.word	0x40010000

08002740 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002740:	6a03      	ldr	r3, [r0, #32]
 8002742:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002746:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002748:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800274a:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800274c:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800274e:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002750:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002752:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002756:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002758:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800275a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800275e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002762:	4d0e      	ldr	r5, [pc, #56]	; (800279c <TIM_OC3_SetConfig+0x5c>)
 8002764:	42a8      	cmp	r0, r5
 8002766:	d009      	beq.n	800277c <TIM_OC3_SetConfig+0x3c>
 8002768:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800276c:	42a8      	cmp	r0, r5
 800276e:	d005      	beq.n	800277c <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002770:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002772:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002774:	61c4      	str	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002776:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002778:	6203      	str	r3, [r0, #32]
}
 800277a:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800277c:	68cd      	ldr	r5, [r1, #12]
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800277e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002782:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002786:	694d      	ldr	r5, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002788:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800278c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002790:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002792:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002796:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 800279a:	e7e9      	b.n	8002770 <TIM_OC3_SetConfig+0x30>
 800279c:	40010000 	.word	0x40010000

080027a0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027a0:	6a03      	ldr	r3, [r0, #32]
 80027a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027a6:	6203      	str	r3, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027a8:	b530      	push	{r4, r5, lr}

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027aa:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80027ac:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027ae:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027b0:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027b6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027ba:	688d      	ldr	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80027bc:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80027c0:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80027c4:	4d09      	ldr	r5, [pc, #36]	; (80027ec <TIM_OC4_SetConfig+0x4c>)
 80027c6:	42a8      	cmp	r0, r5
 80027c8:	d009      	beq.n	80027de <TIM_OC4_SetConfig+0x3e>
 80027ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80027ce:	42a8      	cmp	r0, r5
 80027d0:	d005      	beq.n	80027de <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027d2:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027d4:	684b      	ldr	r3, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80027d6:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027d8:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027da:	6204      	str	r4, [r0, #32]
}
 80027dc:	bd30      	pop	{r4, r5, pc}
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027de:	694d      	ldr	r5, [r1, #20]
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027e4:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 80027e8:	e7f3      	b.n	80027d2 <TIM_OC4_SetConfig+0x32>
 80027ea:	bf00      	nop
 80027ec:	40010000 	.word	0x40010000

080027f0 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027f0:	6803      	ldr	r3, [r0, #0]
 80027f2:	68da      	ldr	r2, [r3, #12]
 80027f4:	f042 0201 	orr.w	r2, r2, #1
 80027f8:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f042 0201 	orr.w	r2, r2, #1
 8002800:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002802:	2000      	movs	r0, #0
 8002804:	4770      	bx	lr

08002806 <HAL_TIM_PWM_MspInit>:
 8002806:	4770      	bx	lr

08002808 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002808:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 800280a:	b151      	cbz	r1, 8002822 <HAL_TIM_Encoder_Start+0x1a>
 800280c:	2904      	cmp	r1, #4
 800280e:	d010      	beq.n	8002832 <HAL_TIM_Encoder_Start+0x2a>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002810:	6a1a      	ldr	r2, [r3, #32]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002818:	6a1a      	ldr	r2, [r3, #32]
 800281a:	f042 0201 	orr.w	r2, r2, #1
 800281e:	621a      	str	r2, [r3, #32]
 8002820:	e007      	b.n	8002832 <HAL_TIM_Encoder_Start+0x2a>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002822:	6a1a      	ldr	r2, [r3, #32]
 8002824:	f022 0201 	bic.w	r2, r2, #1
 8002828:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800282a:	6a1a      	ldr	r2, [r3, #32]
 800282c:	f042 0201 	orr.w	r2, r2, #1
 8002830:	e006      	b.n	8002840 <HAL_TIM_Encoder_Start+0x38>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002832:	6a1a      	ldr	r2, [r3, #32]
 8002834:	f022 0210 	bic.w	r2, r2, #16
 8002838:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800283a:	6a1a      	ldr	r2, [r3, #32]
 800283c:	f042 0210 	orr.w	r2, r2, #16
 8002840:	621a      	str	r2, [r3, #32]
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
     break; 
    }
  }  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	f042 0201 	orr.w	r2, r2, #1
 8002848:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
}
 800284a:	2000      	movs	r0, #0
 800284c:	4770      	bx	lr

0800284e <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800284e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002852:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8002854:	b570      	push	{r4, r5, r6, lr}
 8002856:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800285a:	f000 80b0 	beq.w	80029be <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800285e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002862:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8002864:	2201      	movs	r2, #1
 8002866:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800286a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800286c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002870:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002874:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8002876:	680a      	ldr	r2, [r1, #0]
 8002878:	2a40      	cmp	r2, #64	; 0x40
 800287a:	d077      	beq.n	800296c <HAL_TIM_ConfigClockSource+0x11e>
 800287c:	d818      	bhi.n	80028b0 <HAL_TIM_ConfigClockSource+0x62>
 800287e:	2a10      	cmp	r2, #16
 8002880:	f000 808b 	beq.w	800299a <HAL_TIM_ConfigClockSource+0x14c>
 8002884:	d808      	bhi.n	8002898 <HAL_TIM_ConfigClockSource+0x4a>
 8002886:	2a00      	cmp	r2, #0
 8002888:	f040 8093 	bne.w	80029b2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800288c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800288e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002892:	f042 0207 	orr.w	r2, r2, #7
 8002896:	e08b      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8002898:	2a20      	cmp	r2, #32
 800289a:	f000 8084 	beq.w	80029a6 <HAL_TIM_ConfigClockSource+0x158>
 800289e:	2a30      	cmp	r2, #48	; 0x30
 80028a0:	f040 8087 	bne.w	80029b2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80028a4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80028a6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80028aa:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80028ae:	e07f      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80028b0:	2a70      	cmp	r2, #112	; 0x70
 80028b2:	d035      	beq.n	8002920 <HAL_TIM_ConfigClockSource+0xd2>
 80028b4:	d81b      	bhi.n	80028ee <HAL_TIM_ConfigClockSource+0xa0>
 80028b6:	2a50      	cmp	r2, #80	; 0x50
 80028b8:	d041      	beq.n	800293e <HAL_TIM_ConfigClockSource+0xf0>
 80028ba:	2a60      	cmp	r2, #96	; 0x60
 80028bc:	d179      	bne.n	80029b2 <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028be:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 80028c0:	684d      	ldr	r5, [r1, #4]
 80028c2:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028c4:	f024 0410 	bic.w	r4, r4, #16
 80028c8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ca:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80028cc:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028ce:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028d2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80028d6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028da:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028de:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80028e0:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80028e2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80028e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80028e8:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80028ec:	e060      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80028ee:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80028f2:	d011      	beq.n	8002918 <HAL_TIM_ConfigClockSource+0xca>
 80028f4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80028f8:	d15b      	bne.n	80029b2 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 80028fa:	689c      	ldr	r4, [r3, #8]
 80028fc:	688d      	ldr	r5, [r1, #8]
 80028fe:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002900:	68c9      	ldr	r1, [r1, #12]
 8002902:	432a      	orrs	r2, r5
 8002904:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8002908:	4322      	orrs	r2, r4
 800290a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800290e:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002916:	e04b      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	f022 0207 	bic.w	r2, r2, #7
 800291e:	e047      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8002920:	689c      	ldr	r4, [r3, #8]
 8002922:	688d      	ldr	r5, [r1, #8]
 8002924:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002926:	68c9      	ldr	r1, [r1, #12]
 8002928:	432a      	orrs	r2, r5
 800292a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 800292e:	4322      	orrs	r2, r4
 8002930:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002934:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8002936:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002938:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800293c:	e038      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800293e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002940:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002942:	684d      	ldr	r5, [r1, #4]
 8002944:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002946:	f024 0401 	bic.w	r4, r4, #1
 800294a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800294c:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800294e:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002952:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002956:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002958:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800295c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800295e:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002960:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002962:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002966:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800296a:	e021      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800296c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800296e:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002970:	684d      	ldr	r5, [r1, #4]
 8002972:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002974:	f024 0401 	bic.w	r4, r4, #1
 8002978:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800297a:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800297c:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002980:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002984:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002986:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800298a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800298c:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800298e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002990:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002994:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002998:	e00a      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800299a:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800299c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80029a0:	f042 0217 	orr.w	r2, r2, #23
 80029a4:	e004      	b.n	80029b0 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80029a6:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80029a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80029ac:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80029b0:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80029b2:	2301      	movs	r3, #1
 80029b4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80029b8:	2300      	movs	r3, #0
 80029ba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80029be:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 80029c0:	bd70      	pop	{r4, r5, r6, pc}

080029c2 <HAL_TIM_OC_DelayElapsedCallback>:
 80029c2:	4770      	bx	lr

080029c4 <HAL_TIM_IC_CaptureCallback>:
 80029c4:	4770      	bx	lr

080029c6 <HAL_TIM_PWM_PulseFinishedCallback>:
 80029c6:	4770      	bx	lr

080029c8 <HAL_TIM_TriggerCallback>:
 80029c8:	4770      	bx	lr

080029ca <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029ca:	6803      	ldr	r3, [r0, #0]
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029d0:	b510      	push	{r4, lr}
 80029d2:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029d4:	d514      	bpl.n	8002a00 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80029d6:	68da      	ldr	r2, [r3, #12]
 80029d8:	0792      	lsls	r2, r2, #30
 80029da:	d511      	bpl.n	8002a00 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80029dc:	f06f 0202 	mvn.w	r2, #2
 80029e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029e2:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029e4:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029e6:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029e8:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029ea:	d002      	beq.n	80029f2 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80029ec:	f7ff ffea 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 80029f0:	e004      	b.n	80029fc <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f2:	f7ff ffe6 	bl	80029c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f6:	4620      	mov	r0, r4
 80029f8:	f7ff ffe5 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029fc:	2300      	movs	r3, #0
 80029fe:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	691a      	ldr	r2, [r3, #16]
 8002a04:	0750      	lsls	r0, r2, #29
 8002a06:	d516      	bpl.n	8002a36 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	0751      	lsls	r1, r2, #29
 8002a0c:	d513      	bpl.n	8002a36 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a0e:	f06f 0204 	mvn.w	r2, #4
 8002a12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a14:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a16:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a18:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a1c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a1e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a20:	d002      	beq.n	8002a28 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a22:	f7ff ffcf 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 8002a26:	e004      	b.n	8002a32 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a28:	f7ff ffcb 	bl	80029c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	f7ff ffca 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a32:	2300      	movs	r3, #0
 8002a34:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	691a      	ldr	r2, [r3, #16]
 8002a3a:	0712      	lsls	r2, r2, #28
 8002a3c:	d515      	bpl.n	8002a6a <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002a3e:	68da      	ldr	r2, [r3, #12]
 8002a40:	0710      	lsls	r0, r2, #28
 8002a42:	d512      	bpl.n	8002a6a <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a44:	f06f 0208 	mvn.w	r2, #8
 8002a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a4a:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a4c:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a4e:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a50:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a52:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a54:	d002      	beq.n	8002a5c <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a56:	f7ff ffb5 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 8002a5a:	e004      	b.n	8002a66 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a5c:	f7ff ffb1 	bl	80029c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002a60:	4620      	mov	r0, r4
 8002a62:	f7ff ffb0 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a66:	2300      	movs	r3, #0
 8002a68:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a6a:	6823      	ldr	r3, [r4, #0]
 8002a6c:	691a      	ldr	r2, [r3, #16]
 8002a6e:	06d2      	lsls	r2, r2, #27
 8002a70:	d516      	bpl.n	8002aa0 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	06d0      	lsls	r0, r2, #27
 8002a76:	d513      	bpl.n	8002aa0 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a78:	f06f 0210 	mvn.w	r2, #16
 8002a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a7e:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a80:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a82:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a86:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a88:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a8a:	d002      	beq.n	8002a92 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002a8c:	f7ff ff9a 	bl	80029c4 <HAL_TIM_IC_CaptureCallback>
 8002a90:	e004      	b.n	8002a9c <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a92:	f7ff ff96 	bl	80029c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a96:	4620      	mov	r0, r4
 8002a98:	f7ff ff95 	bl	80029c6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	691a      	ldr	r2, [r3, #16]
 8002aa4:	07d1      	lsls	r1, r2, #31
 8002aa6:	d508      	bpl.n	8002aba <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	07d2      	lsls	r2, r2, #31
 8002aac:	d505      	bpl.n	8002aba <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002aae:	f06f 0201 	mvn.w	r2, #1
 8002ab2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f001 f877 	bl	8003ba8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002aba:	6823      	ldr	r3, [r4, #0]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	0610      	lsls	r0, r2, #24
 8002ac0:	d508      	bpl.n	8002ad4 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002ac2:	68da      	ldr	r2, [r3, #12]
 8002ac4:	0611      	lsls	r1, r2, #24
 8002ac6:	d505      	bpl.n	8002ad4 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ac8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002acc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f000 f9df 	bl	8002e92 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	0652      	lsls	r2, r2, #25
 8002ada:	d508      	bpl.n	8002aee <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	0650      	lsls	r0, r2, #25
 8002ae0:	d505      	bpl.n	8002aee <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ae2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ae6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002ae8:	4620      	mov	r0, r4
 8002aea:	f7ff ff6d 	bl	80029c8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002aee:	6823      	ldr	r3, [r4, #0]
 8002af0:	691a      	ldr	r2, [r3, #16]
 8002af2:	0691      	lsls	r1, r2, #26
 8002af4:	d50a      	bpl.n	8002b0c <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002af6:	68da      	ldr	r2, [r3, #12]
 8002af8:	0692      	lsls	r2, r2, #26
 8002afa:	d507      	bpl.n	8002b0c <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002afc:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002b00:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b02:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8002b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8002b08:	f000 b9c2 	b.w	8002e90 <HAL_TIMEx_CommutationCallback>
 8002b0c:	bd10      	pop	{r4, pc}
	...

08002b10 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002b10:	4a2e      	ldr	r2, [pc, #184]	; (8002bcc <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8002b12:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002b14:	4290      	cmp	r0, r2
 8002b16:	d012      	beq.n	8002b3e <TIM_Base_SetConfig+0x2e>
 8002b18:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b1c:	d00f      	beq.n	8002b3e <TIM_Base_SetConfig+0x2e>
 8002b1e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002b22:	4290      	cmp	r0, r2
 8002b24:	d00b      	beq.n	8002b3e <TIM_Base_SetConfig+0x2e>
 8002b26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b2a:	4290      	cmp	r0, r2
 8002b2c:	d007      	beq.n	8002b3e <TIM_Base_SetConfig+0x2e>
 8002b2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b32:	4290      	cmp	r0, r2
 8002b34:	d003      	beq.n	8002b3e <TIM_Base_SetConfig+0x2e>
 8002b36:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002b3a:	4290      	cmp	r0, r2
 8002b3c:	d118      	bne.n	8002b70 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002b3e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002b44:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002b46:	4a21      	ldr	r2, [pc, #132]	; (8002bcc <TIM_Base_SetConfig+0xbc>)
 8002b48:	4290      	cmp	r0, r2
 8002b4a:	d037      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b4c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b50:	d034      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b52:	4a1f      	ldr	r2, [pc, #124]	; (8002bd0 <TIM_Base_SetConfig+0xc0>)
 8002b54:	4290      	cmp	r0, r2
 8002b56:	d031      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b5c:	4290      	cmp	r0, r2
 8002b5e:	d02d      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b64:	4290      	cmp	r0, r2
 8002b66:	d029      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b68:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002b6c:	4290      	cmp	r0, r2
 8002b6e:	d025      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b70:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <TIM_Base_SetConfig+0xc4>)
 8002b72:	4290      	cmp	r0, r2
 8002b74:	d022      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b7a:	4290      	cmp	r0, r2
 8002b7c:	d01e      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b82:	4290      	cmp	r0, r2
 8002b84:	d01a      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b86:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002b8a:	4290      	cmp	r0, r2
 8002b8c:	d016      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b92:	4290      	cmp	r0, r2
 8002b94:	d012      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
 8002b96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b9a:	4290      	cmp	r0, r2
 8002b9c:	d00e      	beq.n	8002bbc <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8002b9e:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ba0:	688b      	ldr	r3, [r1, #8]
 8002ba2:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002ba4:	680b      	ldr	r3, [r1, #0]
 8002ba6:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002ba8:	4b08      	ldr	r3, [pc, #32]	; (8002bcc <TIM_Base_SetConfig+0xbc>)
 8002baa:	4298      	cmp	r0, r3
 8002bac:	d00b      	beq.n	8002bc6 <TIM_Base_SetConfig+0xb6>
 8002bae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bb2:	4298      	cmp	r0, r3
 8002bb4:	d007      	beq.n	8002bc6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	6143      	str	r3, [r0, #20]
}
 8002bba:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bbc:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	e7eb      	b.n	8002b9e <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bc6:	690b      	ldr	r3, [r1, #16]
 8002bc8:	6303      	str	r3, [r0, #48]	; 0x30
 8002bca:	e7f4      	b.n	8002bb6 <TIM_Base_SetConfig+0xa6>
 8002bcc:	40010000 	.word	0x40010000
 8002bd0:	40000400 	.word	0x40000400
 8002bd4:	40014000 	.word	0x40014000

08002bd8 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002bd8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002bda:	4604      	mov	r4, r0
 8002bdc:	b1a0      	cbz	r0, 8002c08 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002bde:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002be2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002be6:	b91b      	cbnz	r3, 8002bf0 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002be8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bec:	f001 fd50 	bl	8004690 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002bf6:	6820      	ldr	r0, [r4, #0]
 8002bf8:	1d21      	adds	r1, r4, #4
 8002bfa:	f7ff ff89 	bl	8002b10 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002c04:	2000      	movs	r0, #0
 8002c06:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002c08:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8002c0a:	bd10      	pop	{r4, pc}

08002c0c <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c0c:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002c0e:	4604      	mov	r4, r0
 8002c10:	b1a0      	cbz	r0, 8002c3c <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002c12:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002c16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c1a:	b91b      	cbnz	r3, 8002c24 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c1c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c20:	f7ff fdf1 	bl	8002806 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002c24:	2302      	movs	r3, #2
 8002c26:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002c2a:	6820      	ldr	r0, [r4, #0]
 8002c2c:	1d21      	adds	r1, r4, #4
 8002c2e:	f7ff ff6f 	bl	8002b10 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002c32:	2301      	movs	r3, #1
 8002c34:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002c38:	2000      	movs	r0, #0
 8002c3a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002c3c:	2001      	movs	r0, #1
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}  
 8002c3e:	bd10      	pop	{r4, pc}

08002c40 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig: TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8002c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c42:	460c      	mov	r4, r1
  uint32_t tmpsmcr = 0U;
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002c44:	4605      	mov	r5, r0
 8002c46:	2800      	cmp	r0, #0
 8002c48:	d041      	beq.n	8002cce <HAL_TIM_Encoder_Init+0x8e>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002c4a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002c4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002c52:	b91b      	cbnz	r3, 8002c5c <HAL_TIM_Encoder_Init+0x1c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c54:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002c58:	f001 fc8c 	bl	8004574 <HAL_TIM_Encoder_MspInit>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002c5c:	4629      	mov	r1, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8002c5e:	2302      	movs	r3, #2
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002c60:	f851 0b04 	ldr.w	r0, [r1], #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 8002c64:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002c68:	6883      	ldr	r3, [r0, #8]
 8002c6a:	f023 0307 	bic.w	r3, r3, #7
 8002c6e:	6083      	str	r3, [r0, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8002c70:	f7ff ff4e 	bl	8002b10 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c74:	6828      	ldr	r0, [r5, #0]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002c76:	6823      	ldr	r3, [r4, #0]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c78:	6887      	ldr	r7, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002c7a:	6981      	ldr	r1, [r0, #24]
 8002c7c:	69a2      	ldr	r2, [r4, #24]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002c7e:	6a06      	ldr	r6, [r0, #32]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002c80:	431f      	orrs	r7, r3
 8002c82:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 8002c86:	f023 0303 	bic.w	r3, r3, #3
 8002c8a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002c8e:	68a3      	ldr	r3, [r4, #8]
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002c90:	6921      	ldr	r1, [r4, #16]
  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002c92:	4313      	orrs	r3, r2
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002c94:	69e2      	ldr	r2, [r4, #28]
 8002c96:	0109      	lsls	r1, r1, #4
 8002c98:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8002c9c:	68e2      	ldr	r2, [r4, #12]
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002ca2:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ca6:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002caa:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8002cae:	6961      	ldr	r1, [r4, #20]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f026 02aa 	bic.w	r2, r6, #170	; 0xaa
 8002cb6:	ea42 1201 	orr.w	r2, r2, r1, lsl #4

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002cba:	6861      	ldr	r1, [r4, #4]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002cbc:	6087      	str	r7, [r0, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002cbe:	430a      	orrs	r2, r1
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002cc0:	6183      	str	r3, [r0, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002cc2:	2301      	movs	r3, #1

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002cc4:	6202      	str	r2, [r0, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002cc6:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  
  return HAL_OK;
 8002cca:	2000      	movs	r0, #0
 8002ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t tmpccer = 0U;
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002cce:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8002cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002cd4 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cd4:	6a03      	ldr	r3, [r0, #32]
 8002cd6:	f023 0310 	bic.w	r3, r3, #16
 8002cda:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002cdc:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002cde:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ce0:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ce2:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ce4:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ce6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cea:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cee:	688d      	ldr	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002cf0:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cf4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002cf8:	4d0e      	ldr	r5, [pc, #56]	; (8002d34 <TIM_OC2_SetConfig+0x60>)
 8002cfa:	42a8      	cmp	r0, r5
 8002cfc:	d009      	beq.n	8002d12 <TIM_OC2_SetConfig+0x3e>
 8002cfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d02:	42a8      	cmp	r0, r5
 8002d04:	d005      	beq.n	8002d12 <TIM_OC2_SetConfig+0x3e>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d06:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d08:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d0a:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d0c:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d0e:	6203      	str	r3, [r0, #32]
}
 8002d10:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d12:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d18:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d1c:	694d      	ldr	r5, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d1e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d22:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d26:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d2c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8002d30:	e7e9      	b.n	8002d06 <TIM_OC2_SetConfig+0x32>
 8002d32:	bf00      	nop
 8002d34:	40010000 	.word	0x40010000

08002d38 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002d38:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002d3a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d3e:	2b01      	cmp	r3, #1
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002d40:	4604      	mov	r4, r0
 8002d42:	460d      	mov	r5, r1
 8002d44:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002d48:	d058      	beq.n	8002dfc <HAL_TIM_PWM_ConfigChannel+0xc4>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8002d50:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
    
  switch (Channel)
 8002d54:	2a0c      	cmp	r2, #12
 8002d56:	d84b      	bhi.n	8002df0 <HAL_TIM_PWM_ConfigChannel+0xb8>
 8002d58:	e8df f002 	tbb	[pc, r2]
 8002d5c:	4a4a4a07 	.word	0x4a4a4a07
 8002d60:	4a4a4a17 	.word	0x4a4a4a17
 8002d64:	4a4a4a29 	.word	0x4a4a4a29
 8002d68:	39          	.byte	0x39
 8002d69:	00          	.byte	0x00
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d6a:	6820      	ldr	r0, [r4, #0]
 8002d6c:	f7ff fcbc 	bl	80026e8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	699a      	ldr	r2, [r3, #24]
 8002d74:	f042 0208 	orr.w	r2, r2, #8
 8002d78:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d7a:	699a      	ldr	r2, [r3, #24]
 8002d7c:	f022 0204 	bic.w	r2, r2, #4
 8002d80:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d82:	6999      	ldr	r1, [r3, #24]
 8002d84:	692a      	ldr	r2, [r5, #16]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	e00f      	b.n	8002daa <HAL_TIM_PWM_ConfigChannel+0x72>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d8a:	6820      	ldr	r0, [r4, #0]
 8002d8c:	f7ff ffa2 	bl	8002cd4 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d90:	6823      	ldr	r3, [r4, #0]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d92:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d9a:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d9c:	699a      	ldr	r2, [r3, #24]
 8002d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002da4:	699a      	ldr	r2, [r3, #24]
 8002da6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002daa:	619a      	str	r2, [r3, #24]
    }
    break;
 8002dac:	e020      	b.n	8002df0 <HAL_TIM_PWM_ConfigChannel+0xb8>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002dae:	6820      	ldr	r0, [r4, #0]
 8002db0:	f7ff fcc6 	bl	8002740 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002db4:	6823      	ldr	r3, [r4, #0]
 8002db6:	69da      	ldr	r2, [r3, #28]
 8002db8:	f042 0208 	orr.w	r2, r2, #8
 8002dbc:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dbe:	69da      	ldr	r2, [r3, #28]
 8002dc0:	f022 0204 	bic.w	r2, r2, #4
 8002dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002dc6:	69d9      	ldr	r1, [r3, #28]
 8002dc8:	692a      	ldr	r2, [r5, #16]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	e00f      	b.n	8002dee <HAL_TIM_PWM_ConfigChannel+0xb6>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002dce:	6820      	ldr	r0, [r4, #0]
 8002dd0:	f7ff fce6 	bl	80027a0 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dd4:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002dd6:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002dd8:	69da      	ldr	r2, [r3, #28]
 8002dda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dde:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002de8:	69da      	ldr	r2, [r3, #28]
 8002dea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002dee:	61da      	str	r2, [r3, #28]
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002df0:	2301      	movs	r3, #1
    
  __HAL_UNLOCK(htim);
 8002df2:	2000      	movs	r0, #0
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002df4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8002df8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 8002dfc:	bd38      	pop	{r3, r4, r5, pc}

08002dfe <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002dfe:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e00:	2301      	movs	r3, #1
 8002e02:	6a04      	ldr	r4, [r0, #32]
 8002e04:	408b      	lsls	r3, r1
 8002e06:	ea24 0303 	bic.w	r3, r4, r3
 8002e0a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002e0c:	6a03      	ldr	r3, [r0, #32]
 8002e0e:	408a      	lsls	r2, r1
 8002e10:	ea42 0103 	orr.w	r1, r2, r3
 8002e14:	6201      	str	r1, [r0, #32]
 8002e16:	bd10      	pop	{r4, pc}

08002e18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e18:	b510      	push	{r4, lr}
 8002e1a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	6800      	ldr	r0, [r0, #0]
 8002e20:	f7ff ffed 	bl	8002dfe <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	4a08      	ldr	r2, [pc, #32]	; (8002e48 <HAL_TIM_PWM_Start+0x30>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d003      	beq.n	8002e34 <HAL_TIM_PWM_Start+0x1c>
 8002e2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d103      	bne.n	8002e3c <HAL_TIM_PWM_Start+0x24>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e3a:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	f042 0201 	orr.w	r2, r2, #1
 8002e42:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 8002e44:	2000      	movs	r0, #0
 8002e46:	bd10      	pop	{r4, pc}
 8002e48:	40010000 	.word	0x40010000

08002e4c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002e4c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002e50:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002e52:	b510      	push	{r4, lr}
 8002e54:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002e58:	d018      	beq.n	8002e8c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002e5a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002e5e:	6803      	ldr	r3, [r0, #0]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e66:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002e68:	685c      	ldr	r4, [r3, #4]
 8002e6a:	680a      	ldr	r2, [r1, #0]
 8002e6c:	4322      	orrs	r2, r4
 8002e6e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e76:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002e78:	689c      	ldr	r4, [r3, #8]
 8002e7a:	684a      	ldr	r2, [r1, #4]
 8002e7c:	4322      	orrs	r2, r4
 8002e7e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002e80:	2301      	movs	r3, #1
 8002e82:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002e86:	2300      	movs	r3, #0
 8002e88:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002e8c:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 8002e8e:	bd10      	pop	{r4, pc}

08002e90 <HAL_TIMEx_CommutationCallback>:
 8002e90:	4770      	bx	lr

08002e92 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e92:	4770      	bx	lr

08002e94 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e94:	6803      	ldr	r3, [r0, #0]
 8002e96:	68da      	ldr	r2, [r3, #12]
 8002e98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	f022 0201 	bic.w	r2, r2, #1
 8002ea4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ea6:	2320      	movs	r3, #32
 8002ea8:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002eac:	4770      	bx	lr
	...

08002eb0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002eb4:	6807      	ldr	r7, [r0, #0]
 8002eb6:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002eb8:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002eba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002ebe:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ec0:	68a1      	ldr	r1, [r4, #8]
 8002ec2:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002ec4:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ec6:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002ec8:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002eca:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ecc:	4311      	orrs	r1, r2
 8002ece:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002ed0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002ed8:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002edc:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002ede:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002ee0:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002ee2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002ee6:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ee8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002eec:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	4b7c      	ldr	r3, [pc, #496]	; (80030e4 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef4:	d17c      	bne.n	8002ff0 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ef6:	429f      	cmp	r7, r3
 8002ef8:	d003      	beq.n	8002f02 <UART_SetConfig+0x52>
 8002efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002efe:	429f      	cmp	r7, r3
 8002f00:	d131      	bne.n	8002f66 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002f02:	f7ff fbd9 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002f06:	6863      	ldr	r3, [r4, #4]
 8002f08:	2519      	movs	r5, #25
 8002f0a:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8002f0e:	4368      	muls	r0, r5
 8002f10:	fbb0 f8f8 	udiv	r8, r0, r8
 8002f14:	f7ff fbd0 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002f18:	6866      	ldr	r6, [r4, #4]
 8002f1a:	4368      	muls	r0, r5
 8002f1c:	0076      	lsls	r6, r6, #1
 8002f1e:	fbb0 f6f6 	udiv	r6, r0, r6
 8002f22:	f7ff fbc9 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002f26:	6863      	ldr	r3, [r4, #4]
 8002f28:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	4368      	muls	r0, r5
 8002f30:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f34:	fbb0 f0f9 	udiv	r0, r0, r9
 8002f38:	fb09 6610 	mls	r6, r9, r0, r6
 8002f3c:	f7ff fbbc 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002f40:	fbb8 f8f9 	udiv	r8, r8, r9
 8002f44:	6861      	ldr	r1, [r4, #4]
 8002f46:	00f6      	lsls	r6, r6, #3
 8002f48:	3632      	adds	r6, #50	; 0x32
 8002f4a:	fbb6 f6f9 	udiv	r6, r6, r9
 8002f4e:	0076      	lsls	r6, r6, #1
 8002f50:	4368      	muls	r0, r5
 8002f52:	0049      	lsls	r1, r1, #1
 8002f54:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002f58:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8002f5c:	fbb0 faf1 	udiv	sl, r0, r1
 8002f60:	f7ff fbaa 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002f64:	e030      	b.n	8002fc8 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002f66:	f7ff fb8f 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8002f6a:	6863      	ldr	r3, [r4, #4]
 8002f6c:	2519      	movs	r5, #25
 8002f6e:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8002f72:	4368      	muls	r0, r5
 8002f74:	fbb0 f8f8 	udiv	r8, r0, r8
 8002f78:	f7ff fb86 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8002f7c:	6866      	ldr	r6, [r4, #4]
 8002f7e:	4368      	muls	r0, r5
 8002f80:	0076      	lsls	r6, r6, #1
 8002f82:	fbb0 f6f6 	udiv	r6, r0, r6
 8002f86:	f7ff fb7f 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8002f8a:	6863      	ldr	r3, [r4, #4]
 8002f8c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	4368      	muls	r0, r5
 8002f94:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f98:	fbb0 f0f9 	udiv	r0, r0, r9
 8002f9c:	fb09 6610 	mls	r6, r9, r0, r6
 8002fa0:	f7ff fb72 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8002fa4:	fbb8 f8f9 	udiv	r8, r8, r9
 8002fa8:	00f6      	lsls	r6, r6, #3
 8002faa:	6861      	ldr	r1, [r4, #4]
 8002fac:	3632      	adds	r6, #50	; 0x32
 8002fae:	fbb6 f6f9 	udiv	r6, r6, r9
 8002fb2:	0076      	lsls	r6, r6, #1
 8002fb4:	4368      	muls	r0, r5
 8002fb6:	0049      	lsls	r1, r1, #1
 8002fb8:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002fbc:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8002fc0:	fbb0 faf1 	udiv	sl, r0, r1
 8002fc4:	f7ff fb60 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8002fc8:	4345      	muls	r5, r0
 8002fca:	6860      	ldr	r0, [r4, #4]
 8002fcc:	0040      	lsls	r0, r0, #1
 8002fce:	fbb5 f0f0 	udiv	r0, r5, r0
 8002fd2:	fbb0 f0f9 	udiv	r0, r0, r9
 8002fd6:	fb09 a210 	mls	r2, r9, r0, sl
 8002fda:	00d2      	lsls	r2, r2, #3
 8002fdc:	3232      	adds	r2, #50	; 0x32
 8002fde:	fbb2 f3f9 	udiv	r3, r2, r9
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	4443      	add	r3, r8
 8002fe8:	441e      	add	r6, r3
 8002fea:	60be      	str	r6, [r7, #8]
 8002fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ff0:	429f      	cmp	r7, r3
 8002ff2:	d002      	beq.n	8002ffa <UART_SetConfig+0x14a>
 8002ff4:	4b3c      	ldr	r3, [pc, #240]	; (80030e8 <UART_SetConfig+0x238>)
 8002ff6:	429f      	cmp	r7, r3
 8002ff8:	d130      	bne.n	800305c <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002ffa:	f7ff fb5d 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8002ffe:	6863      	ldr	r3, [r4, #4]
 8003000:	2519      	movs	r5, #25
 8003002:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8003006:	4368      	muls	r0, r5
 8003008:	fbb0 f8f8 	udiv	r8, r0, r8
 800300c:	f7ff fb54 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8003010:	6866      	ldr	r6, [r4, #4]
 8003012:	4368      	muls	r0, r5
 8003014:	00b6      	lsls	r6, r6, #2
 8003016:	fbb0 f6f6 	udiv	r6, r0, r6
 800301a:	f7ff fb4d 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 800301e:	6863      	ldr	r3, [r4, #4]
 8003020:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4368      	muls	r0, r5
 8003028:	fbb0 f0f3 	udiv	r0, r0, r3
 800302c:	fbb0 f0f9 	udiv	r0, r0, r9
 8003030:	fb09 6610 	mls	r6, r9, r0, r6
 8003034:	f7ff fb40 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 8003038:	fbb8 f8f9 	udiv	r8, r8, r9
 800303c:	6861      	ldr	r1, [r4, #4]
 800303e:	0136      	lsls	r6, r6, #4
 8003040:	4368      	muls	r0, r5
 8003042:	0089      	lsls	r1, r1, #2
 8003044:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8003048:	3632      	adds	r6, #50	; 0x32
 800304a:	fbb0 faf1 	udiv	sl, r0, r1
 800304e:	fbb6 f6f9 	udiv	r6, r6, r9
 8003052:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8003056:	f7ff fb2f 	bl	80026b8 <HAL_RCC_GetPCLK2Freq>
 800305a:	e02f      	b.n	80030bc <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800305c:	f7ff fb14 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8003060:	6863      	ldr	r3, [r4, #4]
 8003062:	2519      	movs	r5, #25
 8003064:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8003068:	4368      	muls	r0, r5
 800306a:	fbb0 f8f8 	udiv	r8, r0, r8
 800306e:	f7ff fb0b 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8003072:	6866      	ldr	r6, [r4, #4]
 8003074:	4368      	muls	r0, r5
 8003076:	00b6      	lsls	r6, r6, #2
 8003078:	fbb0 f6f6 	udiv	r6, r0, r6
 800307c:	f7ff fb04 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 8003080:	6863      	ldr	r3, [r4, #4]
 8003082:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4368      	muls	r0, r5
 800308a:	fbb0 f0f3 	udiv	r0, r0, r3
 800308e:	fbb0 f0f9 	udiv	r0, r0, r9
 8003092:	fb09 6610 	mls	r6, r9, r0, r6
 8003096:	f7ff faf7 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 800309a:	fbb8 f8f9 	udiv	r8, r8, r9
 800309e:	6861      	ldr	r1, [r4, #4]
 80030a0:	0136      	lsls	r6, r6, #4
 80030a2:	3632      	adds	r6, #50	; 0x32
 80030a4:	4368      	muls	r0, r5
 80030a6:	fbb6 f6f9 	udiv	r6, r6, r9
 80030aa:	0089      	lsls	r1, r1, #2
 80030ac:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80030b0:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 80030b4:	fbb0 faf1 	udiv	sl, r0, r1
 80030b8:	f7ff fae6 	bl	8002688 <HAL_RCC_GetPCLK1Freq>
 80030bc:	4345      	muls	r5, r0
 80030be:	6860      	ldr	r0, [r4, #4]
 80030c0:	0080      	lsls	r0, r0, #2
 80030c2:	fbb5 f0f0 	udiv	r0, r5, r0
 80030c6:	fbb0 f0f9 	udiv	r0, r0, r9
 80030ca:	fb09 a210 	mls	r2, r9, r0, sl
 80030ce:	0112      	lsls	r2, r2, #4
 80030d0:	3232      	adds	r2, #50	; 0x32
 80030d2:	fbb2 f3f9 	udiv	r3, r2, r9
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	4433      	add	r3, r6
 80030dc:	4443      	add	r3, r8
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e4:	40011000 	.word	0x40011000
 80030e8:	40011400 	.word	0x40011400

080030ec <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030ec:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 80030ee:	4604      	mov	r4, r0
 80030f0:	b340      	cbz	r0, 8003144 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80030f2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80030f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030fa:	b91b      	cbnz	r3, 8003104 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030fc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003100:	f001 fb1a 	bl	8004738 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003104:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003106:	2324      	movs	r3, #36	; 0x24
 8003108:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800310c:	68d3      	ldr	r3, [r2, #12]
 800310e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003112:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003114:	4620      	mov	r0, r4
 8003116:	f7ff fecb 	bl	8002eb0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800311a:	6823      	ldr	r3, [r4, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003122:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003124:	695a      	ldr	r2, [r3, #20]
 8003126:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800312a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003132:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003134:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8003136:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003138:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800313a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800313e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 8003142:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8003144:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8003146:	bd10      	pop	{r4, pc}

08003148 <HAL_UART_Transmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003148:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800314c:	2b20      	cmp	r3, #32
 800314e:	d118      	bne.n	8003182 <HAL_UART_Transmit_IT+0x3a>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8003150:	b1a9      	cbz	r1, 800317e <HAL_UART_Transmit_IT+0x36>
 8003152:	b1a2      	cbz	r2, 800317e <HAL_UART_Transmit_IT+0x36>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003154:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003158:	2b01      	cmp	r3, #1
 800315a:	d012      	beq.n	8003182 <HAL_UART_Transmit_IT+0x3a>
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 800315c:	84c2      	strh	r2, [r0, #38]	; 0x26
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pTxBuffPtr = pData;
 800315e:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8003160:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003162:	2300      	movs	r3, #0

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003164:	6801      	ldr	r1, [r0, #0]
    
    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003166:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003168:	2221      	movs	r2, #33	; 0x21
 800316a:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800316e:	68ca      	ldr	r2, [r1, #12]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003170:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003174:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003178:	60ca      	str	r2, [r1, #12]
    
    return HAL_OK;
 800317a:	4618      	mov	r0, r3
 800317c:	4770      	bx	lr
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 800317e:	2001      	movs	r0, #1
 8003180:	4770      	bx	lr
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;   
 8003182:	2002      	movs	r0, #2
  }
}
 8003184:	4770      	bx	lr

08003186 <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8003186:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800318a:	2b20      	cmp	r3, #32
 800318c:	d11c      	bne.n	80031c8 <HAL_UART_Receive_IT+0x42>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800318e:	b1c9      	cbz	r1, 80031c4 <HAL_UART_Receive_IT+0x3e>
 8003190:	b1c2      	cbz	r2, 80031c4 <HAL_UART_Receive_IT+0x3e>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003192:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003196:	2b01      	cmp	r3, #1
 8003198:	d016      	beq.n	80031c8 <HAL_UART_Receive_IT+0x42>
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
 800319a:	85c2      	strh	r2, [r0, #46]	; 0x2e
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 800319c:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800319e:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031a0:	2222      	movs	r2, #34	; 0x22
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031a4:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031a8:	6802      	ldr	r2, [r0, #0]
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 80031aa:	6281      	str	r1, [r0, #40]	; 0x28
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ac:	6951      	ldr	r1, [r2, #20]
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031ae:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031b2:	f041 0101 	orr.w	r1, r1, #1
 80031b6:	6151      	str	r1, [r2, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80031b8:	68d1      	ldr	r1, [r2, #12]
 80031ba:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 80031be:	60d1      	str	r1, [r2, #12]
    
    return HAL_OK;
 80031c0:	4618      	mov	r0, r3
 80031c2:	4770      	bx	lr
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 80031c4:	2001      	movs	r0, #1
 80031c6:	4770      	bx	lr
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 80031c8:	2002      	movs	r0, #2
  }
}
 80031ca:	4770      	bx	lr

080031cc <HAL_UART_TxCpltCallback>:
 80031cc:	4770      	bx	lr

080031ce <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80031ce:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80031d2:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80031d4:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80031d6:	d132      	bne.n	800323e <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80031d8:	6883      	ldr	r3, [r0, #8]
 80031da:	6901      	ldr	r1, [r0, #16]
 80031dc:	6802      	ldr	r2, [r0, #0]
 80031de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80031e4:	d10b      	bne.n	80031fe <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 80031e6:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 80031e8:	b921      	cbnz	r1, 80031f4 <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 80031ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031ee:	f823 2b02 	strh.w	r2, [r3], #2
 80031f2:	e002      	b.n	80031fa <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 80031fa:	6283      	str	r3, [r0, #40]	; 0x28
 80031fc:	e00a      	b.n	8003214 <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80031fe:	b919      	cbnz	r1, 8003208 <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 8003200:	1c59      	adds	r1, r3, #1
 8003202:	6281      	str	r1, [r0, #40]	; 0x28
 8003204:	6852      	ldr	r2, [r2, #4]
 8003206:	e004      	b.n	8003212 <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 8003208:	6852      	ldr	r2, [r2, #4]
 800320a:	1c59      	adds	r1, r3, #1
 800320c:	6281      	str	r1, [r0, #40]	; 0x28
 800320e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003212:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003214:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003216:	3c01      	subs	r4, #1
 8003218:	b2a4      	uxth	r4, r4
 800321a:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800321c:	b98c      	cbnz	r4, 8003242 <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800321e:	6803      	ldr	r3, [r0, #0]
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003226:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	f022 0201 	bic.w	r2, r2, #1
 800322e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003230:	2320      	movs	r3, #32
 8003232:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8003236:	f000 fccf 	bl	8003bd8 <HAL_UART_RxCpltCallback>
 800323a:	4620      	mov	r0, r4
 800323c:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800323e:	2002      	movs	r0, #2
 8003240:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
      }
    }

    if(--huart->RxXferCount == 0U)
 8003242:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003244:	bd10      	pop	{r4, pc}

08003246 <HAL_UART_ErrorCallback>:
 8003246:	4770      	bx	lr

08003248 <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003248:	6803      	ldr	r3, [r0, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800324c:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800324e:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8003250:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003252:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003254:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8003256:	d107      	bne.n	8003268 <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003258:	0696      	lsls	r6, r2, #26
 800325a:	d55a      	bpl.n	8003312 <HAL_UART_IRQHandler+0xca>
 800325c:	068d      	lsls	r5, r1, #26
 800325e:	d558      	bpl.n	8003312 <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8003260:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 8003264:	f7ff bfb3 	b.w	80031ce <UART_Receive_IT>
      return;
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003268:	f015 0001 	ands.w	r0, r5, #1
 800326c:	d102      	bne.n	8003274 <HAL_UART_IRQHandler+0x2c>
 800326e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003272:	d04e      	beq.n	8003312 <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003274:	07d3      	lsls	r3, r2, #31
 8003276:	d505      	bpl.n	8003284 <HAL_UART_IRQHandler+0x3c>
 8003278:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800327a:	bf42      	ittt	mi
 800327c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800327e:	f043 0301 	orrmi.w	r3, r3, #1
 8003282:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003284:	0755      	lsls	r5, r2, #29
 8003286:	d504      	bpl.n	8003292 <HAL_UART_IRQHandler+0x4a>
 8003288:	b118      	cbz	r0, 8003292 <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800328a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800328c:	f043 0302 	orr.w	r3, r3, #2
 8003290:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003292:	0793      	lsls	r3, r2, #30
 8003294:	d504      	bpl.n	80032a0 <HAL_UART_IRQHandler+0x58>
 8003296:	b118      	cbz	r0, 80032a0 <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003298:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800329a:	f043 0304 	orr.w	r3, r3, #4
 800329e:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032a0:	0716      	lsls	r6, r2, #28
 80032a2:	d504      	bpl.n	80032ae <HAL_UART_IRQHandler+0x66>
 80032a4:	b118      	cbz	r0, 80032ae <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032a8:	f043 0308 	orr.w	r3, r3, #8
 80032ac:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d066      	beq.n	8003382 <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032b4:	0695      	lsls	r5, r2, #26
 80032b6:	d504      	bpl.n	80032c2 <HAL_UART_IRQHandler+0x7a>
 80032b8:	0688      	lsls	r0, r1, #26
 80032ba:	d502      	bpl.n	80032c2 <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 80032bc:	4620      	mov	r0, r4
 80032be:	f7ff ff86 	bl	80031ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032c6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80032c8:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032ca:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032cc:	d402      	bmi.n	80032d4 <HAL_UART_IRQHandler+0x8c>
 80032ce:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 80032d2:	d01a      	beq.n	800330a <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032d4:	f7ff fdde 	bl	8002e94 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	0652      	lsls	r2, r2, #25
 80032de:	d510      	bpl.n	8003302 <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032e0:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80032e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e8:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80032ea:	b150      	cbz	r0, 8003302 <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80032ec:	4b25      	ldr	r3, [pc, #148]	; (8003384 <HAL_UART_IRQHandler+0x13c>)
 80032ee:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032f0:	f7fe f9a0 	bl	8001634 <HAL_DMA_Abort_IT>
 80032f4:	2800      	cmp	r0, #0
 80032f6:	d044      	beq.n	8003382 <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032f8:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 80032fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032fe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003300:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003302:	4620      	mov	r0, r4
 8003304:	f7ff ff9f 	bl	8003246 <HAL_UART_ErrorCallback>
 8003308:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800330a:	f7ff ff9c 	bl	8003246 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800330e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003310:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003312:	0616      	lsls	r6, r2, #24
 8003314:	d527      	bpl.n	8003366 <HAL_UART_IRQHandler+0x11e>
 8003316:	060d      	lsls	r5, r1, #24
 8003318:	d525      	bpl.n	8003366 <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800331a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800331e:	2a21      	cmp	r2, #33	; 0x21
 8003320:	d12f      	bne.n	8003382 <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003322:	68a2      	ldr	r2, [r4, #8]
 8003324:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003328:	6a22      	ldr	r2, [r4, #32]
 800332a:	d10a      	bne.n	8003342 <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800332c:	8811      	ldrh	r1, [r2, #0]
 800332e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003332:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003334:	6921      	ldr	r1, [r4, #16]
 8003336:	b909      	cbnz	r1, 800333c <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 8003338:	3202      	adds	r2, #2
 800333a:	e000      	b.n	800333e <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800333c:	3201      	adds	r2, #1
 800333e:	6222      	str	r2, [r4, #32]
 8003340:	e003      	b.n	800334a <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8003342:	1c51      	adds	r1, r2, #1
 8003344:	6221      	str	r1, [r4, #32]
 8003346:	7812      	ldrb	r2, [r2, #0]
 8003348:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800334a:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800334c:	3a01      	subs	r2, #1
 800334e:	b292      	uxth	r2, r2
 8003350:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003352:	b9b2      	cbnz	r2, 8003382 <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800335a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003362:	60da      	str	r2, [r3, #12]
 8003364:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003366:	0650      	lsls	r0, r2, #25
 8003368:	d50b      	bpl.n	8003382 <HAL_UART_IRQHandler+0x13a>
 800336a:	064a      	lsls	r2, r1, #25
 800336c:	d509      	bpl.n	8003382 <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003374:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003376:	2320      	movs	r3, #32
 8003378:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800337c:	4620      	mov	r0, r4
 800337e:	f7ff ff25 	bl	80031cc <HAL_UART_TxCpltCallback>
 8003382:	bd70      	pop	{r4, r5, r6, pc}
 8003384:	08003389 	.word	0x08003389

08003388 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003388:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800338a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 800338c:	2300      	movs	r3, #0
 800338e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 8003390:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003392:	f7ff ff58 	bl	8003246 <HAL_UART_ErrorCallback>
 8003396:	bd08      	pop	{r3, pc}

08003398 <I2C_write_multi>:
#include "I2C.h"
#include "hardware.h"
#include "stm32f4xx_hal.h"

int8_t I2C_write_multi(uint8_t addr, uint8_t index, void* pData, uint32_t size) {
 8003398:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_StatusTypeDef status = HAL_OK;
	status = HAL_I2C_Mem_Write(&hi2c1,  addr,  index,
 800339a:	2464      	movs	r4, #100	; 0x64
 800339c:	b29b      	uxth	r3, r3
 800339e:	e88d 000c 	stmia.w	sp, {r2, r3}
 80033a2:	9402      	str	r4, [sp, #8]
 80033a4:	460a      	mov	r2, r1
 80033a6:	2301      	movs	r3, #1
 80033a8:	4601      	mov	r1, r0
 80033aa:	4803      	ldr	r0, [pc, #12]	; (80033b8 <I2C_write_multi+0x20>)
 80033ac:	f7fe fd3c 	bl	8001e28 <HAL_I2C_Mem_Write>
			I2C_MEMADD_SIZE_8BIT, pData, (uint16_t) size,100);
	return status;
}
 80033b0:	b240      	sxtb	r0, r0
 80033b2:	b004      	add	sp, #16
 80033b4:	bd10      	pop	{r4, pc}
 80033b6:	bf00      	nop
 80033b8:	2000093c 	.word	0x2000093c

080033bc <I2C_read_multi>:

int8_t I2C_read_multi(uint8_t addr, uint8_t index, void* pData, uint32_t size) {
 80033bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_StatusTypeDef status = HAL_OK;
	status = HAL_I2C_Mem_Read(&hi2c1,  addr,  index,
 80033be:	2464      	movs	r4, #100	; 0x64
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	e88d 000c 	stmia.w	sp, {r2, r3}
 80033c6:	9402      	str	r4, [sp, #8]
 80033c8:	460a      	mov	r2, r1
 80033ca:	2301      	movs	r3, #1
 80033cc:	4601      	mov	r1, r0
 80033ce:	4803      	ldr	r0, [pc, #12]	; (80033dc <I2C_read_multi+0x20>)
 80033d0:	f7fe fdc2 	bl	8001f58 <HAL_I2C_Mem_Read>
			I2C_MEMADD_SIZE_8BIT, pData, (uint16_t) size, 100);
	return status;
}
 80033d4:	b240      	sxtb	r0, r0
 80033d6:	b004      	add	sp, #16
 80033d8:	bd10      	pop	{r4, pc}
 80033da:	bf00      	nop
 80033dc:	2000093c 	.word	0x2000093c

080033e0 <I2C_write_word>:

int8_t I2C_write_word(uint8_t addr, uint8_t index, uint16_t data) {
 80033e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[] = { (data >> 8) & 0xFF, data & 0xFF };
 80033e2:	0a13      	lsrs	r3, r2, #8
 80033e4:	f88d 3014 	strb.w	r3, [sp, #20]
	status = HAL_I2C_Mem_Write(&hi2c1,  addr, index,
 80033e8:	2364      	movs	r3, #100	; 0x64
 80033ea:	9302      	str	r3, [sp, #8]
 80033ec:	2302      	movs	r3, #2
 80033ee:	9301      	str	r3, [sp, #4]
 80033f0:	ab05      	add	r3, sp, #20
	return status;
}

int8_t I2C_write_word(uint8_t addr, uint8_t index, uint16_t data) {
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[] = { (data >> 8) & 0xFF, data & 0xFF };
 80033f2:	f88d 2015 	strb.w	r2, [sp, #21]
	status = HAL_I2C_Mem_Write(&hi2c1,  addr, index,
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	460a      	mov	r2, r1
 80033fa:	2301      	movs	r3, #1
 80033fc:	4601      	mov	r1, r0
 80033fe:	4803      	ldr	r0, [pc, #12]	; (800340c <I2C_write_word+0x2c>)
 8003400:	f7fe fd12 	bl	8001e28 <HAL_I2C_Mem_Write>
			I2C_MEMADD_SIZE_8BIT, packet, 2,100);
	return status;
}
 8003404:	b240      	sxtb	r0, r0
 8003406:	b007      	add	sp, #28
 8003408:	f85d fb04 	ldr.w	pc, [sp], #4
 800340c:	2000093c 	.word	0x2000093c

08003410 <I2C_read_word>:
	status = HAL_I2C_Mem_Write(&hi2c1,  addr, index,
			I2C_MEMADD_SIZE_8BIT, packet, 4,100);
	return status;
}

int8_t I2C_read_word(uint8_t addr, uint8_t index, uint16_t *data) {
 8003410:	b510      	push	{r4, lr}
 8003412:	b086      	sub	sp, #24
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[2];
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
 8003414:	2364      	movs	r3, #100	; 0x64
 8003416:	9302      	str	r3, [sp, #8]
 8003418:	2302      	movs	r3, #2
 800341a:	9301      	str	r3, [sp, #4]
 800341c:	ab05      	add	r3, sp, #20
	status = HAL_I2C_Mem_Write(&hi2c1,  addr, index,
			I2C_MEMADD_SIZE_8BIT, packet, 4,100);
	return status;
}

int8_t I2C_read_word(uint8_t addr, uint8_t index, uint16_t *data) {
 800341e:	4614      	mov	r4, r2
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[2];
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	460a      	mov	r2, r1
 8003424:	2301      	movs	r3, #1
 8003426:	4601      	mov	r1, r0
 8003428:	4806      	ldr	r0, [pc, #24]	; (8003444 <I2C_read_word+0x34>)
 800342a:	f7fe fd95 	bl	8001f58 <HAL_I2C_Mem_Read>
			I2C_MEMADD_SIZE_8BIT, packet, 2,100);
	*data = (uint16_t) (packet[1] << 1) | packet[0];
 800342e:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8003432:	f89d 3014 	ldrb.w	r3, [sp, #20]
	return status;
}
 8003436:	b240      	sxtb	r0, r0
int8_t I2C_read_word(uint8_t addr, uint8_t index, uint16_t *data) {
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[2];
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
			I2C_MEMADD_SIZE_8BIT, packet, 2,100);
	*data = (uint16_t) (packet[1] << 1) | packet[0];
 8003438:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 800343c:	8023      	strh	r3, [r4, #0]
	return status;
}
 800343e:	b006      	add	sp, #24
 8003440:	bd10      	pop	{r4, pc}
 8003442:	bf00      	nop
 8003444:	2000093c 	.word	0x2000093c

08003448 <I2C_read_dword>:
int8_t I2C_read_dword(uint8_t addr, uint8_t index, uint32_t *data) {
 8003448:	b510      	push	{r4, lr}
 800344a:	b086      	sub	sp, #24
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[4];
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
 800344c:	2364      	movs	r3, #100	; 0x64
 800344e:	9302      	str	r3, [sp, #8]
 8003450:	2302      	movs	r3, #2
 8003452:	9301      	str	r3, [sp, #4]
 8003454:	ab05      	add	r3, sp, #20
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
			I2C_MEMADD_SIZE_8BIT, packet, 2,100);
	*data = (uint16_t) (packet[1] << 1) | packet[0];
	return status;
}
int8_t I2C_read_dword(uint8_t addr, uint8_t index, uint32_t *data) {
 8003456:	4614      	mov	r4, r2
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[4];
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	460a      	mov	r2, r1
 800345c:	2301      	movs	r3, #1
 800345e:	4601      	mov	r1, r0
 8003460:	480a      	ldr	r0, [pc, #40]	; (800348c <I2C_read_dword+0x44>)
 8003462:	f7fe fd79 	bl	8001f58 <HAL_I2C_Mem_Read>
			I2C_MEMADD_SIZE_8BIT, packet, 2,100);
	*data = (uint32_t) (packet[3] << 3) | (packet[2] << 2) | (packet[1] << 1)
 8003466:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800346a:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003474:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8003478:	4313      	orrs	r3, r2
 800347a:	f89d 2015 	ldrb.w	r2, [sp, #21]
			| packet[0];
	return status;
}
 800347e:	b240      	sxtb	r0, r0
int8_t I2C_read_dword(uint8_t addr, uint8_t index, uint32_t *data) {
	HAL_StatusTypeDef status = HAL_OK;
	uint8_t packet[4];
	status = HAL_I2C_Mem_Read(&hi2c1,  addr, index,
			I2C_MEMADD_SIZE_8BIT, packet, 2,100);
	*data = (uint32_t) (packet[3] << 3) | (packet[2] << 2) | (packet[1] << 1)
 8003480:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8003484:	6023      	str	r3, [r4, #0]
			| packet[0];
	return status;
}
 8003486:	b006      	add	sp, #24
 8003488:	bd10      	pop	{r4, pc}
 800348a:	bf00      	nop
 800348c:	2000093c 	.word	0x2000093c

08003490 <print>:

#include "communication.h"

uint8_t Received[UART2_RX_bufferlen];

void print(const char *format, ...) {
 8003490:	b40f      	push	{r0, r1, r2, r3}
 8003492:	b513      	push	{r0, r1, r4, lr}

    	// Generate output
        va_list argptr;
        va_start(argptr, format);
        vsprintf((char*)buffer_print, format, argptr);
 8003494:	4c0a      	ldr	r4, [pc, #40]	; (80034c0 <print+0x30>)

#include "communication.h"

uint8_t Received[UART2_RX_bufferlen];

void print(const char *format, ...) {
 8003496:	aa04      	add	r2, sp, #16

    	// Generate output
        va_list argptr;
        va_start(argptr, format);
        vsprintf((char*)buffer_print, format, argptr);
 8003498:	4620      	mov	r0, r4

#include "communication.h"

uint8_t Received[UART2_RX_bufferlen];

void print(const char *format, ...) {
 800349a:	f852 1b04 	ldr.w	r1, [r2], #4

    	// Generate output
        va_list argptr;
        va_start(argptr, format);
 800349e:	9201      	str	r2, [sp, #4]
        vsprintf((char*)buffer_print, format, argptr);
 80034a0:	f003 fdc2 	bl	8007028 <vsprintf>
        va_end(argptr);

        HAL_UART_Transmit_IT(&huart2, (uint8_t *)buffer_print, strlen((const char*)buffer_print));
 80034a4:	4620      	mov	r0, r4
 80034a6:	f7fc fe93 	bl	80001d0 <strlen>
 80034aa:	4621      	mov	r1, r4
 80034ac:	b282      	uxth	r2, r0
 80034ae:	4805      	ldr	r0, [pc, #20]	; (80034c4 <print+0x34>)
 80034b0:	f7ff fe4a 	bl	8003148 <HAL_UART_Transmit_IT>
    	// Wait for UART to finish

}
 80034b4:	b002      	add	sp, #8
 80034b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034ba:	b004      	add	sp, #16
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	20000888 	.word	0x20000888
 80034c4:	20000b7c 	.word	0x20000b7c

080034c8 <HAL_Set_Encoders>:
	 MX_I2C1_Init();
	 MX_I2C2_Init();
 }

 void HAL_Set_Encoders(void){
		TIM1->CNT = (TIM1->ARR) / 2;
 80034c8:	4a12      	ldr	r2, [pc, #72]	; (8003514 <HAL_Set_Encoders+0x4c>)
		TIM3->CNT = (TIM3->ARR) / 2;
		TIM4->CNT = (TIM4->ARR) / 2;
		TIM8->CNT = (TIM8->ARR) / 2;
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80034ca:	4813      	ldr	r0, [pc, #76]	; (8003518 <HAL_Set_Encoders+0x50>)
	 MX_ADC1_Init();
	 MX_I2C1_Init();
	 MX_I2C2_Init();
 }

 void HAL_Set_Encoders(void){
 80034cc:	b508      	push	{r3, lr}
		TIM1->CNT = (TIM1->ARR) / 2;
 80034ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80034d0:	085b      	lsrs	r3, r3, #1
 80034d2:	6253      	str	r3, [r2, #36]	; 0x24
		TIM3->CNT = (TIM3->ARR) / 2;
 80034d4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
		TIM4->CNT = (TIM4->ARR) / 2;
		TIM8->CNT = (TIM8->ARR) / 2;
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80034d8:	2118      	movs	r1, #24
	 MX_I2C2_Init();
 }

 void HAL_Set_Encoders(void){
		TIM1->CNT = (TIM1->ARR) / 2;
		TIM3->CNT = (TIM3->ARR) / 2;
 80034da:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80034dc:	085b      	lsrs	r3, r3, #1
 80034de:	6253      	str	r3, [r2, #36]	; 0x24
		TIM4->CNT = (TIM4->ARR) / 2;
 80034e0:	f8d2 342c 	ldr.w	r3, [r2, #1068]	; 0x42c
 80034e4:	085b      	lsrs	r3, r3, #1
 80034e6:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
		TIM8->CNT = (TIM8->ARR) / 2;
 80034ea:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80034ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80034f0:	085b      	lsrs	r3, r3, #1
 80034f2:	6253      	str	r3, [r2, #36]	; 0x24
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80034f4:	f7ff f988 	bl	8002808 <HAL_TIM_Encoder_Start>
		HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80034f8:	2118      	movs	r1, #24
 80034fa:	4808      	ldr	r0, [pc, #32]	; (800351c <HAL_Set_Encoders+0x54>)
 80034fc:	f7ff f984 	bl	8002808 <HAL_TIM_Encoder_Start>
		HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003500:	2118      	movs	r1, #24
 8003502:	4807      	ldr	r0, [pc, #28]	; (8003520 <HAL_Set_Encoders+0x58>)
 8003504:	f7ff f980 	bl	8002808 <HAL_TIM_Encoder_Start>
		HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8003508:	2118      	movs	r1, #24
 800350a:	4806      	ldr	r0, [pc, #24]	; (8003524 <HAL_Set_Encoders+0x5c>)

 }
 800350c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		TIM4->CNT = (TIM4->ARR) / 2;
		TIM8->CNT = (TIM8->ARR) / 2;
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
		HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
		HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
		HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8003510:	f7ff b97a 	b.w	8002808 <HAL_TIM_Encoder_Start>
 8003514:	40010000 	.word	0x40010000
 8003518:	20000b04 	.word	0x20000b04
 800351c:	20000a20 	.word	0x20000a20
 8003520:	20000900 	.word	0x20000900
 8003524:	200008c4 	.word	0x200008c4

08003528 <HAL_Set_PWM>:

 }
 void HAL_Set_PWM(void){
 8003528:	b510      	push	{r4, lr}
		//TIM2 PWM INIT
		TIM2->CCR1 = 0;
 800352a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
		TIM2->CCR2 = 0;
		TIM2->CCR3 = 0;
		TIM2->CCR4 = 0;
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800352e:	4c0b      	ldr	r4, [pc, #44]	; (800355c <HAL_Set_PWM+0x34>)
		HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);

 }
 void HAL_Set_PWM(void){
		//TIM2 PWM INIT
		TIM2->CCR1 = 0;
 8003530:	2100      	movs	r1, #0
 8003532:	6359      	str	r1, [r3, #52]	; 0x34
		TIM2->CCR2 = 0;
		TIM2->CCR3 = 0;
		TIM2->CCR4 = 0;
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003534:	4620      	mov	r0, r4

 }
 void HAL_Set_PWM(void){
		//TIM2 PWM INIT
		TIM2->CCR1 = 0;
		TIM2->CCR2 = 0;
 8003536:	6399      	str	r1, [r3, #56]	; 0x38
		TIM2->CCR3 = 0;
 8003538:	63d9      	str	r1, [r3, #60]	; 0x3c
		TIM2->CCR4 = 0;
 800353a:	6419      	str	r1, [r3, #64]	; 0x40
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800353c:	f7ff fc6c 	bl	8002e18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003540:	2104      	movs	r1, #4
 8003542:	4620      	mov	r0, r4
 8003544:	f7ff fc68 	bl	8002e18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003548:	2108      	movs	r1, #8
 800354a:	4620      	mov	r0, r4
 800354c:	f7ff fc64 	bl	8002e18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003550:	4620      	mov	r0, r4
 8003552:	210c      	movs	r1, #12
 }
 8003554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		TIM2->CCR3 = 0;
		TIM2->CCR4 = 0;
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003558:	f7ff bc5e 	b.w	8002e18 <HAL_TIM_PWM_Start>
 800355c:	20000b40 	.word	0x20000b40

08003560 <SystemClock_Config>:
 }
//HAL Init functions
/** System Clock Configuration
*/
 void SystemClock_Config(void)
{
 8003560:	b510      	push	{r4, lr}
 8003562:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003564:	2300      	movs	r3, #0
 8003566:	4a27      	ldr	r2, [pc, #156]	; (8003604 <SystemClock_Config+0xa4>)
 8003568:	9301      	str	r3, [sp, #4]
 800356a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800356c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003570:	6411      	str	r1, [r2, #64]	; 0x40
 8003572:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003574:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8003578:	9201      	str	r2, [sp, #4]
 800357a:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800357c:	4a22      	ldr	r2, [pc, #136]	; (8003608 <SystemClock_Config+0xa8>)
 800357e:	9302      	str	r3, [sp, #8]
 8003580:	6811      	ldr	r1, [r2, #0]
 8003582:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003586:	6011      	str	r1, [r2, #0]
 8003588:	6812      	ldr	r2, [r2, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800358a:	930f      	str	r3, [sp, #60]	; 0x3c

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800358c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003590:	2308      	movs	r3, #8

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003592:	9202      	str	r2, [sp, #8]
 8003594:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003596:	9310      	str	r3, [sp, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003598:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 72;
 800359a:	2348      	movs	r3, #72	; 0x48

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800359c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800359e:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 72;
 80035a0:	9311      	str	r3, [sp, #68]	; 0x44

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80035a2:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 72;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80035a4:	2304      	movs	r3, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035a6:	a808      	add	r0, sp, #32

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035a8:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80035aa:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035ac:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 72;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80035ae:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80035b0:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035b2:	f7fe fde3 	bl	800217c <HAL_RCC_OscConfig>
 80035b6:	b108      	cbz	r0, 80035bc <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80035b8:	f000 fca0 	bl	8003efc <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035bc:	230f      	movs	r3, #15
 80035be:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035c4:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035c6:	2102      	movs	r1, #2
 80035c8:	a803      	add	r0, sp, #12

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035ca:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035cc:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035ce:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035d0:	9307      	str	r3, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035d2:	f7fe ff9f 	bl	8002514 <HAL_RCC_ClockConfig>
 80035d6:	b108      	cbz	r0, 80035dc <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80035d8:	f000 fc90 	bl	8003efc <Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80035dc:	f7ff f84e 	bl	800267c <HAL_RCC_GetHCLKFreq>
 80035e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035e4:	fbb0 f0f3 	udiv	r0, r0, r3
 80035e8:	f7fd ff30 	bl	800144c <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80035ec:	2004      	movs	r0, #4
 80035ee:	f7fd ff43 	bl	8001478 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80035f2:	2200      	movs	r2, #0
 80035f4:	4611      	mov	r1, r2
 80035f6:	f04f 30ff 	mov.w	r0, #4294967295
 80035fa:	f7fd fee7 	bl	80013cc <HAL_NVIC_SetPriority>
}
 80035fe:	b014      	add	sp, #80	; 0x50
 8003600:	bd10      	pop	{r4, pc}
 8003602:	bf00      	nop
 8003604:	40023800 	.word	0x40023800
 8003608:	40007000 	.word	0x40007000

0800360c <MX_ADC1_Init>:

/* ADC1 init function */
 void MX_ADC1_Init(void)
{
 800360c:	b530      	push	{r4, r5, lr}

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
  hadc1.Instance = ADC1;
 800360e:	4828      	ldr	r0, [pc, #160]	; (80036b0 <MX_ADC1_Init+0xa4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003610:	4b28      	ldr	r3, [pc, #160]	; (80036b4 <MX_ADC1_Init+0xa8>)
 8003612:	2500      	movs	r5, #0
 8003614:	f44f 3400 	mov.w	r4, #131072	; 0x20000
 8003618:	e880 0038 	stmia.w	r0, {r3, r4, r5}
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800361c:	4b26      	ldr	r3, [pc, #152]	; (80036b8 <MX_ADC1_Init+0xac>)
 800361e:	6283      	str	r3, [r0, #40]	; 0x28
    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
 8003620:	2401      	movs	r4, #1
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}

/* ADC1 init function */
 void MX_ADC1_Init(void)
{
 8003622:	b085      	sub	sp, #20
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 5;
 8003624:	2305      	movs	r3, #5
    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
 8003626:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003628:	6184      	str	r4, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800362a:	6205      	str	r5, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800362c:	62c5      	str	r5, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800362e:	60c5      	str	r5, [r0, #12]
  hadc1.Init.NbrOfConversion = 5;
 8003630:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003632:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003634:	6144      	str	r4, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003636:	f7fd fcb3 	bl	8000fa0 <HAL_ADC_Init>
 800363a:	b108      	cbz	r0, 8003640 <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 800363c:	f000 fc5e 	bl	8003efc <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
 8003640:	9401      	str	r4, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003642:	4669      	mov	r1, sp

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8003644:	2402      	movs	r4, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003646:	481a      	ldr	r0, [pc, #104]	; (80036b0 <MX_ADC1_Init+0xa4>)
    Error_Handler();
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8003648:	9500      	str	r5, [sp, #0]
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800364a:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800364c:	f7fd fe16 	bl	800127c <HAL_ADC_ConfigChannel>
 8003650:	b108      	cbz	r0, 8003656 <MX_ADC1_Init+0x4a>
  {
    Error_Handler();
 8003652:	f000 fc53 	bl	8003efc <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8003656:	230a      	movs	r3, #10
  sConfig.Rank = 2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003658:	4669      	mov	r1, sp
 800365a:	4815      	ldr	r0, [pc, #84]	; (80036b0 <MX_ADC1_Init+0xa4>)
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = 2;
 800365c:	e88d 0018 	stmia.w	sp, {r3, r4}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003660:	f7fd fe0c 	bl	800127c <HAL_ADC_ConfigChannel>
 8003664:	b108      	cbz	r0, 800366a <MX_ADC1_Init+0x5e>
  {
    Error_Handler();
 8003666:	f000 fc49 	bl	8003efc <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_11;
  sConfig.Rank = 3;
 800366a:	200b      	movs	r0, #11
 800366c:	2303      	movs	r3, #3
 800366e:	e88d 0009 	stmia.w	sp, {r0, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003672:	4669      	mov	r1, sp
 8003674:	480e      	ldr	r0, [pc, #56]	; (80036b0 <MX_ADC1_Init+0xa4>)
 8003676:	f7fd fe01 	bl	800127c <HAL_ADC_ConfigChannel>
 800367a:	b108      	cbz	r0, 8003680 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800367c:	f000 fc3e 	bl	8003efc <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_12;
  sConfig.Rank = 4;
 8003680:	210c      	movs	r1, #12
 8003682:	2304      	movs	r3, #4
 8003684:	e88d 000a 	stmia.w	sp, {r1, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003688:	4809      	ldr	r0, [pc, #36]	; (80036b0 <MX_ADC1_Init+0xa4>)
 800368a:	4669      	mov	r1, sp
 800368c:	f7fd fdf6 	bl	800127c <HAL_ADC_ConfigChannel>
 8003690:	b108      	cbz	r0, 8003696 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8003692:	f000 fc33 	bl	8003efc <Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_13;
  sConfig.Rank = 5;
 8003696:	220d      	movs	r2, #13
 8003698:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800369a:	4669      	mov	r1, sp
 800369c:	4804      	ldr	r0, [pc, #16]	; (80036b0 <MX_ADC1_Init+0xa4>)
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_13;
  sConfig.Rank = 5;
 800369e:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80036a2:	f7fd fdeb 	bl	800127c <HAL_ADC_ConfigChannel>
 80036a6:	b108      	cbz	r0, 80036ac <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80036a8:	f000 fc28 	bl	8003efc <Error_Handler>
  }

}
 80036ac:	b005      	add	sp, #20
 80036ae:	bd30      	pop	{r4, r5, pc}
 80036b0:	20000a5c 	.word	0x20000a5c
 80036b4:	40012000 	.word	0x40012000
 80036b8:	0f000001 	.word	0x0f000001

080036bc <MX_I2C1_Init>:

/* I2C1 init function */
 void MX_I2C1_Init(void)
{
 80036bc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80036be:	480c      	ldr	r0, [pc, #48]	; (80036f0 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 100000;
 80036c0:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <MX_I2C1_Init+0x38>)
 80036c2:	f8df e034 	ldr.w	lr, [pc, #52]	; 80036f8 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
/* I2C1 init function */
 void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 100000;
 80036ca:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80036ce:	2300      	movs	r3, #0
 80036d0:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80036d2:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036d4:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036d6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80036d8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036da:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036dc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80036de:	f7fe fb35 	bl	8001d4c <HAL_I2C_Init>
 80036e2:	b118      	cbz	r0, 80036ec <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80036e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  {
    Error_Handler();
 80036e8:	f000 bc08 	b.w	8003efc <Error_Handler>
 80036ec:	bd08      	pop	{r3, pc}
 80036ee:	bf00      	nop
 80036f0:	2000093c 	.word	0x2000093c
 80036f4:	40005400 	.word	0x40005400
 80036f8:	000186a0 	.word	0x000186a0

080036fc <MX_I2C2_Init>:

}

/* I2C2 init function */
 void MX_I2C2_Init(void)
{
 80036fc:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 80036fe:	480c      	ldr	r0, [pc, #48]	; (8003730 <MX_I2C2_Init+0x34>)
  hi2c2.Init.ClockSpeed = 100000;
 8003700:	4b0c      	ldr	r3, [pc, #48]	; (8003734 <MX_I2C2_Init+0x38>)
 8003702:	f8df e034 	ldr.w	lr, [pc, #52]	; 8003738 <MX_I2C2_Init+0x3c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003706:	f44f 4280 	mov.w	r2, #16384	; 0x4000
/* I2C2 init function */
 void MX_I2C2_Init(void)
{

  hi2c2.Instance = I2C2;
  hi2c2.Init.ClockSpeed = 100000;
 800370a:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800370e:	2300      	movs	r3, #0
 8003710:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003712:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003714:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003716:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003718:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800371a:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800371c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800371e:	f7fe fb15 	bl	8001d4c <HAL_I2C_Init>
 8003722:	b118      	cbz	r0, 800372c <MX_I2C2_Init+0x30>
  {
    Error_Handler();
  }

}
 8003724:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
  {
    Error_Handler();
 8003728:	f000 bbe8 	b.w	8003efc <Error_Handler>
 800372c:	bd08      	pop	{r3, pc}
 800372e:	bf00      	nop
 8003730:	200009cc 	.word	0x200009cc
 8003734:	40005800 	.word	0x40005800
 8003738:	000186a0 	.word	0x000186a0

0800373c <MX_TIM1_Init>:

}

/* TIM1 init function */
 void MX_TIM1_Init(void)
{
 800373c:	b510      	push	{r4, lr}

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 800373e:	4814      	ldr	r0, [pc, #80]	; (8003790 <MX_TIM1_Init+0x54>)
  htim1.Init.Prescaler = 0;
 8003740:	4b14      	ldr	r3, [pc, #80]	; (8003794 <MX_TIM1_Init+0x58>)
 8003742:	2400      	movs	r4, #0

}

/* TIM1 init function */
 void MX_TIM1_Init(void)
{
 8003744:	b08c      	sub	sp, #48	; 0x30

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
 8003746:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 119;
 800374a:	2377      	movs	r3, #119	; 0x77
 800374c:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800374e:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003750:	2201      	movs	r2, #1
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 119;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003752:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 15;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8003754:	a903      	add	r1, sp, #12
  htim1.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 15;
 8003756:	230f      	movs	r3, #15
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003758:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 119;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800375a:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800375c:	6144      	str	r4, [r0, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800375e:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003760:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003762:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 15;
 8003764:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003766:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003768:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800376a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800376c:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800376e:	f7ff fa67 	bl	8002c40 <HAL_TIM_Encoder_Init>
 8003772:	b108      	cbz	r0, 8003778 <MX_TIM1_Init+0x3c>
  {
    Error_Handler();
 8003774:	f000 fbc2 	bl	8003efc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003778:	a901      	add	r1, sp, #4
 800377a:	4805      	ldr	r0, [pc, #20]	; (8003790 <MX_TIM1_Init+0x54>)
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800377c:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800377e:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003780:	f7ff fb64 	bl	8002e4c <HAL_TIMEx_MasterConfigSynchronization>
 8003784:	b108      	cbz	r0, 800378a <MX_TIM1_Init+0x4e>
  {
    Error_Handler();
 8003786:	f000 fbb9 	bl	8003efc <Error_Handler>
  }

}
 800378a:	b00c      	add	sp, #48	; 0x30
 800378c:	bd10      	pop	{r4, pc}
 800378e:	bf00      	nop
 8003790:	20000b04 	.word	0x20000b04
 8003794:	40010000 	.word	0x40010000

08003798 <MX_TIM2_Init>:

/* TIM2 init function */
 void MX_TIM2_Init(void)
{
 8003798:	b510      	push	{r4, lr}

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 800379a:	482b      	ldr	r0, [pc, #172]	; (8003848 <MX_TIM2_Init+0xb0>)
  htim2.Init.Prescaler = 7199;
 800379c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037a0:	f641 431f 	movw	r3, #7199	; 0x1c1f
 80037a4:	e880 000c 	stmia.w	r0, {r2, r3}

}

/* TIM2 init function */
 void MX_TIM2_Init(void)
{
 80037a8:	b08e      	sub	sp, #56	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 7199;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037aa:	2300      	movs	r3, #0
  htim2.Init.Period = 99;
 80037ac:	2263      	movs	r2, #99	; 0x63
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 7199;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ae:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 99;
 80037b0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037b2:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037b4:	f7ff fa10 	bl	8002bd8 <HAL_TIM_Base_Init>
 80037b8:	b108      	cbz	r0, 80037be <MX_TIM2_Init+0x26>
  {
    Error_Handler();
 80037ba:	f000 fb9f 	bl	8003efc <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037be:	a90e      	add	r1, sp, #56	; 0x38
 80037c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037c4:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037c8:	481f      	ldr	r0, [pc, #124]	; (8003848 <MX_TIM2_Init+0xb0>)
 80037ca:	f7ff f840 	bl	800284e <HAL_TIM_ConfigClockSource>
 80037ce:	b108      	cbz	r0, 80037d4 <MX_TIM2_Init+0x3c>
  {
    Error_Handler();
 80037d0:	f000 fb94 	bl	8003efc <Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80037d4:	481c      	ldr	r0, [pc, #112]	; (8003848 <MX_TIM2_Init+0xb0>)
 80037d6:	f7ff fa19 	bl	8002c0c <HAL_TIM_PWM_Init>
 80037da:	b108      	cbz	r0, 80037e0 <MX_TIM2_Init+0x48>
  {
    Error_Handler();
 80037dc:	f000 fb8e 	bl	8003efc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e0:	2400      	movs	r4, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037e2:	a901      	add	r1, sp, #4
 80037e4:	4818      	ldr	r0, [pc, #96]	; (8003848 <MX_TIM2_Init+0xb0>)
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e6:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037e8:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037ea:	f7ff fb2f 	bl	8002e4c <HAL_TIMEx_MasterConfigSynchronization>
 80037ee:	b108      	cbz	r0, 80037f4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80037f0:	f000 fb84 	bl	8003efc <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037f4:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037f6:	2200      	movs	r2, #0
 80037f8:	a907      	add	r1, sp, #28
 80037fa:	4813      	ldr	r0, [pc, #76]	; (8003848 <MX_TIM2_Init+0xb0>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037fc:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80037fe:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003800:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003802:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003804:	f7ff fa98 	bl	8002d38 <HAL_TIM_PWM_ConfigChannel>
 8003808:	b108      	cbz	r0, 800380e <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800380a:	f000 fb77 	bl	8003efc <Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800380e:	2204      	movs	r2, #4
 8003810:	a907      	add	r1, sp, #28
 8003812:	480d      	ldr	r0, [pc, #52]	; (8003848 <MX_TIM2_Init+0xb0>)
 8003814:	f7ff fa90 	bl	8002d38 <HAL_TIM_PWM_ConfigChannel>
 8003818:	b108      	cbz	r0, 800381e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800381a:	f000 fb6f 	bl	8003efc <Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800381e:	2208      	movs	r2, #8
 8003820:	a907      	add	r1, sp, #28
 8003822:	4809      	ldr	r0, [pc, #36]	; (8003848 <MX_TIM2_Init+0xb0>)
 8003824:	f7ff fa88 	bl	8002d38 <HAL_TIM_PWM_ConfigChannel>
 8003828:	b108      	cbz	r0, 800382e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800382a:	f000 fb67 	bl	8003efc <Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800382e:	220c      	movs	r2, #12
 8003830:	a907      	add	r1, sp, #28
 8003832:	4805      	ldr	r0, [pc, #20]	; (8003848 <MX_TIM2_Init+0xb0>)
 8003834:	f7ff fa80 	bl	8002d38 <HAL_TIM_PWM_ConfigChannel>
 8003838:	b108      	cbz	r0, 800383e <MX_TIM2_Init+0xa6>
  {
    Error_Handler();
 800383a:	f000 fb5f 	bl	8003efc <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 800383e:	4802      	ldr	r0, [pc, #8]	; (8003848 <MX_TIM2_Init+0xb0>)
 8003840:	f000 ff56 	bl	80046f0 <HAL_TIM_MspPostInit>

}
 8003844:	b00e      	add	sp, #56	; 0x38
 8003846:	bd10      	pop	{r4, pc}
 8003848:	20000b40 	.word	0x20000b40

0800384c <MX_TIM3_Init>:

/* TIM3 init function */
 void MX_TIM3_Init(void)
{
 800384c:	b510      	push	{r4, lr}

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 800384e:	4813      	ldr	r0, [pc, #76]	; (800389c <MX_TIM3_Init+0x50>)
  htim3.Init.Prescaler = 0;
 8003850:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <MX_TIM3_Init+0x54>)
 8003852:	2400      	movs	r4, #0

}

/* TIM3 init function */
 void MX_TIM3_Init(void)
{
 8003854:	b08c      	sub	sp, #48	; 0x30

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
 8003856:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 119;
 800385a:	2377      	movs	r3, #119	; 0x77
 800385c:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800385e:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003860:	2201      	movs	r2, #1
  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 119;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003862:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 15;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003864:	a903      	add	r1, sp, #12
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 15;
 8003866:	230f      	movs	r3, #15
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003868:	6084      	str	r4, [r0, #8]
  htim3.Init.Period = 119;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800386a:	6104      	str	r4, [r0, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800386c:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800386e:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003870:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 15;
 8003872:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003874:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003876:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003878:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800387a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800387c:	f7ff f9e0 	bl	8002c40 <HAL_TIM_Encoder_Init>
 8003880:	b108      	cbz	r0, 8003886 <MX_TIM3_Init+0x3a>
  {
    Error_Handler();
 8003882:	f000 fb3b 	bl	8003efc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003886:	a901      	add	r1, sp, #4
 8003888:	4804      	ldr	r0, [pc, #16]	; (800389c <MX_TIM3_Init+0x50>)
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800388a:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800388c:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800388e:	f7ff fadd 	bl	8002e4c <HAL_TIMEx_MasterConfigSynchronization>
 8003892:	b108      	cbz	r0, 8003898 <MX_TIM3_Init+0x4c>
  {
    Error_Handler();
 8003894:	f000 fb32 	bl	8003efc <Error_Handler>
  }

}
 8003898:	b00c      	add	sp, #48	; 0x30
 800389a:	bd10      	pop	{r4, pc}
 800389c:	20000a20 	.word	0x20000a20
 80038a0:	40000400 	.word	0x40000400

080038a4 <MX_TIM4_Init>:

/* TIM4 init function */
 void MX_TIM4_Init(void)
{
 80038a4:	b510      	push	{r4, lr}

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 80038a6:	4813      	ldr	r0, [pc, #76]	; (80038f4 <MX_TIM4_Init+0x50>)
  htim4.Init.Prescaler = 0;
 80038a8:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <MX_TIM4_Init+0x54>)
 80038aa:	2400      	movs	r4, #0

}

/* TIM4 init function */
 void MX_TIM4_Init(void)
{
 80038ac:	b08c      	sub	sp, #48	; 0x30

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 0;
 80038ae:	e880 0018 	stmia.w	r0, {r3, r4}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 119;
 80038b2:	2377      	movs	r3, #119	; 0x77
 80038b4:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80038b6:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038b8:	2201      	movs	r2, #1
  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 0;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 119;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80038ba:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 15;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80038bc:	a903      	add	r1, sp, #12
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 15;
 80038be:	230f      	movs	r3, #15
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 0;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c0:	6084      	str	r4, [r0, #8]
  htim4.Init.Period = 119;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038c2:	6104      	str	r4, [r0, #16]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80038c4:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80038c6:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80038c8:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 15;
 80038ca:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80038cc:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80038ce:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80038d0:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80038d2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80038d4:	f7ff f9b4 	bl	8002c40 <HAL_TIM_Encoder_Init>
 80038d8:	b108      	cbz	r0, 80038de <MX_TIM4_Init+0x3a>
  {
    Error_Handler();
 80038da:	f000 fb0f 	bl	8003efc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038de:	a901      	add	r1, sp, #4
 80038e0:	4804      	ldr	r0, [pc, #16]	; (80038f4 <MX_TIM4_Init+0x50>)
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038e2:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038e4:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80038e6:	f7ff fab1 	bl	8002e4c <HAL_TIMEx_MasterConfigSynchronization>
 80038ea:	b108      	cbz	r0, 80038f0 <MX_TIM4_Init+0x4c>
  {
    Error_Handler();
 80038ec:	f000 fb06 	bl	8003efc <Error_Handler>
  }

}
 80038f0:	b00c      	add	sp, #48	; 0x30
 80038f2:	bd10      	pop	{r4, pc}
 80038f4:	20000900 	.word	0x20000900
 80038f8:	40000800 	.word	0x40000800

080038fc <MX_TIM8_Init>:

/* TIM8 init function */
 void MX_TIM8_Init(void)
{
 80038fc:	b510      	push	{r4, lr}

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim8.Instance = TIM8;
 80038fe:	4814      	ldr	r0, [pc, #80]	; (8003950 <MX_TIM8_Init+0x54>)
  htim8.Init.Prescaler = 0;
 8003900:	4b14      	ldr	r3, [pc, #80]	; (8003954 <MX_TIM8_Init+0x58>)
 8003902:	2400      	movs	r4, #0

}

/* TIM8 init function */
 void MX_TIM8_Init(void)
{
 8003904:	b08c      	sub	sp, #48	; 0x30

  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim8.Instance = TIM8;
  htim8.Init.Prescaler = 0;
 8003906:	e880 0018 	stmia.w	r0, {r3, r4}
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim8.Init.Period = 119;
 800390a:	2377      	movs	r3, #119	; 0x77
 800390c:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim8.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800390e:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003910:	2201      	movs	r2, #1
  htim8.Init.Prescaler = 0;
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim8.Init.Period = 119;
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim8.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003912:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 15;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003914:	a903      	add	r1, sp, #12
  htim8.Init.RepetitionCounter = 0;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 15;
 8003916:	230f      	movs	r3, #15
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim8.Instance = TIM8;
  htim8.Init.Prescaler = 0;
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003918:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 119;
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800391a:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 800391c:	6144      	str	r4, [r0, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800391e:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003920:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003922:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 15;
 8003924:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003926:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003928:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800392a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 15;
 800392c:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800392e:	f7ff f987 	bl	8002c40 <HAL_TIM_Encoder_Init>
 8003932:	b108      	cbz	r0, 8003938 <MX_TIM8_Init+0x3c>
  {
    Error_Handler();
 8003934:	f000 fae2 	bl	8003efc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003938:	a901      	add	r1, sp, #4
 800393a:	4805      	ldr	r0, [pc, #20]	; (8003950 <MX_TIM8_Init+0x54>)
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800393c:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800393e:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003940:	f7ff fa84 	bl	8002e4c <HAL_TIMEx_MasterConfigSynchronization>
 8003944:	b108      	cbz	r0, 800394a <MX_TIM8_Init+0x4e>
  {
    Error_Handler();
 8003946:	f000 fad9 	bl	8003efc <Error_Handler>
  }

}
 800394a:	b00c      	add	sp, #48	; 0x30
 800394c:	bd10      	pop	{r4, pc}
 800394e:	bf00      	nop
 8003950:	200008c4 	.word	0x200008c4
 8003954:	40010400 	.word	0x40010400

08003958 <MX_TIM10_Init>:

/* TIM10 init function */
 void MX_TIM10_Init(void)
{

  htim10.Instance = TIM10;
 8003958:	4809      	ldr	r0, [pc, #36]	; (8003980 <MX_TIM10_Init+0x28>)
  htim10.Init.Prescaler = 9999;
 800395a:	490a      	ldr	r1, [pc, #40]	; (8003984 <MX_TIM10_Init+0x2c>)

}

/* TIM10 init function */
 void MX_TIM10_Init(void)
{
 800395c:	b508      	push	{r3, lr}

  htim10.Instance = TIM10;
  htim10.Init.Prescaler = 9999;
 800395e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003962:	e880 000a 	stmia.w	r0, {r1, r3}
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim10.Init.Period = 35;
 8003966:	2223      	movs	r2, #35	; 0x23
 void MX_TIM10_Init(void)
{

  htim10.Instance = TIM10;
  htim10.Init.Prescaler = 9999;
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003968:	2300      	movs	r3, #0
 800396a:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 35;
 800396c:	60c2      	str	r2, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800396e:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003970:	f7ff f932 	bl	8002bd8 <HAL_TIM_Base_Init>
 8003974:	b118      	cbz	r0, 800397e <MX_TIM10_Init+0x26>
  {
    Error_Handler();
  }

}
 8003976:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim10.Init.Period = 35;
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  {
    Error_Handler();
 800397a:	f000 babf 	b.w	8003efc <Error_Handler>
 800397e:	bd08      	pop	{r3, pc}
 8003980:	20000990 	.word	0x20000990
 8003984:	40014400 	.word	0x40014400

08003988 <MX_USART2_UART_Init>:

}

/* USART2 init function */
 void MX_USART2_UART_Init(void)
{
 8003988:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800398a:	480b      	ldr	r0, [pc, #44]	; (80039b8 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 800398c:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <MX_USART2_UART_Init+0x34>)
 800398e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8003992:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003996:	220c      	movs	r2, #12
 void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003998:	2300      	movs	r3, #0
 800399a:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800399c:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800399e:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039a0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039a2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039a4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039a6:	f7ff fba1 	bl	80030ec <HAL_UART_Init>
 80039aa:	b118      	cbz	r0, 80039b4 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 80039ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  huart2.Init.Mode = UART_MODE_TX_RX;
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
  {
    Error_Handler();
 80039b0:	f000 baa4 	b.w	8003efc <Error_Handler>
 80039b4:	bd08      	pop	{r3, pc}
 80039b6:	bf00      	nop
 80039b8:	20000b7c 	.word	0x20000b7c
 80039bc:	40004400 	.word	0x40004400

080039c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
 void MX_DMA_Init(void)
{
 80039c0:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80039c2:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <MX_DMA_Init+0x30>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	9201      	str	r2, [sp, #4]
 80039c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80039ca:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 80039ce:	6319      	str	r1, [r3, #48]	; 0x30
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039d6:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80039d8:	4611      	mov	r1, r2
 80039da:	2038      	movs	r0, #56	; 0x38
  * Enable DMA controller clock
  */
 void MX_DMA_Init(void)
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80039dc:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80039de:	f7fd fcf5 	bl	80013cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80039e2:	2038      	movs	r0, #56	; 0x38
 80039e4:	f7fd fd26 	bl	8001434 <HAL_NVIC_EnableIRQ>

}
 80039e8:	b003      	add	sp, #12
 80039ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80039ee:	bf00      	nop
 80039f0:	40023800 	.word	0x40023800

080039f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
 void MX_GPIO_Init(void)
{
 80039f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039f8:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80039fa:	2400      	movs	r4, #0
 80039fc:	4b55      	ldr	r3, [pc, #340]	; (8003b54 <MX_GPIO_Init+0x160>)
 80039fe:	9400      	str	r4, [sp, #0]
 8003a00:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pins : GPIO3_Pin GPIO4_Pin GPIO2_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|GPIO4_Pin|GPIO2_Pin|GPIO1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a02:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8003b68 <MX_GPIO_Init+0x174>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a06:	4e54      	ldr	r6, [pc, #336]	; (8003b58 <MX_GPIO_Init+0x164>)
  /*Configure GPIO pin : XSHUT4_Pin */
  GPIO_InitStruct.Pin = XSHUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(XSHUT4_GPIO_Port, &GPIO_InitStruct);
 8003a08:	f8df a160 	ldr.w	sl, [pc, #352]	; 8003b6c <MX_GPIO_Init+0x178>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a0c:	f042 0210 	orr.w	r2, r2, #16
 8003a10:	631a      	str	r2, [r3, #48]	; 0x30
 8003a12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a14:	f002 0210 	and.w	r2, r2, #16
 8003a18:	9200      	str	r2, [sp, #0]
 8003a1a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a1c:	9401      	str	r4, [sp, #4]
 8003a1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a20:	f042 0204 	orr.w	r2, r2, #4
 8003a24:	631a      	str	r2, [r3, #48]	; 0x30
 8003a26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a28:	f002 0204 	and.w	r2, r2, #4
 8003a2c:	9201      	str	r2, [sp, #4]
 8003a2e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a30:	9402      	str	r4, [sp, #8]
 8003a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a34:	f042 0201 	orr.w	r2, r2, #1
 8003a38:	631a      	str	r2, [r3, #48]	; 0x30
 8003a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a3c:	f002 0201 	and.w	r2, r2, #1
 8003a40:	9202      	str	r2, [sp, #8]
 8003a42:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a44:	9403      	str	r4, [sp, #12]
 8003a46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a48:	f042 0202 	orr.w	r2, r2, #2
 8003a4c:	631a      	str	r2, [r3, #48]	; 0x30
 8003a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a50:	f002 0202 	and.w	r2, r2, #2
 8003a54:	9203      	str	r2, [sp, #12]
 8003a56:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a58:	9404      	str	r4, [sp, #16]
 8003a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a5c:	f042 0208 	orr.w	r2, r2, #8
 8003a60:	631a      	str	r2, [r3, #48]	; 0x30
 8003a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a64:	f003 0308 	and.w	r3, r3, #8
 8003a68:	9304      	str	r3, [sp, #16]
 8003a6a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pins : GPIO3_Pin GPIO4_Pin GPIO2_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|GPIO4_Pin|GPIO2_Pin|GPIO1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a6c:	a905      	add	r1, sp, #20
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pins : GPIO3_Pin GPIO4_Pin GPIO2_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|GPIO4_Pin|GPIO2_Pin|GPIO1_Pin;
 8003a6e:	233c      	movs	r3, #60	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a70:	4640      	mov	r0, r8
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pins : GPIO3_Pin GPIO4_Pin GPIO2_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|GPIO4_Pin|GPIO2_Pin|GPIO1_Pin;
 8003a72:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a74:	f04f 0902 	mov.w	r9, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pins : GPIO3_Pin GPIO4_Pin GPIO2_Pin GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO3_Pin|GPIO4_Pin|GPIO2_Pin|GPIO1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a78:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a7c:	f7fd feaa 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a80:	4b36      	ldr	r3, [pc, #216]	; (8003b5c <MX_GPIO_Init+0x168>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003a82:	f8cd 9014 	str.w	r9, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a86:	a905      	add	r1, sp, #20
 8003a88:	4630      	mov	r0, r6

  /*Configure GPIO pins : IN2_A_Pin IN2_B_Pin IN3_B_Pin IN3_A_Pin */
  GPIO_InitStruct.Pin = IN2_A_Pin|IN2_B_Pin|IN3_B_Pin|IN3_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a8a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a8c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a90:	f7fd fea0 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN2_A_Pin IN2_B_Pin IN3_B_Pin IN3_A_Pin */
  GPIO_InitStruct.Pin = IN2_A_Pin|IN2_B_Pin|IN3_B_Pin|IN3_A_Pin;
 8003a94:	f44f 53c6 	mov.w	r3, #6336	; 0x18c0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a98:	a905      	add	r1, sp, #20
 8003a9a:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : IN2_A_Pin IN2_B_Pin IN3_B_Pin IN3_A_Pin */
  GPIO_InitStruct.Pin = IN2_A_Pin|IN2_B_Pin|IN3_B_Pin|IN3_A_Pin;
 8003a9c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a9e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003aa0:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : IN4_B_Pin IN4_A_Pin IN1_A_Pin IN1_B_Pin */
  GPIO_InitStruct.Pin = IN4_B_Pin|IN4_A_Pin|IN1_A_Pin|IN1_B_Pin;
 8003aa2:	f246 0b03 	movw	fp, #24579	; 0x6003
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : IN2_A_Pin IN2_B_Pin IN3_B_Pin IN3_A_Pin */
  GPIO_InitStruct.Pin = IN2_A_Pin|IN2_B_Pin|IN3_B_Pin|IN3_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa8:	f7fd fe94 	bl	80017d4 <HAL_GPIO_Init>
  /*Configure GPIO pins : IN4_B_Pin IN4_A_Pin IN1_A_Pin IN1_B_Pin */
  GPIO_InitStruct.Pin = IN4_B_Pin|IN4_A_Pin|IN1_A_Pin|IN1_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003aac:	a905      	add	r1, sp, #20
 8003aae:	4640      	mov	r0, r8

  /*Configure GPIO pin : XSHUT4_Pin */
  GPIO_InitStruct.Pin = XSHUT4_Pin;
 8003ab0:	f44f 7700 	mov.w	r7, #512	; 0x200
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : IN4_B_Pin IN4_A_Pin IN1_A_Pin IN1_B_Pin */
  GPIO_InitStruct.Pin = IN4_B_Pin|IN4_A_Pin|IN1_A_Pin|IN1_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ab4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ab6:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : IN4_B_Pin IN4_A_Pin IN1_A_Pin IN1_B_Pin */
  GPIO_InitStruct.Pin = IN4_B_Pin|IN4_A_Pin|IN1_A_Pin|IN1_B_Pin;
 8003ab8:	f8cd b014 	str.w	fp, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003abc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003abe:	f7fd fe89 	bl	80017d4 <HAL_GPIO_Init>
  /*Configure GPIO pin : XSHUT4_Pin */
  GPIO_InitStruct.Pin = XSHUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(XSHUT4_GPIO_Port, &GPIO_InitStruct);
 8003ac2:	a905      	add	r1, sp, #20
 8003ac4:	4650      	mov	r0, sl
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : XSHUT4_Pin */
  GPIO_InitStruct.Pin = XSHUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac6:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ac8:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : XSHUT4_Pin */
  GPIO_InitStruct.Pin = XSHUT4_Pin;
 8003acc:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ace:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(XSHUT4_GPIO_Port, &GPIO_InitStruct);
 8003ad0:	f7fd fe80 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : XSHUT1_Pin XSHUT2_Pin XSHUT3_Pin */
  GPIO_InitStruct.Pin = XSHUT1_Pin|XSHUT2_Pin|XSHUT3_Pin;
 8003ad4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ad8:	a905      	add	r1, sp, #20
 8003ada:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(XSHUT4_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : XSHUT1_Pin XSHUT2_Pin XSHUT3_Pin */
  GPIO_InitStruct.Pin = XSHUT1_Pin|XSHUT2_Pin|XSHUT3_Pin;
 8003adc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ade:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ae0:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(XSHUT4_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : XSHUT1_Pin XSHUT2_Pin XSHUT3_Pin */
  GPIO_InitStruct.Pin = XSHUT1_Pin|XSHUT2_Pin|XSHUT3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae6:	f7fd fe75 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aea:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8003aec:	4d1c      	ldr	r5, [pc, #112]	; (8003b60 <MX_GPIO_Init+0x16c>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aee:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8003af0:	f44f 7980 	mov.w	r9, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8003af4:	a905      	add	r1, sp, #20
 8003af6:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8003af8:	f8cd 9014 	str.w	r9, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003afc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8003afe:	f7fd fe69 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b02:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <MX_GPIO_Init+0x170>)
 8003b04:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003b06:	a905      	add	r1, sp, #20
 8003b08:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8003b0a:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003b0e:	f7fd fe61 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN2_A_Pin|IN2_B_Pin|XSHUT1_Pin|XSHUT2_Pin
 8003b12:	4622      	mov	r2, r4
 8003b14:	4630      	mov	r0, r6
 8003b16:	f44f 51fe 	mov.w	r1, #8128	; 0x1fc0
 8003b1a:	f7fd ff3b 	bl	8001994 <HAL_GPIO_WritePin>
                          |XSHUT3_Pin|IN3_B_Pin|IN3_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN4_B_Pin|IN4_A_Pin|IN1_A_Pin|IN1_B_Pin, GPIO_PIN_RESET);
 8003b1e:	4622      	mov	r2, r4
 8003b20:	4659      	mov	r1, fp
 8003b22:	4640      	mov	r0, r8
 8003b24:	f7fd ff36 	bl	8001994 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XSHUT4_GPIO_Port, XSHUT4_Pin, GPIO_PIN_RESET);
 8003b28:	4622      	mov	r2, r4
 8003b2a:	4639      	mov	r1, r7
 8003b2c:	4650      	mov	r0, sl
 8003b2e:	f7fd ff31 	bl	8001994 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8003b32:	4622      	mov	r2, r4
 8003b34:	4649      	mov	r1, r9
 8003b36:	4628      	mov	r0, r5
 8003b38:	f7fd ff2c 	bl	8001994 <HAL_GPIO_WritePin>

  /* EXTI interrupt init*/
  //HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003b3c:	4622      	mov	r2, r4
 8003b3e:	4621      	mov	r1, r4
 8003b40:	2017      	movs	r0, #23
 8003b42:	f7fd fc43 	bl	80013cc <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003b46:	2017      	movs	r0, #23
 8003b48:	f7fd fc74 	bl	8001434 <HAL_NVIC_EnableIRQ>

}
 8003b4c:	b00b      	add	sp, #44	; 0x2c
 8003b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b52:	bf00      	nop
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40020000 	.word	0x40020000
 8003b5c:	10110000 	.word	0x10110000
 8003b60:	40020400 	.word	0x40020400
 8003b64:	10210000 	.word	0x10210000
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40020800 	.word	0x40020800

08003b70 <HAL_Init_Peripherals>:




 //Custom Hardware init functions
 void HAL_Init_Peripherals(void){
 8003b70:	b508      	push	{r3, lr}
	 MX_GPIO_Init();
 8003b72:	f7ff ff3f 	bl	80039f4 <MX_GPIO_Init>
	 MX_DMA_Init();
 8003b76:	f7ff ff23 	bl	80039c0 <MX_DMA_Init>
	 MX_TIM2_Init();
 8003b7a:	f7ff fe0d 	bl	8003798 <MX_TIM2_Init>
	 MX_TIM10_Init();
 8003b7e:	f7ff feeb 	bl	8003958 <MX_TIM10_Init>
	 MX_TIM1_Init();
 8003b82:	f7ff fddb 	bl	800373c <MX_TIM1_Init>
	 MX_TIM3_Init();
 8003b86:	f7ff fe61 	bl	800384c <MX_TIM3_Init>
	 MX_TIM4_Init();
 8003b8a:	f7ff fe8b 	bl	80038a4 <MX_TIM4_Init>
	 MX_TIM8_Init();
 8003b8e:	f7ff feb5 	bl	80038fc <MX_TIM8_Init>
	 MX_USART2_UART_Init();
 8003b92:	f7ff fef9 	bl	8003988 <MX_USART2_UART_Init>
	 MX_ADC1_Init();
 8003b96:	f7ff fd39 	bl	800360c <MX_ADC1_Init>
	 MX_I2C1_Init();
 8003b9a:	f7ff fd8f 	bl	80036bc <MX_I2C1_Init>
	 MX_I2C2_Init();
 }
 8003b9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	 MX_TIM4_Init();
	 MX_TIM8_Init();
	 MX_USART2_UART_Init();
	 MX_ADC1_Init();
	 MX_I2C1_Init();
	 MX_I2C2_Init();
 8003ba2:	f7ff bdab 	b.w	80036fc <MX_I2C2_Init>
	...

08003ba8 <HAL_TIM_PeriodElapsedCallback>:

}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM10) { // Jeeli przerwanie pochodzi od timera 10
 8003ba8:	6802      	ldr	r2, [r0, #0]
 8003baa:	4b03      	ldr	r3, [pc, #12]	; (8003bb8 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d101      	bne.n	8003bb4 <HAL_TIM_PeriodElapsedCallback+0xc>
		Motion_tick();
 8003bb0:	f000 b9fc 	b.w	8003fac <Motion_tick>
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	40014400 	.word	0x40014400

08003bbc <HAL_GPIO_EXTI_Callback>:

	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	if (GPIO_Pin == BTN1_Pin) {
 8003bbc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003bc0:	d106      	bne.n	8003bd0 <HAL_GPIO_EXTI_Callback+0x14>
		if (state != WAIT)
 8003bc2:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <HAL_GPIO_EXTI_Callback+0x18>)
 8003bc4:	781a      	ldrb	r2, [r3, #0]
 8003bc6:	b10a      	cbz	r2, 8003bcc <HAL_GPIO_EXTI_Callback+0x10>
			state = WAIT;
 8003bc8:	2200      	movs	r2, #0
 8003bca:	e000      	b.n	8003bce <HAL_GPIO_EXTI_Callback+0x12>
		else
			state = SEARCH;
 8003bcc:	2201      	movs	r2, #1
 8003bce:	701a      	strb	r2, [r3, #0]
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20000820 	.word	0x20000820

08003bd8 <HAL_UART_RxCpltCallback>:

	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003bd8:	b510      	push	{r4, lr}

	uint8_t Data[4]; // Tablica przechowujaca wysylana wiadomosc.

	int status1, status2;
	status1 = memcmp("STOP", Received, UART2_RX_bufferlen);
 8003bda:	2204      	movs	r2, #4
 8003bdc:	490d      	ldr	r1, [pc, #52]	; (8003c14 <HAL_UART_RxCpltCallback+0x3c>)
 8003bde:	480e      	ldr	r0, [pc, #56]	; (8003c18 <HAL_UART_RxCpltCallback+0x40>)
 8003be0:	f003 f9ea 	bl	8006fb8 <memcmp>
	status2 = memcmp("STRT", Received, UART2_RX_bufferlen);
 8003be4:	2204      	movs	r2, #4
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {

	uint8_t Data[4]; // Tablica przechowujaca wysylana wiadomosc.

	int status1, status2;
	status1 = memcmp("STOP", Received, UART2_RX_bufferlen);
 8003be6:	4604      	mov	r4, r0
	status2 = memcmp("STRT", Received, UART2_RX_bufferlen);
 8003be8:	490a      	ldr	r1, [pc, #40]	; (8003c14 <HAL_UART_RxCpltCallback+0x3c>)
 8003bea:	480c      	ldr	r0, [pc, #48]	; (8003c1c <HAL_UART_RxCpltCallback+0x44>)
 8003bec:	f003 f9e4 	bl	8006fb8 <memcmp>

	if (status1 == 0)
 8003bf0:	b90c      	cbnz	r4, 8003bf6 <HAL_UART_RxCpltCallback+0x1e>
		state = WAIT;
 8003bf2:	4b0b      	ldr	r3, [pc, #44]	; (8003c20 <HAL_UART_RxCpltCallback+0x48>)
 8003bf4:	701c      	strb	r4, [r3, #0]
	if (status2 == 0)
 8003bf6:	b910      	cbnz	r0, 8003bfe <HAL_UART_RxCpltCallback+0x26>
		state = SEARCH;
 8003bf8:	4b09      	ldr	r3, [pc, #36]	; (8003c20 <HAL_UART_RxCpltCallback+0x48>)
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	701a      	strb	r2, [r3, #0]

	//sprintf((char*) Data, "Command acknowledged: %s",Received);
	print("Command acknowledged\r\n"); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
 8003bfe:	4809      	ldr	r0, [pc, #36]	; (8003c24 <HAL_UART_RxCpltCallback+0x4c>)
 8003c00:	f7ff fc46 	bl	8003490 <print>
	HAL_UART_Receive_IT(&huart2, (uint8_t*) Received, UART2_RX_bufferlen); // Ponowne wczenie nasuchiwania
 8003c04:	2204      	movs	r2, #4
 8003c06:	4903      	ldr	r1, [pc, #12]	; (8003c14 <HAL_UART_RxCpltCallback+0x3c>)
 8003c08:	4807      	ldr	r0, [pc, #28]	; (8003c28 <HAL_UART_RxCpltCallback+0x50>)

}
 8003c0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (status2 == 0)
		state = SEARCH;

	//sprintf((char*) Data, "Command acknowledged: %s",Received);
	print("Command acknowledged\r\n"); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
	HAL_UART_Receive_IT(&huart2, (uint8_t*) Received, UART2_RX_bufferlen); // Ponowne wczenie nasuchiwania
 8003c0e:	f7ff baba 	b.w	8003186 <HAL_UART_Receive_IT>
 8003c12:	bf00      	nop
 8003c14:	20000884 	.word	0x20000884
 8003c18:	08009dc0 	.word	0x08009dc0
 8003c1c:	08009dc5 	.word	0x08009dc5
 8003c20:	20000820 	.word	0x20000820
 8003c24:	08009dca 	.word	0x08009dca
 8003c28:	20000b7c 	.word	0x20000b7c

08003c2c <VL53L0X_init>:

}

VL53L0X_Error VL53L0X_init(VL53L0X_Dev_t *pMyDevice) {
 8003c2c:	b513      	push	{r0, r1, r4, lr}
 8003c2e:	4604      	mov	r4, r0
	uint8_t isApertureSpads = 1;
	uint8_t VhvSettings = 30;
	uint8_t PhaseCal = 3;		//1

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_StaticInit(pMyDevice); // function allows to load device settings specific for a given use //case.
 8003c30:	f001 fb2e 	bl	8005290 <VL53L0X_StaticInit>
//	        Status = VL53L0X_PerformRefSpadManagement(pMyDevice,
//	        		&refSpadCount, &isApertureSpads); // Device Initialization
//
//	    }

	if (Status == VL53L0X_ERROR_NONE) {
 8003c34:	2800      	cmp	r0, #0
 8003c36:	d14c      	bne.n	8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetReferenceSpads(pMyDevice, refSpadCount,
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2106      	movs	r1, #6
 8003c3c:	4620      	mov	r0, r4
 8003c3e:	f001 fc27 	bl	8005490 <VL53L0X_SetReferenceSpads>
				isApertureSpads); // czy jest w otworze
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c42:	2800      	cmp	r0, #0
 8003c44:	d145      	bne.n	8003cd2 <VL53L0X_init+0xa6>

		Status = VL53L0X_SetRefCalibration(pMyDevice, VhvSettings, PhaseCal); // Device Initialization, kalibruj diode
 8003c46:	2203      	movs	r2, #3
 8003c48:	211e      	movs	r1, #30
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	f000 fee6 	bl	8004a1c <VL53L0X_SetRefCalibration>

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c50:	2800      	cmp	r0, #0
 8003c52:	d13e      	bne.n	8003cd2 <VL53L0X_init+0xa6>

		Status = VL53L0X_SetDeviceMode(pMyDevice,
 8003c54:	2101      	movs	r1, #1
 8003c56:	4620      	mov	r0, r4
 8003c58:	f000 fe02 	bl	8004860 <VL53L0X_SetDeviceMode>
		VL53L0X_DEVICEMODE_CONTINUOUS_RANGING); // Setup in single ranging mode

	}
//	//wlacz limity parametrow pomiaru
	if (Status == VL53L0X_ERROR_NONE) {
 8003c5c:	bbc8      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetLimitCheckEnable(pMyDevice,
 8003c5e:	2201      	movs	r2, #1
 8003c60:	4611      	mov	r1, r2
 8003c62:	4620      	mov	r0, r4
 8003c64:	f000 fedc 	bl	8004a20 <VL53L0X_SetLimitCheckEnable>
		VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003c68:	bb98      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetLimitCheckValue(pMyDevice,
 8003c6a:	f641 1299 	movw	r2, #6553	; 0x1999
 8003c6e:	2101      	movs	r1, #1
 8003c70:	4620      	mov	r0, r4
 8003c72:	f000 ff24 	bl	8004abe <VL53L0X_SetLimitCheckValue>
		VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t) (0.1 * 65536));
	}
	//przesuniecie fazowe w mm
	if (Status == VL53L0X_ERROR_NONE) {
 8003c76:	bb60      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetLimitCheckEnable(pMyDevice,
 8003c78:	4601      	mov	r1, r0
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f000 fecf 	bl	8004a20 <VL53L0X_SetLimitCheckEnable>
		VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c82:	bb30      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetLimitCheckValue(pMyDevice,
 8003c84:	4601      	mov	r1, r0
 8003c86:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	f000 ff17 	bl	8004abe <VL53L0X_SetLimitCheckValue>
		VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t) (60 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c90:	b9f8      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetVcselPulsePeriod(pMyDevice,
 8003c92:	4601      	mov	r1, r0
 8003c94:	2212      	movs	r2, #18
 8003c96:	4620      	mov	r0, r4
 8003c98:	f000 fe00 	bl	800489c <VL53L0X_SetVcselPulsePeriod>
		VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18); ///18
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003c9c:	b9c8      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetVcselPulsePeriod(pMyDevice,
 8003c9e:	220e      	movs	r2, #14
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f000 fdfa 	bl	800489c <VL53L0X_SetVcselPulsePeriod>
		VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14); //14
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003ca8:	b998      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pMyDevice,
 8003caa:	f649 4140 	movw	r1, #40000	; 0x9c40
 8003cae:	4620      	mov	r0, r4
 8003cb0:	f000 fdf2 	bl	8004898 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
				40000);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003cb4:	b968      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>
		Status = VL53L0X_SetGpioConfig(pMyDevice, 0,
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	4601      	mov	r1, r0
 8003cba:	9200      	str	r2, [sp, #0]
 8003cbc:	2304      	movs	r3, #4
 8003cbe:	4620      	mov	r0, r4
 8003cc0:	f001 fa3a 	bl	8005138 <VL53L0X_SetGpioConfig>
		VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
		VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY,
		VL53L0X_INTERRUPTPOLARITY_HIGH);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003cc4:	b928      	cbnz	r0, 8003cd2 <VL53L0X_init+0xa6>

		Status = VL53L0X_StartMeasurement(pMyDevice);
 8003cc6:	4620      	mov	r0, r4

	}

	return Status;
}
 8003cc8:	b002      	add	sp, #8
 8003cca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY,
		VL53L0X_INTERRUPTPOLARITY_HIGH);
	}
	if (Status == VL53L0X_ERROR_NONE) {

		Status = VL53L0X_StartMeasurement(pMyDevice);
 8003cce:	f001 b977 	b.w	8004fc0 <VL53L0X_StartMeasurement>

	}

	return Status;
}
 8003cd2:	b002      	add	sp, #8
 8003cd4:	bd10      	pop	{r4, pc}
	...

08003cd8 <main>:

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void) {
 8003cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cdc:	f5ad 7d7a 	sub.w	sp, sp, #1000	; 0x3e8
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003ce0:	f7fd f928 	bl	8000f34 <HAL_Init>
	/* Configure the system clock */
	SystemClock_Config();
 8003ce4:	f7ff fc3c 	bl	8003560 <SystemClock_Config>
	/* Initialize all configured peripherals */
	HAL_Init_Peripherals();
 8003ce8:	f7ff ff42 	bl	8003b70 <HAL_Init_Peripherals>
	/* USER CODE BEGIN 2 */

	//Start UART monitoring for 4 bytes
	HAL_UART_Receive_IT(&huart2, Received, 4);
 8003cec:	2204      	movs	r2, #4
 8003cee:	4976      	ldr	r1, [pc, #472]	; (8003ec8 <main+0x1f0>)
 8003cf0:	4876      	ldr	r0, [pc, #472]	; (8003ecc <main+0x1f4>)
 8003cf2:	f7ff fa48 	bl	8003186 <HAL_UART_Receive_IT>

	//START ADC and DMA reading KTIR sensors
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) KTIR_data, 5);
 8003cf6:	2205      	movs	r2, #5
 8003cf8:	4975      	ldr	r1, [pc, #468]	; (8003ed0 <main+0x1f8>)
 8003cfa:	4876      	ldr	r0, [pc, #472]	; (8003ed4 <main+0x1fc>)
 8003cfc:	f7fd f9fa 	bl	80010f4 <HAL_ADC_Start_DMA>

	//Initilize motors control
	Motion_init();
 8003d00:	f000 f904 	bl	8003f0c <Motion_init>
	VL53L0X_Version_t Version;
	VL53L0X_Version_t *pVersion = &Version;
	VL53L0X_DeviceInfo_t DeviceInfo;
	int32_t status_int;

	HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, 1); //wylacz 2
 8003d04:	2201      	movs	r2, #1
 8003d06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d0a:	4873      	ldr	r0, [pc, #460]	; (8003ed8 <main+0x200>)
 8003d0c:	f7fd fe42 	bl	8001994 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8003d10:	2032      	movs	r0, #50	; 0x32
 8003d12:	f7fd f937 	bl	8000f84 <HAL_Delay>

	//Czujnik 1
	VL53L0X_RangingMeasurementData_t RangingMeasurementData;
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData =
			&RangingMeasurementData;
	pRangingMeasurementData->RangeMilliMeter = 0;
 8003d16:	2300      	movs	r3, #0

	stat = HAL_I2C_Mem_Read(&hi2c1, 0x52, 0xC1,
 8003d18:	2401      	movs	r4, #1

	//Czujnik 1
	VL53L0X_RangingMeasurementData_t RangingMeasurementData;
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData =
			&RangingMeasurementData;
	pRangingMeasurementData->RangeMilliMeter = 0;
 8003d1a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30

	stat = HAL_I2C_Mem_Read(&hi2c1, 0x52, 0xC1,
 8003d1e:	2564      	movs	r5, #100	; 0x64
 8003d20:	f10d 0317 	add.w	r3, sp, #23
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	9502      	str	r5, [sp, #8]
 8003d28:	4623      	mov	r3, r4
 8003d2a:	9401      	str	r4, [sp, #4]
 8003d2c:	22c1      	movs	r2, #193	; 0xc1
 8003d2e:	2152      	movs	r1, #82	; 0x52
 8003d30:	486a      	ldr	r0, [pc, #424]	; (8003edc <main+0x204>)
 8003d32:	f7fe f911 	bl	8001f58 <HAL_I2C_Mem_Read>
	I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
	// Initialize
	//pMyDevice->I2cDevAddr = (0b0101001 << 1);
	pMyDevice->I2cDevAddr = 0x52;
 8003d36:	2352      	movs	r3, #82	; 0x52
	pMyDevice->comms_speed_khz = 100;

	////////////////////// VL53L0X initialization and test /////////////////////////
	////////// Interface test
	if (Status == VL53L0X_ERROR_NONE) {
		status_int = VL53L0X_GetVersion(pVersion);
 8003d38:	a806      	add	r0, sp, #24

	stat = HAL_I2C_Mem_Read(&hi2c1, 0x52, 0xC1,
	I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
	// Initialize
	//pMyDevice->I2cDevAddr = (0b0101001 << 1);
	pMyDevice->I2cDevAddr = 0x52;
 8003d3a:	f88d 3284 	strb.w	r3, [sp, #644]	; 0x284
	pMyDevice->comms_type = 1;
 8003d3e:	f88d 4285 	strb.w	r4, [sp, #645]	; 0x285
	pMyDevice->comms_speed_khz = 100;
 8003d42:	f8ad 5286 	strh.w	r5, [sp, #646]	; 0x286

	////////////////////// VL53L0X initialization and test /////////////////////////
	////////// Interface test
	if (Status == VL53L0X_ERROR_NONE) {
		status_int = VL53L0X_GetVersion(pVersion);
 8003d46:	f000 fd79 	bl	800483c <VL53L0X_GetVersion>
		if (status_int != 0) {
 8003d4a:	bbb8      	cbnz	r0, 8003dbc <main+0xe4>
		pVersion->build;

	}
	////Change adress
	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SetDeviceAddress(pMyDevice, 0x54);
 8003d4c:	2154      	movs	r1, #84	; 0x54
 8003d4e:	a84a      	add	r0, sp, #296	; 0x128
 8003d50:	f000 fd81 	bl	8004856 <VL53L0X_SetDeviceAddress>
		pMyDevice->I2cDevAddr = 0x54;
 8003d54:	2354      	movs	r3, #84	; 0x54

	}
	//// device test
	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_DataInit(&MyDevice);
 8003d56:	a84a      	add	r0, sp, #296	; 0x128

	}
	////Change adress
	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SetDeviceAddress(pMyDevice, 0x54);
		pMyDevice->I2cDevAddr = 0x54;
 8003d58:	f88d 3284 	strb.w	r3, [sp, #644]	; 0x284

	}
	//// device test
	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_DataInit(&MyDevice);
 8003d5c:	f000 ff64 	bl	8004c28 <VL53L0X_DataInit>
 8003d60:	4605      	mov	r5, r0
		HAL_Delay(50);
 8003d62:	2032      	movs	r0, #50	; 0x32
 8003d64:	f7fd f90e 	bl	8000f84 <HAL_Delay>

	}

	////////// Device test
	if (Status == VL53L0X_ERROR_NONE) {
 8003d68:	b94d      	cbnz	r5, 8003d7e <main+0xa6>
		Status = VL53L0X_GetDeviceInfo(&MyDevice, &DeviceInfo);
 8003d6a:	a918      	add	r1, sp, #96	; 0x60
 8003d6c:	a84a      	add	r0, sp, #296	; 0x128
 8003d6e:	f000 fd70 	bl	8004852 <VL53L0X_GetDeviceInfo>
	}
	///device init
	if (Status == VL53L0X_ERROR_NONE) {
 8003d72:	4605      	mov	r5, r0
 8003d74:	b918      	cbnz	r0, 8003d7e <main+0xa6>
		Status = VL53L0X_init(pMyDevice);
 8003d76:	a84a      	add	r0, sp, #296	; 0x128
 8003d78:	f7ff ff58 	bl	8003c2c <VL53L0X_init>
 8003d7c:	4605      	mov	r5, r0
	}
	HAL_Delay(50);
 8003d7e:	2032      	movs	r0, #50	; 0x32
 8003d80:	f7fd f900 	bl	8000f84 <HAL_Delay>
	HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, 0);		//wylacz 2
 8003d84:	2200      	movs	r2, #0
 8003d86:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d8a:	4853      	ldr	r0, [pc, #332]	; (8003ed8 <main+0x200>)
 8003d8c:	f7fd fe02 	bl	8001994 <HAL_GPIO_WritePin>

	HAL_Delay(50);
 8003d90:	2032      	movs	r0, #50	; 0x32
 8003d92:	f7fd f8f7 	bl	8000f84 <HAL_Delay>
	//Czujnik 2

	VL53L0X_RangingMeasurementData_t RangingMeasurementData2;
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData2 =
			&RangingMeasurementData2;
	pRangingMeasurementData2->RangeMilliMeter = 0;
 8003d96:	2300      	movs	r3, #0
 8003d98:	f8ad 304c 	strh.w	r3, [sp, #76]	; 0x4c

	//pMyDevice->I2cDevAddr = (0b0101001 << 1);
	pMyDevice2->I2cDevAddr = 0x52;
 8003d9c:	2352      	movs	r3, #82	; 0x52
 8003d9e:	f88d 33e4 	strb.w	r3, [sp, #996]	; 0x3e4
	pMyDevice2->comms_type = 1;
 8003da2:	2301      	movs	r3, #1
 8003da4:	f88d 33e5 	strb.w	r3, [sp, #997]	; 0x3e5
	pMyDevice2->comms_speed_khz = 100;

	////////////////////// VL53L0X initialization and test /////////////////////////
	////////// Interface test
	if (Status2 == VL53L0X_ERROR_NONE) {
		status_int2 = VL53L0X_GetVersion(pVersion2);
 8003da8:	a808      	add	r0, sp, #32
	pRangingMeasurementData2->RangeMilliMeter = 0;

	//pMyDevice->I2cDevAddr = (0b0101001 << 1);
	pMyDevice2->I2cDevAddr = 0x52;
	pMyDevice2->comms_type = 1;
	pMyDevice2->comms_speed_khz = 100;
 8003daa:	2364      	movs	r3, #100	; 0x64
 8003dac:	f8ad 33e6 	strh.w	r3, [sp, #998]	; 0x3e6

	////////////////////// VL53L0X initialization and test /////////////////////////
	////////// Interface test
	if (Status2 == VL53L0X_ERROR_NONE) {
		status_int2 = VL53L0X_GetVersion(pVersion2);
 8003db0:	f000 fd44 	bl	800483c <VL53L0X_GetVersion>
		if (status_int2 != 0) {
 8003db4:	2800      	cmp	r0, #0
 8003db6:	f040 8084 	bne.w	8003ec2 <main+0x1ea>
 8003dba:	e002      	b.n	8003dc2 <main+0xea>
	////////////////////// VL53L0X initialization and test /////////////////////////
	////////// Interface test
	if (Status == VL53L0X_ERROR_NONE) {
		status_int = VL53L0X_GetVersion(pVersion);
		if (status_int != 0) {
			Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8003dbc:	f06f 0513 	mvn.w	r5, #19
 8003dc0:	e7dd      	b.n	8003d7e <main+0xa6>
		}
	}

	//// device test
	if (Status2 == VL53L0X_ERROR_NONE) {
		Status2 = VL53L0X_DataInit(&MyDevice2);
 8003dc2:	a8a2      	add	r0, sp, #648	; 0x288
 8003dc4:	f000 ff30 	bl	8004c28 <VL53L0X_DataInit>
 8003dc8:	4604      	mov	r4, r0
		HAL_Delay(50);
 8003dca:	2032      	movs	r0, #50	; 0x32
 8003dcc:	f7fd f8da 	bl	8000f84 <HAL_Delay>

	}

	////////// Device test
	if (Status2 == VL53L0X_ERROR_NONE) {
 8003dd0:	b94c      	cbnz	r4, 8003de6 <main+0x10e>
		Status2 = VL53L0X_GetDeviceInfo(&MyDevice2, &DeviceInfo2);
 8003dd2:	a931      	add	r1, sp, #196	; 0xc4
 8003dd4:	a8a2      	add	r0, sp, #648	; 0x288
 8003dd6:	f000 fd3c 	bl	8004852 <VL53L0X_GetDeviceInfo>
	}

	///device init
	if (Status2 == VL53L0X_ERROR_NONE) {
 8003dda:	4604      	mov	r4, r0
 8003ddc:	b918      	cbnz	r0, 8003de6 <main+0x10e>
		Status2 = VL53L0X_init(pMyDevice2);
 8003dde:	a8a2      	add	r0, sp, #648	; 0x288
 8003de0:	f7ff ff24 	bl	8003c2c <VL53L0X_init>
 8003de4:	4604      	mov	r4, r0
	}
	HAL_Delay(50);
 8003de6:	2032      	movs	r0, #50	; 0x32
 8003de8:	f7fd f8cc 	bl	8000f84 <HAL_Delay>

		/* USER CODE BEGIN 3 */

		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);

		VL53L0X_GetMeasurementDataReady(pMyDevice, &dataReady);
 8003dec:	4f3c      	ldr	r7, [pc, #240]	; (8003ee0 <main+0x208>)
		if (Status == VL53L0X_ERROR_NONE && dataReady == 1) {
			Status = VL53L0X_GetRangingMeasurementData(pMyDevice,
					pRangingMeasurementData);
			measurement = pRangingMeasurementData->RangeMilliMeter;
 8003dee:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8003ef8 <main+0x220>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8003df2:	483c      	ldr	r0, [pc, #240]	; (8003ee4 <main+0x20c>)
 8003df4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003df8:	f7fd fdd0 	bl	800199c <HAL_GPIO_TogglePin>

		VL53L0X_GetMeasurementDataReady(pMyDevice, &dataReady);
 8003dfc:	4938      	ldr	r1, [pc, #224]	; (8003ee0 <main+0x208>)
 8003dfe:	a84a      	add	r0, sp, #296	; 0x128
 8003e00:	f001 fb29 	bl	8005456 <VL53L0X_GetMeasurementDataReady>
		if (Status == VL53L0X_ERROR_NONE && dataReady == 1) {
 8003e04:	b98d      	cbnz	r5, 8003e2a <main+0x152>
 8003e06:	783b      	ldrb	r3, [r7, #0]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d10e      	bne.n	8003e2a <main+0x152>
			Status = VL53L0X_GetRangingMeasurementData(pMyDevice,
 8003e0c:	a90a      	add	r1, sp, #40	; 0x28
 8003e0e:	a84a      	add	r0, sp, #296	; 0x128
 8003e10:	f000 ffd8 	bl	8004dc4 <VL53L0X_GetRangingMeasurementData>
					pRangingMeasurementData);
			measurement = pRangingMeasurementData->RangeMilliMeter;
 8003e14:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
 8003e18:	f8c8 3000 	str.w	r3, [r8]

		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);

		VL53L0X_GetMeasurementDataReady(pMyDevice, &dataReady);
		if (Status == VL53L0X_ERROR_NONE && dataReady == 1) {
			Status = VL53L0X_GetRangingMeasurementData(pMyDevice,
 8003e1c:	4605      	mov	r5, r0
					pRangingMeasurementData);
			measurement = pRangingMeasurementData->RangeMilliMeter;

			VL53L0X_ClearInterruptMask(pMyDevice,
 8003e1e:	2104      	movs	r1, #4
 8003e20:	a84a      	add	r0, sp, #296	; 0x128
 8003e22:	f001 f949 	bl	80050b8 <VL53L0X_ClearInterruptMask>
			VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
			dataReady = 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	703b      	strb	r3, [r7, #0]
		}

		VL53L0X_GetMeasurementDataReady(pMyDevice2, &dataReady);
 8003e2a:	492d      	ldr	r1, [pc, #180]	; (8003ee0 <main+0x208>)
 8003e2c:	a8a2      	add	r0, sp, #648	; 0x288
 8003e2e:	f001 fb12 	bl	8005456 <VL53L0X_GetMeasurementDataReady>
		if (Status2 == VL53L0X_ERROR_NONE && dataReady == 1) {
 8003e32:	b98c      	cbnz	r4, 8003e58 <main+0x180>
 8003e34:	783b      	ldrb	r3, [r7, #0]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d10e      	bne.n	8003e58 <main+0x180>
			Status2 = VL53L0X_GetRangingMeasurementData(pMyDevice2,
 8003e3a:	a911      	add	r1, sp, #68	; 0x44
 8003e3c:	a8a2      	add	r0, sp, #648	; 0x288
 8003e3e:	f000 ffc1 	bl	8004dc4 <VL53L0X_GetRangingMeasurementData>
					pRangingMeasurementData2);
			measurement2 = pRangingMeasurementData2->RangeMilliMeter;
 8003e42:	4b29      	ldr	r3, [pc, #164]	; (8003ee8 <main+0x210>)
 8003e44:	f8bd 204c 	ldrh.w	r2, [sp, #76]	; 0x4c
 8003e48:	601a      	str	r2, [r3, #0]
			dataReady = 0;
		}

		VL53L0X_GetMeasurementDataReady(pMyDevice2, &dataReady);
		if (Status2 == VL53L0X_ERROR_NONE && dataReady == 1) {
			Status2 = VL53L0X_GetRangingMeasurementData(pMyDevice2,
 8003e4a:	4604      	mov	r4, r0
					pRangingMeasurementData2);
			measurement2 = pRangingMeasurementData2->RangeMilliMeter;

			VL53L0X_ClearInterruptMask(pMyDevice2,
 8003e4c:	2104      	movs	r1, #4
 8003e4e:	a8a2      	add	r0, sp, #648	; 0x288
 8003e50:	f001 f932 	bl	80050b8 <VL53L0X_ClearInterruptMask>
			VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY);
			dataReady = 0;
 8003e54:	2300      	movs	r3, #0
 8003e56:	703b      	strb	r3, [r7, #0]
		}
		switch (state) {
 8003e58:	4e24      	ldr	r6, [pc, #144]	; (8003eec <main+0x214>)
 8003e5a:	7833      	ldrb	r3, [r6, #0]
 8003e5c:	2b03      	cmp	r3, #3
 8003e5e:	d8c8      	bhi.n	8003df2 <main+0x11a>
 8003e60:	e8df f003 	tbb	[pc, r3]
 8003e64:	221c0802 	.word	0x221c0802
		case WAIT:
			reqSpeedRight = 0;
 8003e68:	4a21      	ldr	r2, [pc, #132]	; (8003ef0 <main+0x218>)
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	8013      	strh	r3, [r2, #0]
			reqSpeedLeft = 0;
 8003e6e:	4a21      	ldr	r2, [pc, #132]	; (8003ef4 <main+0x21c>)
 8003e70:	8013      	strh	r3, [r2, #0]

			break;
 8003e72:	e7be      	b.n	8003df2 <main+0x11a>
		case SEARCH:
			reqSpeedRight = 8;
 8003e74:	4b1e      	ldr	r3, [pc, #120]	; (8003ef0 <main+0x218>)
 8003e76:	2208      	movs	r2, #8
 8003e78:	801a      	strh	r2, [r3, #0]

			if (measurement < 150 && measurement2 < 150)
 8003e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e7e:	2b95      	cmp	r3, #149	; 0x95
 8003e80:	d805      	bhi.n	8003e8e <main+0x1b6>
 8003e82:	4b19      	ldr	r3, [pc, #100]	; (8003ee8 <main+0x210>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b95      	cmp	r3, #149	; 0x95
				state = FIGHT;
 8003e88:	bf9c      	itt	ls
 8003e8a:	2302      	movls	r3, #2
 8003e8c:	7033      	strbls	r3, [r6, #0]
			if (KTIR_data[3] < 1000) {
 8003e8e:	4b10      	ldr	r3, [pc, #64]	; (8003ed0 <main+0x1f8>)
 8003e90:	88db      	ldrh	r3, [r3, #6]
 8003e92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e96:	d2ac      	bcs.n	8003df2 <main+0x11a>
				state = BACK;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e010      	b.n	8003ebe <main+0x1e6>
			}
			break;
		case FIGHT:
			reqSpeedLeft = 8;
 8003e9c:	4a15      	ldr	r2, [pc, #84]	; (8003ef4 <main+0x21c>)
 8003e9e:	2308      	movs	r3, #8
 8003ea0:	8013      	strh	r3, [r2, #0]
			reqSpeedRight = 8;
 8003ea2:	4a13      	ldr	r2, [pc, #76]	; (8003ef0 <main+0x218>)
 8003ea4:	8013      	strh	r3, [r2, #0]
 8003ea6:	e7f2      	b.n	8003e8e <main+0x1b6>
			if (KTIR_data[3] < 1000) {
				state = BACK;
			}
			break;
		case BACK:
			reqSpeedLeft = -8;
 8003ea8:	4a12      	ldr	r2, [pc, #72]	; (8003ef4 <main+0x21c>)
 8003eaa:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8003eae:	8013      	strh	r3, [r2, #0]
			reqSpeedRight = -8;
 8003eb0:	4a0f      	ldr	r2, [pc, #60]	; (8003ef0 <main+0x218>)
			HAL_Delay(600);
 8003eb2:	f44f 7016 	mov.w	r0, #600	; 0x258
				state = BACK;
			}
			break;
		case BACK:
			reqSpeedLeft = -8;
			reqSpeedRight = -8;
 8003eb6:	8013      	strh	r3, [r2, #0]
			HAL_Delay(600);
 8003eb8:	f7fd f864 	bl	8000f84 <HAL_Delay>
			state = SEARCH;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	7033      	strb	r3, [r6, #0]

			break;
 8003ec0:	e797      	b.n	8003df2 <main+0x11a>
	////////////////////// VL53L0X initialization and test /////////////////////////
	////////// Interface test
	if (Status2 == VL53L0X_ERROR_NONE) {
		status_int2 = VL53L0X_GetVersion(pVersion2);
		if (status_int2 != 0) {
			Status2 = VL53L0X_ERROR_CONTROL_INTERFACE;
 8003ec2:	f06f 0413 	mvn.w	r4, #19
 8003ec6:	e78e      	b.n	8003de6 <main+0x10e>
 8003ec8:	20000884 	.word	0x20000884
 8003ecc:	20000b7c 	.word	0x20000b7c
 8003ed0:	20000828 	.word	0x20000828
 8003ed4:	20000a5c 	.word	0x20000a5c
 8003ed8:	40020000 	.word	0x40020000
 8003edc:	2000093c 	.word	0x2000093c
 8003ee0:	20000821 	.word	0x20000821
 8003ee4:	40020400 	.word	0x40020400
 8003ee8:	2000081c 	.word	0x2000081c
 8003eec:	20000820 	.word	0x20000820
 8003ef0:	20000838 	.word	0x20000838
 8003ef4:	20000836 	.word	0x20000836
 8003ef8:	20000824 	.word	0x20000824

08003efc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void Error_Handler(void) {
 8003efc:	b508      	push	{r3, lr}
	/* USER CODE BEGIN Error_Handler */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		print("Unidentified error. Please restart.\r\n");
 8003efe:	4802      	ldr	r0, [pc, #8]	; (8003f08 <Error_Handler+0xc>)
 8003f00:	f7ff fac6 	bl	8003490 <print>
 8003f04:	e7fb      	b.n	8003efe <Error_Handler+0x2>
 8003f06:	bf00      	nop
 8003f08:	08009de1 	.word	0x08009de1

08003f0c <Motion_init>:
pid_params pid_params_mot2;
pid_params pid_params_mot3;
pid_params pid_params_mot4;


void Motion_init(void){
 8003f0c:	b508      	push	{r3, lr}
 8003f0e:	ed2d 8b04 	vpush	{d8-d9}
	//init motor pids values
	PID_init(18, 0.74, 0, 100, &pid_params_mot1);
 8003f12:	eddf 8a1e 	vldr	s17, [pc, #120]	; 8003f8c <Motion_init+0x80>
 8003f16:	ed9f 8a1e 	vldr	s16, [pc, #120]	; 8003f90 <Motion_init+0x84>
 8003f1a:	ed9f 9a1e 	vldr	s18, [pc, #120]	; 8003f94 <Motion_init+0x88>
 8003f1e:	481e      	ldr	r0, [pc, #120]	; (8003f98 <Motion_init+0x8c>)
 8003f20:	eef0 1a68 	vmov.f32	s3, s17
 8003f24:	eeb0 1a48 	vmov.f32	s2, s16
 8003f28:	eef0 0a49 	vmov.f32	s1, s18
 8003f2c:	eeb3 0a02 	vmov.f32	s0, #50	; 0x41900000  18.0
 8003f30:	f000 fa04 	bl	800433c <PID_init>
	PID_init(25, 2, 0, 100, &pid_params_mot2);
 8003f34:	eef0 1a68 	vmov.f32	s3, s17
 8003f38:	eeb0 1a48 	vmov.f32	s2, s16
 8003f3c:	4817      	ldr	r0, [pc, #92]	; (8003f9c <Motion_init+0x90>)
 8003f3e:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003f42:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8003f46:	f000 f9f9 	bl	800433c <PID_init>
	PID_init(18, 0.74, 0, 100, &pid_params_mot3);
 8003f4a:	eef0 1a68 	vmov.f32	s3, s17
 8003f4e:	eeb0 1a48 	vmov.f32	s2, s16
 8003f52:	eef0 0a49 	vmov.f32	s1, s18
 8003f56:	4812      	ldr	r0, [pc, #72]	; (8003fa0 <Motion_init+0x94>)
 8003f58:	eeb3 0a02 	vmov.f32	s0, #50	; 0x41900000  18.0
 8003f5c:	f000 f9ee 	bl	800433c <PID_init>
	PID_init(25, 2, 0, 100, &pid_params_mot4);
 8003f60:	4810      	ldr	r0, [pc, #64]	; (8003fa4 <Motion_init+0x98>)
 8003f62:	eef0 1a68 	vmov.f32	s3, s17
 8003f66:	eeb0 1a48 	vmov.f32	s2, s16
 8003f6a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003f6e:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8003f72:	f000 f9e3 	bl	800433c <PID_init>

	//Set half of ARR register value as default timers CNT registers value
	HAL_Set_Encoders();
 8003f76:	f7ff faa7 	bl	80034c8 <HAL_Set_Encoders>
	//Set default PWM value  0
	HAL_Set_PWM();
 8003f7a:	f7ff fad5 	bl	8003528 <HAL_Set_PWM>
	//Motor control interrupt ON
	HAL_TIM_Base_Start_IT(&htim10);
}
 8003f7e:	ecbd 8b04 	vpop	{d8-d9}
	//Set half of ARR register value as default timers CNT registers value
	HAL_Set_Encoders();
	//Set default PWM value  0
	HAL_Set_PWM();
	//Motor control interrupt ON
	HAL_TIM_Base_Start_IT(&htim10);
 8003f82:	4809      	ldr	r0, [pc, #36]	; (8003fa8 <Motion_init+0x9c>)
}
 8003f84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	//Set half of ARR register value as default timers CNT registers value
	HAL_Set_Encoders();
	//Set default PWM value  0
	HAL_Set_PWM();
	//Motor control interrupt ON
	HAL_TIM_Base_Start_IT(&htim10);
 8003f88:	f7fe bc32 	b.w	80027f0 <HAL_TIM_Base_Start_IT>
 8003f8c:	42c80000 	.word	0x42c80000
 8003f90:	00000000 	.word	0x00000000
 8003f94:	3f3d70a4 	.word	0x3f3d70a4
 8003f98:	20000bf4 	.word	0x20000bf4
 8003f9c:	20000bbc 	.word	0x20000bbc
 8003fa0:	20000bd8 	.word	0x20000bd8
 8003fa4:	20000c10 	.word	0x20000c10
 8003fa8:	20000990 	.word	0x20000990

08003fac <Motion_tick>:
}

void Motion_tick(void){
 8003fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fb0:	ed2d 8b04 	vpush	{d8-d9}
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
			actPulse4[1] = actPulse4[0];
			//read encoders, fix mistakes with wiring and difference in encoders
			actPulse1[0] = TIM1->CNT;
			actPulse2[0] = ((TIM3->ARR) - (TIM3->CNT));	//change polarisation //motor 100:1
 8003fb4:	4dcb      	ldr	r5, [pc, #812]	; (80042e4 <Motion_tick+0x338>)
			actPulse1[1] = actPulse1[0];
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
			actPulse4[1] = actPulse4[0];
			//read encoders, fix mistakes with wiring and difference in encoders
			actPulse1[0] = TIM1->CNT;
 8003fb6:	f8df e370 	ldr.w	lr, [pc, #880]	; 8004328 <Motion_tick+0x37c>
			actPulse2[0] = ((TIM3->ARR) - (TIM3->CNT));	//change polarisation //motor 100:1
			actPulse3[0] = (TIM4->ARR) - (TIM4->CNT);		//change polarisation
 8003fba:	4ccb      	ldr	r4, [pc, #812]	; (80042e8 <Motion_tick+0x33c>)
			actPulse1[1] = actPulse1[0];
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
			actPulse4[1] = actPulse4[0];
			//read encoders, fix mistakes with wiring and difference in encoders
			actPulse1[0] = TIM1->CNT;
 8003fbc:	f8de 3024 	ldr.w	r3, [lr, #36]	; 0x24
			actPulse2[0] = ((TIM3->ARR) - (TIM3->CNT));	//change polarisation //motor 100:1
 8003fc0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
			actPulse3[0] = (TIM4->ARR) - (TIM4->CNT);		//change polarisation
			actPulse4[0] = ((TIM8->CNT));//change polarisation and apply gain factor for diffrent encoder
 8003fc2:	4fca      	ldr	r7, [pc, #808]	; (80042ec <Motion_tick+0x340>)
			static int16_t actPulse3[] = { 0, 0 };
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
 8003fc4:	49ca      	ldr	r1, [pc, #808]	; (80042f0 <Motion_tick+0x344>)
			static int16_t actPulse1[] = { 0, 0 };
			static int16_t actPulse2[] = { 0, 0 };
			static int16_t actPulse3[] = { 0, 0 };
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
 8003fc6:	f8df c364 	ldr.w	ip, [pc, #868]	; 800432c <Motion_tick+0x380>
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
			actPulse4[1] = actPulse4[0];
 8003fca:	4eca      	ldr	r6, [pc, #808]	; (80042f4 <Motion_tick+0x348>)
			static int16_t actPulse3[] = { 0, 0 };
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
 8003fcc:	48ca      	ldr	r0, [pc, #808]	; (80042f8 <Motion_tick+0x34c>)
			static int16_t actPulse1[] = { 0, 0 };
			static int16_t actPulse2[] = { 0, 0 };
			static int16_t actPulse3[] = { 0, 0 };
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
 8003fce:	f9bc b000 	ldrsh.w	fp, [ip]
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
 8003fd2:	f9b1 a000 	ldrsh.w	sl, [r1]
			actPulse4[1] = actPulse4[0];
 8003fd6:	f9b6 9000 	ldrsh.w	r9, [r6]
			static int16_t actPulse1[] = { 0, 0 };
			static int16_t actPulse2[] = { 0, 0 };
			static int16_t actPulse3[] = { 0, 0 };
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
 8003fda:	f8ac b002 	strh.w	fp, [ip, #2]
	HAL_Set_PWM();
	//Motor control interrupt ON
	HAL_TIM_Base_Start_IT(&htim10);
}

void Motion_tick(void){
 8003fde:	b087      	sub	sp, #28
			static int16_t actPulse3[] = { 0, 0 };
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
 8003fe0:	f8a0 a002 	strh.w	sl, [r0, #2]
			actPulse4[1] = actPulse4[0];
			//read encoders, fix mistakes with wiring and difference in encoders
			actPulse1[0] = TIM1->CNT;
			actPulse2[0] = ((TIM3->ARR) - (TIM3->CNT));	//change polarisation //motor 100:1
 8003fe4:	9201      	str	r2, [sp, #4]
 8003fe6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003fe8:	9202      	str	r2, [sp, #8]
			actPulse3[0] = (TIM4->ARR) - (TIM4->CNT);		//change polarisation
 8003fea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003fec:	9203      	str	r2, [sp, #12]
 8003fee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003ff0:	9204      	str	r2, [sp, #16]
			actPulse4[0] = ((TIM8->CNT));//change polarisation and apply gain factor for diffrent encoder
 8003ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24

			TIM1->CNT = (TIM1->ARR) / 2; //set default value of half of  the maximal value
 8003ff4:	f8de 802c 	ldr.w	r8, [lr, #44]	; 0x2c
			static int16_t actPulse4[] = { 0, 0 };

			actPulse1[1] = actPulse1[0];
			actPulse2[1] = actPulse2[0];
			actPulse2[1] = actPulse3[0];
			actPulse4[1] = actPulse4[0];
 8003ff8:	f8a6 9002 	strh.w	r9, [r6, #2]
			actPulse1[0] = TIM1->CNT;
			actPulse2[0] = ((TIM3->ARR) - (TIM3->CNT));	//change polarisation //motor 100:1
			actPulse3[0] = (TIM4->ARR) - (TIM4->CNT);		//change polarisation
			actPulse4[0] = ((TIM8->CNT));//change polarisation and apply gain factor for diffrent encoder

			TIM1->CNT = (TIM1->ARR) / 2; //set default value of half of  the maximal value
 8003ffc:	ea4f 0858 	mov.w	r8, r8, lsr #1
			actPulse4[1] = actPulse4[0];
			//read encoders, fix mistakes with wiring and difference in encoders
			actPulse1[0] = TIM1->CNT;
			actPulse2[0] = ((TIM3->ARR) - (TIM3->CNT));	//change polarisation //motor 100:1
			actPulse3[0] = (TIM4->ARR) - (TIM4->CNT);		//change polarisation
			actPulse4[0] = ((TIM8->CNT));//change polarisation and apply gain factor for diffrent encoder
 8004000:	9205      	str	r2, [sp, #20]

			TIM1->CNT = (TIM1->ARR) / 2; //set default value of half of  the maximal value
 8004002:	f8ce 8024 	str.w	r8, [lr, #36]	; 0x24
			TIM3->CNT = (TIM3->ARR) / 2;
 8004006:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
 800400a:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800400e:	f8c5 8024 	str.w	r8, [r5, #36]	; 0x24
			TIM4->CNT = (TIM4->ARR) / 2;
 8004012:	f8d4 802c 	ldr.w	r8, [r4, #44]	; 0x2c
 8004016:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800401a:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
			TIM8->CNT = (TIM8->ARR) / 2;
 800401e:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 8004022:	ea4f 0858 	mov.w	r8, r8, lsr #1
 8004026:	f8c7 8024 	str.w	r8, [r7, #36]	; 0x24

			//prepare data for pid functions
			actPulse1[0] -= (TIM1->ARR) / 2;
 800402a:	f8de e02c 	ldr.w	lr, [lr, #44]	; 0x2c
			actPulse2[0] -= (TIM3->ARR) / 2;
 800402e:	6aed      	ldr	r5, [r5, #44]	; 0x2c
			actPulse3[0] -= (TIM4->ARR) / 2;
 8004030:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
			actPulse4[0] -= (TIM8->ARR) / 2;
 8004032:	6aff      	ldr	r7, [r7, #44]	; 0x2c

			actPulse1[0] = (actPulse1[0] + actPulse1[1]) / 2;
 8004034:	eba3 035e 	sub.w	r3, r3, lr, lsr #1
 8004038:	f04f 0802 	mov.w	r8, #2
 800403c:	fa0b fb83 	sxtah	fp, fp, r3
 8004040:	fb9b fbf8 	sdiv	fp, fp, r8
 8004044:	fa0f fb8b 	sxth.w	fp, fp
 8004048:	f8ac b000 	strh.w	fp, [ip]
			actPulse2[0] = (actPulse2[0] + actPulse2[1]) / 2;
 800404c:	9b01      	ldr	r3, [sp, #4]
 800404e:	9a02      	ldr	r2, [sp, #8]
 8004050:	1a9b      	subs	r3, r3, r2
 8004052:	eba3 0555 	sub.w	r5, r3, r5, lsr #1
			actPulse3[0] = (actPulse3[0] + actPulse3[1]) / 2;
 8004056:	9a04      	ldr	r2, [sp, #16]
 8004058:	9b03      	ldr	r3, [sp, #12]
 800405a:	1a9b      	subs	r3, r3, r2
 800405c:	eba3 0454 	sub.w	r4, r3, r4, lsr #1
 8004060:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
			actPulse2[0] -= (TIM3->ARR) / 2;
			actPulse3[0] -= (TIM4->ARR) / 2;
			actPulse4[0] -= (TIM8->ARR) / 2;

			actPulse1[0] = (actPulse1[0] + actPulse1[1]) / 2;
			actPulse2[0] = (actPulse2[0] + actPulse2[1]) / 2;
 8004064:	fa0a fa85 	sxtah	sl, sl, r5
			actPulse3[0] = (actPulse3[0] + actPulse3[1]) / 2;
 8004068:	fa03 f484 	sxtah	r4, r3, r4
			actPulse4[0] = (actPulse4[0] + actPulse4[1]) / 2;

			//calculate pids

			if (reqSpeedLeft != 0) {
 800406c:	4da3      	ldr	r5, [pc, #652]	; (80042fc <Motion_tick+0x350>)
			actPulse4[0] -= (TIM8->ARR) / 2;

			actPulse1[0] = (actPulse1[0] + actPulse1[1]) / 2;
			actPulse2[0] = (actPulse2[0] + actPulse2[1]) / 2;
			actPulse3[0] = (actPulse3[0] + actPulse3[1]) / 2;
			actPulse4[0] = (actPulse4[0] + actPulse4[1]) / 2;
 800406e:	9b05      	ldr	r3, [sp, #20]
			actPulse3[0] -= (TIM4->ARR) / 2;
			actPulse4[0] -= (TIM8->ARR) / 2;

			actPulse1[0] = (actPulse1[0] + actPulse1[1]) / 2;
			actPulse2[0] = (actPulse2[0] + actPulse2[1]) / 2;
			actPulse3[0] = (actPulse3[0] + actPulse3[1]) / 2;
 8004070:	fb94 f4f8 	sdiv	r4, r4, r8
			actPulse4[0] = (actPulse4[0] + actPulse4[1]) / 2;
 8004074:	eba3 0257 	sub.w	r2, r3, r7, lsr #1

			//calculate pids

			if (reqSpeedLeft != 0) {
 8004078:	f9b5 3000 	ldrsh.w	r3, [r5]
			actPulse2[0] -= (TIM3->ARR) / 2;
			actPulse3[0] -= (TIM4->ARR) / 2;
			actPulse4[0] -= (TIM8->ARR) / 2;

			actPulse1[0] = (actPulse1[0] + actPulse1[1]) / 2;
			actPulse2[0] = (actPulse2[0] + actPulse2[1]) / 2;
 800407c:	fb9a faf8 	sdiv	sl, sl, r8
			actPulse3[0] = (actPulse3[0] + actPulse3[1]) / 2;
 8004080:	800c      	strh	r4, [r1, #0]
			actPulse4[0] = (actPulse4[0] + actPulse4[1]) / 2;
 8004082:	fa09 f982 	sxtah	r9, r9, r2
			actPulse2[0] -= (TIM3->ARR) / 2;
			actPulse3[0] -= (TIM4->ARR) / 2;
			actPulse4[0] -= (TIM8->ARR) / 2;

			actPulse1[0] = (actPulse1[0] + actPulse1[1]) / 2;
			actPulse2[0] = (actPulse2[0] + actPulse2[1]) / 2;
 8004086:	f8a0 a000 	strh.w	sl, [r0]
			actPulse3[0] = (actPulse3[0] + actPulse3[1]) / 2;
			actPulse4[0] = (actPulse4[0] + actPulse4[1]) / 2;
 800408a:	fb99 f8f8 	sdiv	r8, r9, r8
 800408e:	460f      	mov	r7, r1
 8004090:	f8a6 8000 	strh.w	r8, [r6]
 8004094:	4604      	mov	r4, r0

			//calculate pids

			if (reqSpeedLeft != 0) {
 8004096:	b313      	cbz	r3, 80040de <Motion_tick+0x132>
				pid1 = PID_calculate((float) reqSpeedLeft, (float) actPulse1[0],
 8004098:	ee07 ba90 	vmov	s15, fp
 800409c:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 80040a0:	ee07 3a90 	vmov	s15, r3
 80040a4:	4896      	ldr	r0, [pc, #600]	; (8004300 <Motion_tick+0x354>)
 80040a6:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80040aa:	f000 f955 	bl	8004358 <PID_calculate>
						&pid_params_mot1);
				pid4 = PID_calculate((float) 1.4 * reqSpeedLeft,
 80040ae:	f9b6 3000 	ldrsh.w	r3, [r6]
 80040b2:	eddf 7a94 	vldr	s15, [pc, #592]	; 8004304 <Motion_tick+0x358>
 80040b6:	4894      	ldr	r0, [pc, #592]	; (8004308 <Motion_tick+0x35c>)
 80040b8:	ee00 3a90 	vmov	s1, r3
 80040bc:	f9b5 3000 	ldrsh.w	r3, [r5]
			actPulse4[0] = (actPulse4[0] + actPulse4[1]) / 2;

			//calculate pids

			if (reqSpeedLeft != 0) {
				pid1 = PID_calculate((float) reqSpeedLeft, (float) actPulse1[0],
 80040c0:	eeb0 9a40 	vmov.f32	s18, s0
						&pid_params_mot1);
				pid4 = PID_calculate((float) 1.4 * reqSpeedLeft,
 80040c4:	ee00 3a10 	vmov	s0, r3
 80040c8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80040cc:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80040d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80040d4:	f000 f940 	bl	8004358 <PID_calculate>
 80040d8:	eeb0 8a40 	vmov.f32	s16, s0
 80040dc:	e003      	b.n	80040e6 <Motion_tick+0x13a>
						(float) actPulse4[0], &pid_params_mot4);

			} else {
				pid1 = 0;
				pid4 = 0;
 80040de:	ed9f 8a8b 	vldr	s16, [pc, #556]	; 800430c <Motion_tick+0x360>
						&pid_params_mot1);
				pid4 = PID_calculate((float) 1.4 * reqSpeedLeft,
						(float) actPulse4[0], &pid_params_mot4);

			} else {
				pid1 = 0;
 80040e2:	eeb0 9a48 	vmov.f32	s18, s16
				pid4 = 0;
			}

			if (reqSpeedRight != 0) {
 80040e6:	4d8a      	ldr	r5, [pc, #552]	; (8004310 <Motion_tick+0x364>)
 80040e8:	f9b5 3000 	ldrsh.w	r3, [r5]
 80040ec:	b313      	cbz	r3, 8004134 <Motion_tick+0x188>

				pid2 = PID_calculate((float) 1.4 * reqSpeedRight,
 80040ee:	ee07 3a90 	vmov	s15, r3
 80040f2:	f9b4 2000 	ldrsh.w	r2, [r4]
 80040f6:	4887      	ldr	r0, [pc, #540]	; (8004314 <Motion_tick+0x368>)
 80040f8:	ee00 2a90 	vmov	s1, r2
 80040fc:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8004100:	eddf 7a80 	vldr	s15, [pc, #512]	; 8004304 <Motion_tick+0x358>
 8004104:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8004108:	ee20 0a27 	vmul.f32	s0, s0, s15
 800410c:	f000 f924 	bl	8004358 <PID_calculate>
						(float) actPulse2[0], &pid_params_mot2);
				pid3 = PID_calculate((float) reqSpeedRight, (float) actPulse3[0],
 8004110:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004114:	4880      	ldr	r0, [pc, #512]	; (8004318 <Motion_tick+0x36c>)
 8004116:	ee00 3a90 	vmov	s1, r3
 800411a:	f9b5 3000 	ldrsh.w	r3, [r5]
				pid4 = 0;
			}

			if (reqSpeedRight != 0) {

				pid2 = PID_calculate((float) 1.4 * reqSpeedRight,
 800411e:	eef0 8a40 	vmov.f32	s17, s0
						(float) actPulse2[0], &pid_params_mot2);
				pid3 = PID_calculate((float) reqSpeedRight, (float) actPulse3[0],
 8004122:	ee00 3a10 	vmov	s0, r3
 8004126:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 800412a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800412e:	f000 f913 	bl	8004358 <PID_calculate>
 8004132:	e003      	b.n	800413c <Motion_tick+0x190>
						&pid_params_mot3);
			} else {
				pid2 = 0;
				pid3 = 0;
 8004134:	ed9f 0a75 	vldr	s0, [pc, #468]	; 800430c <Motion_tick+0x360>
				pid2 = PID_calculate((float) 1.4 * reqSpeedRight,
						(float) actPulse2[0], &pid_params_mot2);
				pid3 = PID_calculate((float) reqSpeedRight, (float) actPulse3[0],
						&pid_params_mot3);
			} else {
				pid2 = 0;
 8004138:	eef0 8a40 	vmov.f32	s17, s0
				pid3 = 0;
			}

			//fix duty value to positive values only and set direction
			if (pid1 < 0) {
 800413c:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004144:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8004330 <Motion_tick+0x384>
 8004148:	d50b      	bpl.n	8004162 <Motion_tick+0x1b6>
				duty1 = (-1) * pid1;
 800414a:	eeb1 9a49 	vneg.f32	s18, s18
 800414e:	eefd 7ac9 	vcvt.s32.f32	s15, s18
				directionMot1 = 0;
 8004152:	2300      	movs	r3, #0
				pid3 = 0;
			}

			//fix duty value to positive values only and set direction
			if (pid1 < 0) {
				duty1 = (-1) * pid1;
 8004154:	edcd 7a01 	vstr	s15, [sp, #4]
 8004158:	f9bd 5004 	ldrsh.w	r5, [sp, #4]
				directionMot1 = 0;
 800415c:	f888 3000 	strb.w	r3, [r8]
 8004160:	e008      	b.n	8004174 <Motion_tick+0x1c8>
			} else {
				directionMot1 = 1;
				duty1 = pid1;
 8004162:	eefd 7ac9 	vcvt.s32.f32	s15, s18
			//fix duty value to positive values only and set direction
			if (pid1 < 0) {
				duty1 = (-1) * pid1;
				directionMot1 = 0;
			} else {
				directionMot1 = 1;
 8004166:	2301      	movs	r3, #1
				duty1 = pid1;
 8004168:	edcd 7a01 	vstr	s15, [sp, #4]
 800416c:	f9bd 5004 	ldrsh.w	r5, [sp, #4]
			//fix duty value to positive values only and set direction
			if (pid1 < 0) {
				duty1 = (-1) * pid1;
				directionMot1 = 0;
			} else {
				directionMot1 = 1;
 8004170:	f888 3000 	strb.w	r3, [r8]
				duty1 = pid1;
			}
			if (pid2 < 0) {
 8004174:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8004178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800417c:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8004334 <Motion_tick+0x388>
 8004180:	d50b      	bpl.n	800419a <Motion_tick+0x1ee>
				duty2 = (-1) * pid2;
 8004182:	eef1 8a68 	vneg.f32	s17, s17
 8004186:	eefd 7ae8 	vcvt.s32.f32	s15, s17
				directionMot2 = 0;
 800418a:	2300      	movs	r3, #0
			} else {
				directionMot1 = 1;
				duty1 = pid1;
			}
			if (pid2 < 0) {
				duty2 = (-1) * pid2;
 800418c:	edcd 7a01 	vstr	s15, [sp, #4]
 8004190:	f9bd 6004 	ldrsh.w	r6, [sp, #4]
				directionMot2 = 0;
 8004194:	f889 3000 	strb.w	r3, [r9]
 8004198:	e008      	b.n	80041ac <Motion_tick+0x200>
			} else {
				directionMot2 = 1;
				duty2 = pid2;
 800419a:	eefd 7ae8 	vcvt.s32.f32	s15, s17
			}
			if (pid2 < 0) {
				duty2 = (-1) * pid2;
				directionMot2 = 0;
			} else {
				directionMot2 = 1;
 800419e:	2301      	movs	r3, #1
				duty2 = pid2;
 80041a0:	edcd 7a01 	vstr	s15, [sp, #4]
 80041a4:	f9bd 6004 	ldrsh.w	r6, [sp, #4]
			}
			if (pid2 < 0) {
				duty2 = (-1) * pid2;
				directionMot2 = 0;
			} else {
				directionMot2 = 1;
 80041a8:	f889 3000 	strb.w	r3, [r9]
				duty2 = pid2;
			}
			if (pid3 < 0) {
 80041ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80041b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041b4:	4b59      	ldr	r3, [pc, #356]	; (800431c <Motion_tick+0x370>)
 80041b6:	d50a      	bpl.n	80041ce <Motion_tick+0x222>
				duty3 = (-1) * pid3;
 80041b8:	eeb1 0a40 	vneg.f32	s0, s0
 80041bc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
				directionMot3 = 0;
 80041c0:	2200      	movs	r2, #0
			} else {
				directionMot2 = 1;
				duty2 = pid2;
			}
			if (pid3 < 0) {
				duty3 = (-1) * pid3;
 80041c2:	edcd 7a01 	vstr	s15, [sp, #4]
 80041c6:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
				directionMot3 = 0;
 80041ca:	701a      	strb	r2, [r3, #0]
 80041cc:	e007      	b.n	80041de <Motion_tick+0x232>
			} else {
				directionMot3 = 1;
				duty3 = pid3;
 80041ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
			}
			if (pid3 < 0) {
				duty3 = (-1) * pid3;
				directionMot3 = 0;
			} else {
				directionMot3 = 1;
 80041d2:	2201      	movs	r2, #1
				duty3 = pid3;
 80041d4:	edcd 7a01 	vstr	s15, [sp, #4]
 80041d8:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
			}
			if (pid3 < 0) {
				duty3 = (-1) * pid3;
				directionMot3 = 0;
			} else {
				directionMot3 = 1;
 80041dc:	701a      	strb	r2, [r3, #0]
				duty3 = pid3;
			}
			if (pid4 < 0) {
 80041de:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80041e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e6:	f8df a150 	ldr.w	sl, [pc, #336]	; 8004338 <Motion_tick+0x38c>
 80041ea:	d50b      	bpl.n	8004204 <Motion_tick+0x258>
				duty4 = (-1) * pid4;
 80041ec:	eeb1 8a48 	vneg.f32	s16, s16
 80041f0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
				directionMot4 = 0;
 80041f4:	2200      	movs	r2, #0
			} else {
				directionMot3 = 1;
				duty3 = pid3;
			}
			if (pid4 < 0) {
				duty4 = (-1) * pid4;
 80041f6:	edcd 7a01 	vstr	s15, [sp, #4]
 80041fa:	f9bd 7004 	ldrsh.w	r7, [sp, #4]
				directionMot4 = 0;
 80041fe:	f88a 2000 	strb.w	r2, [sl]
 8004202:	e008      	b.n	8004216 <Motion_tick+0x26a>
			} else {
				directionMot4 = 1;
				duty4 = pid4;
 8004204:	eefd 7ac8 	vcvt.s32.f32	s15, s16
			}
			if (pid4 < 0) {
				duty4 = (-1) * pid4;
				directionMot4 = 0;
			} else {
				directionMot4 = 1;
 8004208:	2201      	movs	r2, #1
				duty4 = pid4;
 800420a:	edcd 7a01 	vstr	s15, [sp, #4]
 800420e:	f9bd 7004 	ldrsh.w	r7, [sp, #4]
			}
			if (pid4 < 0) {
				duty4 = (-1) * pid4;
				directionMot4 = 0;
			} else {
				directionMot4 = 1;
 8004212:	f88a 2000 	strb.w	r2, [sl]
				duty4 = pid4;
			}

			//set direction

			if (directionMot3 == 1) {
 8004216:	f893 b000 	ldrb.w	fp, [r3]
 800421a:	f1bb 0f01 	cmp.w	fp, #1
 800421e:	d107      	bne.n	8004230 <Motion_tick+0x284>
				HAL_GPIO_WritePin(IN4_A_GPIO_Port, IN4_A_Pin, 0);		//FW
 8004220:	2200      	movs	r2, #0
 8004222:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004226:	483e      	ldr	r0, [pc, #248]	; (8004320 <Motion_tick+0x374>)
 8004228:	f7fd fbb4 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN4_B_GPIO_Port, IN4_B_Pin, 1);
 800422c:	465a      	mov	r2, fp
 800422e:	e006      	b.n	800423e <Motion_tick+0x292>
			} else {
				HAL_GPIO_WritePin(IN4_A_GPIO_Port, IN4_A_Pin, 1);		//BW
 8004230:	2201      	movs	r2, #1
 8004232:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004236:	483a      	ldr	r0, [pc, #232]	; (8004320 <Motion_tick+0x374>)
 8004238:	f7fd fbac 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN4_B_GPIO_Port, IN4_B_Pin, 0);
 800423c:	2200      	movs	r2, #0
 800423e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004242:	4837      	ldr	r0, [pc, #220]	; (8004320 <Motion_tick+0x374>)
 8004244:	f7fd fba6 	bl	8001994 <HAL_GPIO_WritePin>
			}
			if (directionMot4 == 1) {
 8004248:	f89a a000 	ldrb.w	sl, [sl]
 800424c:	f1ba 0f01 	cmp.w	sl, #1
 8004250:	d107      	bne.n	8004262 <Motion_tick+0x2b6>
				HAL_GPIO_WritePin(IN3_A_GPIO_Port, IN3_A_Pin, 0);		//FW
 8004252:	2200      	movs	r2, #0
 8004254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004258:	4832      	ldr	r0, [pc, #200]	; (8004324 <Motion_tick+0x378>)
 800425a:	f7fd fb9b 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN3_B_GPIO_Port, IN3_B_Pin, 1);
 800425e:	4652      	mov	r2, sl
 8004260:	e006      	b.n	8004270 <Motion_tick+0x2c4>
			} else {
				HAL_GPIO_WritePin(IN3_A_GPIO_Port, IN3_A_Pin, 1);		//BW
 8004262:	2201      	movs	r2, #1
 8004264:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004268:	482e      	ldr	r0, [pc, #184]	; (8004324 <Motion_tick+0x378>)
 800426a:	f7fd fb93 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN3_B_GPIO_Port, IN3_B_Pin, 0);
 800426e:	2200      	movs	r2, #0
 8004270:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004274:	482b      	ldr	r0, [pc, #172]	; (8004324 <Motion_tick+0x378>)
 8004276:	f7fd fb8d 	bl	8001994 <HAL_GPIO_WritePin>
			}

			if (directionMot2 == 1) {
 800427a:	f899 9000 	ldrb.w	r9, [r9]
 800427e:	f1b9 0f01 	cmp.w	r9, #1
 8004282:	d106      	bne.n	8004292 <Motion_tick+0x2e6>

				HAL_GPIO_WritePin(IN1_A_GPIO_Port, IN1_A_Pin, 0);		//FW
 8004284:	2200      	movs	r2, #0
 8004286:	4649      	mov	r1, r9
 8004288:	4825      	ldr	r0, [pc, #148]	; (8004320 <Motion_tick+0x374>)
 800428a:	f7fd fb83 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN1_B_GPIO_Port, IN1_B_Pin, 1);
 800428e:	464a      	mov	r2, r9
 8004290:	e005      	b.n	800429e <Motion_tick+0x2f2>
			} else {

				HAL_GPIO_WritePin(IN1_A_GPIO_Port, IN1_A_Pin, 1);		//BW
 8004292:	2201      	movs	r2, #1
 8004294:	4611      	mov	r1, r2
 8004296:	4822      	ldr	r0, [pc, #136]	; (8004320 <Motion_tick+0x374>)
 8004298:	f7fd fb7c 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN1_B_GPIO_Port, IN1_B_Pin, 0);
 800429c:	2200      	movs	r2, #0
 800429e:	2102      	movs	r1, #2
 80042a0:	481f      	ldr	r0, [pc, #124]	; (8004320 <Motion_tick+0x374>)
 80042a2:	f7fd fb77 	bl	8001994 <HAL_GPIO_WritePin>
			}
			if (directionMot1 == 1) {
 80042a6:	f898 2000 	ldrb.w	r2, [r8]
 80042aa:	2a01      	cmp	r2, #1
 80042ac:	d105      	bne.n	80042ba <Motion_tick+0x30e>
				HAL_GPIO_WritePin(IN2_A_GPIO_Port, IN2_A_Pin, 1);		//FW
 80042ae:	2140      	movs	r1, #64	; 0x40
 80042b0:	481c      	ldr	r0, [pc, #112]	; (8004324 <Motion_tick+0x378>)
 80042b2:	f7fd fb6f 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN2_B_GPIO_Port, IN2_B_Pin, 0);
 80042b6:	2200      	movs	r2, #0
 80042b8:	e005      	b.n	80042c6 <Motion_tick+0x31a>
			} else {
				HAL_GPIO_WritePin(IN2_A_GPIO_Port, IN2_A_Pin, 0);		//BW
 80042ba:	2200      	movs	r2, #0
 80042bc:	2140      	movs	r1, #64	; 0x40
 80042be:	4819      	ldr	r0, [pc, #100]	; (8004324 <Motion_tick+0x378>)
 80042c0:	f7fd fb68 	bl	8001994 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(IN2_B_GPIO_Port, IN2_B_Pin, 1);
 80042c4:	2201      	movs	r2, #1
 80042c6:	2180      	movs	r1, #128	; 0x80
 80042c8:	4816      	ldr	r0, [pc, #88]	; (8004324 <Motion_tick+0x378>)
 80042ca:	f7fd fb63 	bl	8001994 <HAL_GPIO_WritePin>
			}

			//apply pwm
			TIM2->CCR1 = duty4;
 80042ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042d2:	635f      	str	r7, [r3, #52]	; 0x34
			TIM2->CCR2 = duty2;
 80042d4:	639e      	str	r6, [r3, #56]	; 0x38
			TIM2->CCR3 = duty1;
 80042d6:	63dd      	str	r5, [r3, #60]	; 0x3c
			TIM2->CCR4 = duty3;
 80042d8:	641c      	str	r4, [r3, #64]	; 0x40

}
 80042da:	b007      	add	sp, #28
 80042dc:	ecbd 8b04 	vpop	{d8-d9}
 80042e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042e4:	40000400 	.word	0x40000400
 80042e8:	40000800 	.word	0x40000800
 80042ec:	40010400 	.word	0x40010400
 80042f0:	20000842 	.word	0x20000842
 80042f4:	2000083e 	.word	0x2000083e
 80042f8:	20000832 	.word	0x20000832
 80042fc:	20000836 	.word	0x20000836
 8004300:	20000bf4 	.word	0x20000bf4
 8004304:	3fb33333 	.word	0x3fb33333
 8004308:	20000c10 	.word	0x20000c10
 800430c:	00000000 	.word	0x00000000
 8004310:	20000838 	.word	0x20000838
 8004314:	20000bbc 	.word	0x20000bbc
 8004318:	20000bd8 	.word	0x20000bd8
 800431c:	20000000 	.word	0x20000000
 8004320:	40021000 	.word	0x40021000
 8004324:	40020000 	.word	0x40020000
 8004328:	40010000 	.word	0x40010000
 800432c:	2000083a 	.word	0x2000083a
 8004330:	20000001 	.word	0x20000001
 8004334:	20000002 	.word	0x20000002
 8004338:	20000003 	.word	0x20000003

0800433c <PID_init>:
{

	pPid_params->kp = kp;
	pPid_params->ki = ki;
	pPid_params->kd = kd;
	pPid_params->err = 0;
 800433c:	2300      	movs	r3, #0


void PID_init(float kp, float ki, float kd,float maxOutput, pid_params *pPid_params)
{

	pPid_params->kp = kp;
 800433e:	ed80 0a00 	vstr	s0, [r0]
	pPid_params->ki = ki;
 8004342:	edc0 0a01 	vstr	s1, [r0, #4]
	pPid_params->kd = kd;
 8004346:	ed80 1a02 	vstr	s2, [r0, #8]
	pPid_params->err = 0;
 800434a:	60c3      	str	r3, [r0, #12]
	pPid_params->err_sum = 0;
 800434c:	6103      	str	r3, [r0, #16]
	pPid_params->err_last = 0;
 800434e:	6143      	str	r3, [r0, #20]
	pPid_params->maxOutput=maxOutput;
 8004350:	edc0 1a06 	vstr	s3, [r0, #24]
 8004354:	4770      	bx	lr
	...

08004358 <PID_calculate>:

float PID_calculate(float set_val, float read_val, pid_params *pPid_params)
{
	float err_d, u;

	pPid_params->err = set_val - read_val;
 8004358:	ee70 0a60 	vsub.f32	s1, s0, s1
	pPid_params->err_sum += pPid_params->err;
 800435c:	edd0 7a04 	vldr	s15, [r0, #16]

	if (pPid_params->err_sum > ERR_SUM_MAX) {
 8004360:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80043dc <PID_calculate+0x84>

float PID_calculate(float set_val, float read_val, pid_params *pPid_params)
{
	float err_d, u;

	pPid_params->err = set_val - read_val;
 8004364:	edc0 0a03 	vstr	s1, [r0, #12]
	pPid_params->err_sum += pPid_params->err;
 8004368:	ee70 7aa7 	vadd.f32	s15, s1, s15

	if (pPid_params->err_sum > ERR_SUM_MAX) {
 800436c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004374:	dd02      	ble.n	800437c <PID_calculate+0x24>
		pPid_params->err_sum = ERR_SUM_MAX;
 8004376:	ed80 7a04 	vstr	s14, [r0, #16]
 800437a:	e00a      	b.n	8004392 <PID_calculate+0x3a>
	} else if (pPid_params->err_sum < -ERR_SUM_MAX) {
 800437c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80043e0 <PID_calculate+0x88>
 8004380:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
float PID_calculate(float set_val, float read_val, pid_params *pPid_params)
{
	float err_d, u;

	pPid_params->err = set_val - read_val;
	pPid_params->err_sum += pPid_params->err;
 8004388:	bf48      	it	mi
 800438a:	eef0 7a47 	vmovmi.f32	s15, s14
 800438e:	edc0 7a04 	vstr	s15, [r0, #16]
	} else if (pPid_params->err_sum < -ERR_SUM_MAX) {
		pPid_params->err_sum = -ERR_SUM_MAX;
	}

	err_d = pPid_params->err_last - pPid_params->err;
	u = pPid_params->kp * pPid_params->err + pPid_params->ki * pPid_params->err_sum
 8004392:	edd0 7a01 	vldr	s15, [r0, #4]
 8004396:	ed90 0a04 	vldr	s0, [r0, #16]
 800439a:	ed90 7a05 	vldr	s14, [r0, #20]
 800439e:	ee27 0a80 	vmul.f32	s0, s15, s0
 80043a2:	edd0 7a00 	vldr	s15, [r0]
 80043a6:	eea0 0aa7 	vfma.f32	s0, s1, s15
 80043aa:	ee37 7a60 	vsub.f32	s14, s14, s1
 80043ae:	edd0 7a02 	vldr	s15, [r0, #8]
 80043b2:	eea7 0a27 	vfma.f32	s0, s14, s15
			+ pPid_params->kd * err_d;
	if(u>pPid_params->maxOutput)u=pPid_params->maxOutput;
 80043b6:	edd0 7a06 	vldr	s15, [r0, #24]
 80043ba:	eeb4 0a67 	vcmp.f32	s0, s15
 80043be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c2:	bfc8      	it	gt
 80043c4:	eeb0 0a67 	vmovgt.f32	s0, s15
	if(u<-pPid_params->maxOutput)u=-pPid_params->maxOutput;
 80043c8:	eef1 7a67 	vneg.f32	s15, s15
 80043cc:	eeb4 0a67 	vcmp.f32	s0, s15
 80043d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr


	return u;
}
 80043d4:	bf48      	it	mi
 80043d6:	eeb0 0a67 	vmovmi.f32	s0, s15
 80043da:	4770      	bx	lr
 80043dc:	447a0000 	.word	0x447a0000
 80043e0:	c47a0000 	.word	0xc47a0000

080043e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043e6:	2003      	movs	r0, #3
 80043e8:	f7fc ffde 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80043ec:	2200      	movs	r2, #0
 80043ee:	4611      	mov	r1, r2
 80043f0:	f06f 000b 	mvn.w	r0, #11
 80043f4:	f7fc ffea 	bl	80013cc <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80043f8:	2200      	movs	r2, #0
 80043fa:	4611      	mov	r1, r2
 80043fc:	f06f 000a 	mvn.w	r0, #10
 8004400:	f7fc ffe4 	bl	80013cc <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004404:	2200      	movs	r2, #0
 8004406:	4611      	mov	r1, r2
 8004408:	f06f 0009 	mvn.w	r0, #9
 800440c:	f7fc ffde 	bl	80013cc <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004410:	2200      	movs	r2, #0
 8004412:	4611      	mov	r1, r2
 8004414:	f06f 0004 	mvn.w	r0, #4
 8004418:	f7fc ffd8 	bl	80013cc <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800441c:	2200      	movs	r2, #0
 800441e:	4611      	mov	r1, r2
 8004420:	f06f 0003 	mvn.w	r0, #3
 8004424:	f7fc ffd2 	bl	80013cc <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004428:	2200      	movs	r2, #0
 800442a:	4611      	mov	r1, r2
 800442c:	f06f 0001 	mvn.w	r0, #1
 8004430:	f7fc ffcc 	bl	80013cc <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004434:	2200      	movs	r2, #0
 8004436:	4611      	mov	r1, r2
 8004438:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800443c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004440:	f7fc bfc4 	b.w	80013cc <HAL_NVIC_SetPriority>

08004444 <HAL_ADC_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004444:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8004446:	6802      	ldr	r2, [r0, #0]
 8004448:	4b20      	ldr	r3, [pc, #128]	; (80044cc <HAL_ADC_MspInit+0x88>)
 800444a:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800444c:	b086      	sub	sp, #24
 800444e:	4606      	mov	r6, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8004450:	d139      	bne.n	80044c6 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004452:	2500      	movs	r5, #0
 8004454:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004458:	9500      	str	r5, [sp, #0]
 800445a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800445c:	481c      	ldr	r0, [pc, #112]	; (80044d0 <HAL_ADC_MspInit+0x8c>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800445e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004462:	645a      	str	r2, [r3, #68]	; 0x44
 8004464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004466:	9503      	str	r5, [sp, #12]
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800446c:	9300      	str	r3, [sp, #0]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800446e:	2403      	movs	r4, #3
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004470:	9b00      	ldr	r3, [sp, #0]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004472:	9402      	str	r4, [sp, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004474:	230f      	movs	r3, #15
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004476:	a901      	add	r1, sp, #4
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004478:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800447a:	f7fd f9ab 	bl	80017d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800447e:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004480:	4814      	ldr	r0, [pc, #80]	; (80044d4 <HAL_ADC_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004482:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004484:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004486:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004488:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA2_Stream0;
 800448a:	4c13      	ldr	r4, [pc, #76]	; (80044d8 <HAL_ADC_MspInit+0x94>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800448c:	f7fd f9a2 	bl	80017d4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA2_Stream0;
 8004490:	4b12      	ldr	r3, [pc, #72]	; (80044dc <HAL_ADC_MspInit+0x98>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004492:	60a5      	str	r5, [r4, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA2_Stream0;
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004494:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800449c:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800449e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044a2:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80044a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044a8:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80044aa:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80044ac:	f44f 7380 	mov.w	r3, #256	; 0x100
    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA2_Stream0;
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80044b0:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80044b2:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80044b4:	6225      	str	r5, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044b6:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80044b8:	f7fd f806 	bl	80014c8 <HAL_DMA_Init>
 80044bc:	b108      	cbz	r0, 80044c2 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80044be:	f7ff fd1d 	bl	8003efc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80044c2:	63b4      	str	r4, [r6, #56]	; 0x38
 80044c4:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80044c6:	b006      	add	sp, #24
 80044c8:	bd70      	pop	{r4, r5, r6, pc}
 80044ca:	bf00      	nop
 80044cc:	40012000 	.word	0x40012000
 80044d0:	40020800 	.word	0x40020800
 80044d4:	40020000 	.word	0x40020000
 80044d8:	20000aa4 	.word	0x20000aa4
 80044dc:	40026410 	.word	0x40026410

080044e0 <HAL_I2C_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044e0:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80044e2:	6803      	ldr	r3, [r0, #0]
 80044e4:	4a1f      	ldr	r2, [pc, #124]	; (8004564 <HAL_I2C_MspInit+0x84>)
 80044e6:	4293      	cmp	r3, r2
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044e8:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80044ea:	d11a      	bne.n	8004522 <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80044ec:	23c0      	movs	r3, #192	; 0xc0
 80044ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044f0:	2312      	movs	r3, #18
 80044f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044f4:	2301      	movs	r3, #1
 80044f6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044f8:	2303      	movs	r3, #3
 80044fa:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044fc:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044fe:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004500:	4819      	ldr	r0, [pc, #100]	; (8004568 <HAL_I2C_MspInit+0x88>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004502:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004504:	f7fd f966 	bl	80017d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004508:	2300      	movs	r3, #0
 800450a:	9301      	str	r3, [sp, #4]
 800450c:	4b17      	ldr	r3, [pc, #92]	; (800456c <HAL_I2C_MspInit+0x8c>)
 800450e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004510:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004514:	641a      	str	r2, [r3, #64]	; 0x40
 8004516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800451c:	9301      	str	r3, [sp, #4]
 800451e:	9b01      	ldr	r3, [sp, #4]
 8004520:	e01d      	b.n	800455e <HAL_I2C_MspInit+0x7e>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8004522:	4a13      	ldr	r2, [pc, #76]	; (8004570 <HAL_I2C_MspInit+0x90>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d11a      	bne.n	800455e <HAL_I2C_MspInit+0x7e>
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004528:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800452c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800452e:	2312      	movs	r3, #18
 8004530:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004532:	2301      	movs	r3, #1
 8004534:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004536:	2303      	movs	r3, #3
 8004538:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800453a:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800453c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800453e:	480a      	ldr	r0, [pc, #40]	; (8004568 <HAL_I2C_MspInit+0x88>)
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004540:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004542:	f7fd f947 	bl	80017d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004546:	2300      	movs	r3, #0
 8004548:	9302      	str	r3, [sp, #8]
 800454a:	4b08      	ldr	r3, [pc, #32]	; (800456c <HAL_I2C_MspInit+0x8c>)
 800454c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800454e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004552:	641a      	str	r2, [r3, #64]	; 0x40
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455a:	9302      	str	r3, [sp, #8]
 800455c:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800455e:	b009      	add	sp, #36	; 0x24
 8004560:	f85d fb04 	ldr.w	pc, [sp], #4
 8004564:	40005400 	.word	0x40005400
 8004568:	40020400 	.word	0x40020400
 800456c:	40023800 	.word	0x40023800
 8004570:	40005800 	.word	0x40005800

08004574 <HAL_TIM_Encoder_MspInit>:
  }

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004574:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM1)
 8004576:	6803      	ldr	r3, [r0, #0]
 8004578:	4a3c      	ldr	r2, [pc, #240]	; (800466c <HAL_TIM_Encoder_MspInit+0xf8>)
 800457a:	4293      	cmp	r3, r2
  }

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800457c:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_encoder->Instance==TIM1)
 800457e:	d121      	bne.n	80045c4 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004580:	2400      	movs	r4, #0
 8004582:	4b3b      	ldr	r3, [pc, #236]	; (8004670 <HAL_TIM_Encoder_MspInit+0xfc>)
 8004584:	9401      	str	r4, [sp, #4]
 8004586:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004588:	483a      	ldr	r0, [pc, #232]	; (8004674 <HAL_TIM_Encoder_MspInit+0x100>)
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	645a      	str	r2, [r3, #68]	; 0x44
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004592:	9407      	str	r4, [sp, #28]
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	9301      	str	r3, [sp, #4]
 800459a:	9b01      	ldr	r3, [sp, #4]
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459c:	9408      	str	r4, [sp, #32]
  
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800459e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80045a2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045a4:	2302      	movs	r3, #2
 80045a6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045a8:	a905      	add	r1, sp, #20
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80045aa:	2301      	movs	r3, #1
 80045ac:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045ae:	f7fd f911 	bl	80017d4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80045b2:	4622      	mov	r2, r4
 80045b4:	4621      	mov	r1, r4
 80045b6:	2019      	movs	r0, #25
 80045b8:	f7fc ff08 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80045bc:	2019      	movs	r0, #25
 80045be:	f7fc ff39 	bl	8001434 <HAL_NVIC_EnableIRQ>
 80045c2:	e050      	b.n	8004666 <HAL_TIM_Encoder_MspInit+0xf2>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM3)
 80045c4:	4a2c      	ldr	r2, [pc, #176]	; (8004678 <HAL_TIM_Encoder_MspInit+0x104>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d116      	bne.n	80045f8 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045ca:	2300      	movs	r3, #0
 80045cc:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
 80045d0:	9302      	str	r3, [sp, #8]
 80045d2:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045d4:	4829      	ldr	r0, [pc, #164]	; (800467c <HAL_TIM_Encoder_MspInit+0x108>)
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045d6:	f041 0102 	orr.w	r1, r1, #2
 80045da:	6411      	str	r1, [r2, #64]	; 0x40
 80045dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045de:	9307      	str	r3, [sp, #28]
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045e0:	f002 0202 	and.w	r2, r2, #2
 80045e4:	9202      	str	r2, [sp, #8]
 80045e6:	9a02      	ldr	r2, [sp, #8]
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045e8:	9308      	str	r3, [sp, #32]
  
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80045ea:	2230      	movs	r2, #48	; 0x30
 80045ec:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ee:	2202      	movs	r2, #2
 80045f0:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045f2:	9209      	str	r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f4:	a905      	add	r1, sp, #20
 80045f6:	e034      	b.n	8004662 <HAL_TIM_Encoder_MspInit+0xee>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM4)
 80045f8:	4a21      	ldr	r2, [pc, #132]	; (8004680 <HAL_TIM_Encoder_MspInit+0x10c>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d117      	bne.n	800462e <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045fe:	2300      	movs	r3, #0
 8004600:	f502 320c 	add.w	r2, r2, #143360	; 0x23000
 8004604:	9303      	str	r3, [sp, #12]
 8004606:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004608:	481e      	ldr	r0, [pc, #120]	; (8004684 <HAL_TIM_Encoder_MspInit+0x110>)
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800460a:	f041 0104 	orr.w	r1, r1, #4
 800460e:	6411      	str	r1, [r2, #64]	; 0x40
 8004610:	6c12      	ldr	r2, [r2, #64]	; 0x40
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004612:	9307      	str	r3, [sp, #28]
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004614:	f002 0204 	and.w	r2, r2, #4
 8004618:	9203      	str	r2, [sp, #12]
 800461a:	9a03      	ldr	r2, [sp, #12]
    PD13     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461c:	9308      	str	r3, [sp, #32]
  
    /**TIM4 GPIO Configuration    
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800461e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004622:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004624:	2202      	movs	r2, #2
 8004626:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004628:	9209      	str	r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800462a:	a905      	add	r1, sp, #20
 800462c:	e019      	b.n	8004662 <HAL_TIM_Encoder_MspInit+0xee>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM8)
 800462e:	4a16      	ldr	r2, [pc, #88]	; (8004688 <HAL_TIM_Encoder_MspInit+0x114>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d118      	bne.n	8004666 <HAL_TIM_Encoder_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004634:	2300      	movs	r3, #0
 8004636:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800463a:	9304      	str	r3, [sp, #16]
 800463c:	6c51      	ldr	r1, [r2, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800463e:	4813      	ldr	r0, [pc, #76]	; (800468c <HAL_TIM_Encoder_MspInit+0x118>)
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004640:	f041 0102 	orr.w	r1, r1, #2
 8004644:	6451      	str	r1, [r2, #68]	; 0x44
 8004646:	6c52      	ldr	r2, [r2, #68]	; 0x44
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004648:	9307      	str	r3, [sp, #28]
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800464a:	f002 0202 	and.w	r2, r2, #2
 800464e:	9204      	str	r2, [sp, #16]
 8004650:	9a04      	ldr	r2, [sp, #16]
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004652:	9308      	str	r3, [sp, #32]
  
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004654:	22c0      	movs	r2, #192	; 0xc0
 8004656:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004658:	2303      	movs	r3, #3
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800465a:	2202      	movs	r2, #2
 800465c:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800465e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004660:	a905      	add	r1, sp, #20
 8004662:	f7fd f8b7 	bl	80017d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004666:	b00a      	add	sp, #40	; 0x28
 8004668:	bd10      	pop	{r4, pc}
 800466a:	bf00      	nop
 800466c:	40010000 	.word	0x40010000
 8004670:	40023800 	.word	0x40023800
 8004674:	40021000 	.word	0x40021000
 8004678:	40000400 	.word	0x40000400
 800467c:	40020400 	.word	0x40020400
 8004680:	40000800 	.word	0x40000800
 8004684:	40020c00 	.word	0x40020c00
 8004688:	40010400 	.word	0x40010400
 800468c:	40020800 	.word	0x40020800

08004690 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8004690:	6803      	ldr	r3, [r0, #0]
 8004692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004696:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM2)
 8004698:	d10c      	bne.n	80046b4 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800469a:	2300      	movs	r3, #0
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	4b12      	ldr	r3, [pc, #72]	; (80046e8 <HAL_TIM_Base_MspInit+0x58>)
 80046a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046a2:	f042 0201 	orr.w	r2, r2, #1
 80046a6:	641a      	str	r2, [r3, #64]	; 0x40
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	9300      	str	r3, [sp, #0]
 80046b0:	9b00      	ldr	r3, [sp, #0]
 80046b2:	e015      	b.n	80046e0 <HAL_TIM_Base_MspInit+0x50>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM10)
 80046b4:	4a0d      	ldr	r2, [pc, #52]	; (80046ec <HAL_TIM_Base_MspInit+0x5c>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d112      	bne.n	80046e0 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80046ba:	2200      	movs	r2, #0
 80046bc:	4b0a      	ldr	r3, [pc, #40]	; (80046e8 <HAL_TIM_Base_MspInit+0x58>)
 80046be:	9201      	str	r2, [sp, #4]
 80046c0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80046c2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80046c6:	6459      	str	r1, [r3, #68]	; 0x44
 80046c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ce:	9301      	str	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80046d0:	2019      	movs	r0, #25
 80046d2:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80046d4:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80046d6:	f7fc fe79 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80046da:	2019      	movs	r0, #25
 80046dc:	f7fc feaa 	bl	8001434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80046e0:	b003      	add	sp, #12
 80046e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80046e6:	bf00      	nop
 80046e8:	40023800 	.word	0x40023800
 80046ec:	40014400 	.word	0x40014400

080046f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046f0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 80046f2:	6803      	ldr	r3, [r0, #0]
 80046f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  }

}

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80046f8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 80046fa:	d117      	bne.n	800472c <HAL_TIM_MspPostInit+0x3c>
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fc:	2400      	movs	r4, #0
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 80046fe:	f248 030c 	movw	r3, #32780	; 0x800c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004702:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004704:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004706:	a901      	add	r1, sp, #4
 8004708:	4809      	ldr	r0, [pc, #36]	; (8004730 <HAL_TIM_MspPostInit+0x40>)
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 800470a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004710:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004712:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004714:	f7fd f85e 	bl	80017d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004718:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471a:	a901      	add	r1, sp, #4
 800471c:	4805      	ldr	r0, [pc, #20]	; (8004734 <HAL_TIM_MspPostInit+0x44>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800471e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004720:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004722:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004724:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004726:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004728:	f7fd f854 	bl	80017d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800472c:	b006      	add	sp, #24
 800472e:	bd70      	pop	{r4, r5, r6, pc}
 8004730:	40020000 	.word	0x40020000
 8004734:	40020400 	.word	0x40020400

08004738 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004738:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800473a:	6802      	ldr	r2, [r0, #0]
 800473c:	4b14      	ldr	r3, [pc, #80]	; (8004790 <HAL_UART_MspInit+0x58>)
 800473e:	429a      	cmp	r2, r3
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004740:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8004742:	d122      	bne.n	800478a <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004744:	2400      	movs	r4, #0
 8004746:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800474a:	9400      	str	r4, [sp, #0]
 800474c:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800474e:	4811      	ldr	r0, [pc, #68]	; (8004794 <HAL_UART_MspInit+0x5c>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004750:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004754:	6419      	str	r1, [r3, #64]	; 0x40
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800475c:	9300      	str	r3, [sp, #0]
 800475e:	9b00      	ldr	r3, [sp, #0]
  
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004760:	2360      	movs	r3, #96	; 0x60
 8004762:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004764:	2302      	movs	r3, #2
 8004766:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004768:	2301      	movs	r3, #1
 800476a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800476c:	2303      	movs	r3, #3
 800476e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004770:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004772:	2307      	movs	r3, #7
 8004774:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004776:	f7fd f82d 	bl	80017d4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800477a:	2026      	movs	r0, #38	; 0x26
 800477c:	4622      	mov	r2, r4
 800477e:	4621      	mov	r1, r4
 8004780:	f7fc fe24 	bl	80013cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004784:	2026      	movs	r0, #38	; 0x26
 8004786:	f7fc fe55 	bl	8001434 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800478a:	b006      	add	sp, #24
 800478c:	bd10      	pop	{r4, pc}
 800478e:	bf00      	nop
 8004790:	40004400 	.word	0x40004400
 8004794:	40020c00 	.word	0x40020c00

08004798 <NMI_Handler>:
 8004798:	4770      	bx	lr

0800479a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800479a:	e7fe      	b.n	800479a <HardFault_Handler>

0800479c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800479c:	e7fe      	b.n	800479c <MemManage_Handler>

0800479e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800479e:	e7fe      	b.n	800479e <BusFault_Handler>

080047a0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80047a0:	e7fe      	b.n	80047a0 <UsageFault_Handler>

080047a2 <SVC_Handler>:
 80047a2:	4770      	bx	lr

080047a4 <DebugMon_Handler>:
 80047a4:	4770      	bx	lr

080047a6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80047a6:	4770      	bx	lr

080047a8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80047a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047aa:	f7fc fbdd 	bl	8000f68 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 80047b2:	f7fc be6e 	b.w	8001492 <HAL_SYSTICK_IRQHandler>

080047b6 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80047b6:	2002      	movs	r0, #2
 80047b8:	f7fd b8f4 	b.w	80019a4 <HAL_GPIO_EXTI_IRQHandler>

080047bc <TIM1_UP_TIM10_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
 80047bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047be:	4804      	ldr	r0, [pc, #16]	; (80047d0 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80047c0:	f7fe f903 	bl	80029ca <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80047c4:	4803      	ldr	r0, [pc, #12]	; (80047d4 <TIM1_UP_TIM10_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80047c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  HAL_TIM_IRQHandler(&htim10);
 80047ca:	f7fe b8fe 	b.w	80029ca <HAL_TIM_IRQHandler>
 80047ce:	bf00      	nop
 80047d0:	20000b04 	.word	0x20000b04
 80047d4:	20000990 	.word	0x20000990

080047d8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80047d8:	4801      	ldr	r0, [pc, #4]	; (80047e0 <USART2_IRQHandler+0x8>)
 80047da:	f7fe bd35 	b.w	8003248 <HAL_UART_IRQHandler>
 80047de:	bf00      	nop
 80047e0:	20000b7c 	.word	0x20000b7c

080047e4 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047e4:	4801      	ldr	r0, [pc, #4]	; (80047ec <DMA2_Stream0_IRQHandler+0x8>)
 80047e6:	f7fc bf37 	b.w	8001658 <HAL_DMA_IRQHandler>
 80047ea:	bf00      	nop
 80047ec:	20000aa4 	.word	0x20000aa4

080047f0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80047f0:	490f      	ldr	r1, [pc, #60]	; (8004830 <SystemInit+0x40>)
 80047f2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80047f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80047fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80047fe:	4b0d      	ldr	r3, [pc, #52]	; (8004834 <SystemInit+0x44>)
 8004800:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004802:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004804:	f042 0201 	orr.w	r2, r2, #1
 8004808:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800480a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004812:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004816:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004818:	4a07      	ldr	r2, [pc, #28]	; (8004838 <SystemInit+0x48>)
 800481a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004822:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004824:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004826:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800482a:	608b      	str	r3, [r1, #8]
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	e000ed00 	.word	0xe000ed00
 8004834:	40023800 	.word	0x40023800
 8004838:	24003010 	.word	0x24003010

0800483c <VL53L0X_GetVersion>:
#include "vl53l0x_types.h"

/* Group PAL General Functions */

VL53L0X_Error VL53L0X_GetVersion(VL53L0X_Version_t *pVersion)
{
 800483c:	4603      	mov	r3, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	pVersion->major = VL53L0X_IMPLEMENTATION_VER_MAJOR;
 800483e:	2201      	movs	r2, #1
 8004840:	7102      	strb	r2, [r0, #4]
	pVersion->minor = VL53L0X_IMPLEMENTATION_VER_MINOR;
	pVersion->build = VL53L0X_IMPLEMENTATION_VER_SUB;
 8004842:	2202      	movs	r2, #2
VL53L0X_Error VL53L0X_GetVersion(VL53L0X_Version_t *pVersion)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	pVersion->major = VL53L0X_IMPLEMENTATION_VER_MAJOR;
	pVersion->minor = VL53L0X_IMPLEMENTATION_VER_MINOR;
 8004844:	2000      	movs	r0, #0
	pVersion->build = VL53L0X_IMPLEMENTATION_VER_SUB;
 8004846:	719a      	strb	r2, [r3, #6]

	pVersion->revision = VL53L0X_IMPLEMENTATION_VER_REVISION;
 8004848:	f241 22d7 	movw	r2, #4823	; 0x12d7
VL53L0X_Error VL53L0X_GetVersion(VL53L0X_Version_t *pVersion)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	pVersion->major = VL53L0X_IMPLEMENTATION_VER_MAJOR;
	pVersion->minor = VL53L0X_IMPLEMENTATION_VER_MINOR;
 800484c:	7158      	strb	r0, [r3, #5]
	pVersion->build = VL53L0X_IMPLEMENTATION_VER_SUB;

	pVersion->revision = VL53L0X_IMPLEMENTATION_VER_REVISION;
 800484e:	601a      	str	r2, [r3, #0]

	return Status;
}
 8004850:	4770      	bx	lr

08004852 <VL53L0X_GetDeviceInfo>:
VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8004852:	f002 babd 	b.w	8006dd0 <VL53L0X_get_device_info>

08004856 <VL53L0X_SetDeviceAddress>:
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8004856:	084a      	lsrs	r2, r1, #1
 8004858:	218a      	movs	r1, #138	; 0x8a
 800485a:	f002 bb1b 	b.w	8006e94 <VL53L0X_WrByte>
	...

08004860 <VL53L0X_SetDeviceMode>:

	return Status;
}

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8004860:	2915      	cmp	r1, #21
 8004862:	d807      	bhi.n	8004874 <VL53L0X_SetDeviceMode+0x14>
 8004864:	2201      	movs	r2, #1
 8004866:	4b05      	ldr	r3, [pc, #20]	; (800487c <VL53L0X_SetDeviceMode+0x1c>)
 8004868:	408a      	lsls	r2, r1
 800486a:	4013      	ands	r3, r2
 800486c:	b113      	cbz	r3, 8004874 <VL53L0X_SetDeviceMode+0x14>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800486e:	7401      	strb	r1, [r0, #16]
	return Status;
}

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004870:	2000      	movs	r0, #0
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
		break;
 8004872:	4770      	bx	lr
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8004874:	f06f 0007 	mvn.w	r0, #7
	}


	return Status;
}
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	0030000b 	.word	0x0030000b

08004880 <VL53L0X_GetFractionEnable>:

	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8004880:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8004882:	460a      	mov	r2, r1

	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8004884:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8004886:	2109      	movs	r1, #9
 8004888:	f002 fb41 	bl	8006f0e <VL53L0X_RdByte>

	if (Status == VL53L0X_ERROR_NONE)
 800488c:	b918      	cbnz	r0, 8004896 <VL53L0X_GetFractionEnable+0x16>
		*pEnabled = (*pEnabled & 1);
 800488e:	7823      	ldrb	r3, [r4, #0]
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	7023      	strb	r3, [r4, #0]


	return Status;
}
 8004896:	bd10      	pop	{r4, pc}

08004898 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8004898:	f001 beda 	b.w	8006650 <VL53L0X_set_measurement_timing_budget_micro_seconds>

0800489c <VL53L0X_SetVcselPulsePeriod>:
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800489c:	f001 bdb1 	b.w	8006402 <VL53L0X_set_vcsel_pulse_period>

080048a0 <VL53L0X_GetVcselPulsePeriod>:
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80048a0:	f001 bebd 	b.w	800661e <VL53L0X_get_vcsel_pulse_period>

080048a4 <VL53L0X_SetSequenceStepEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80048a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048a6:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 80048a8:	aa02      	add	r2, sp, #8
 80048aa:	2300      	movs	r3, #0
	return Status;
}

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80048ac:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 80048ae:	f802 3d01 	strb.w	r3, [r2, #-1]!
	uint8_t SequenceConfigNew = 0;
	uint32_t MeasurementTimingBudgetMicroSeconds;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048b2:	2101      	movs	r1, #1
	return Status;
}

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80048b4:	4606      	mov	r6, r0
	uint8_t SequenceConfig = 0;
	uint8_t SequenceConfigNew = 0;
	uint32_t MeasurementTimingBudgetMicroSeconds;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048b6:	f002 fb2a 	bl	8006f0e <VL53L0X_RdByte>
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;

	if (Status == VL53L0X_ERROR_NONE) {
 80048ba:	4605      	mov	r5, r0
 80048bc:	2800      	cmp	r0, #0
 80048be:	d141      	bne.n	8004944 <VL53L0X_SetSequenceStepEnable+0xa0>
		if (SequenceStepEnabled == 1) {
 80048c0:	2f01      	cmp	r7, #1


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80048c2:	f89d 3007 	ldrb.w	r3, [sp, #7]

	if (Status == VL53L0X_ERROR_NONE) {
		if (SequenceStepEnabled == 1) {
 80048c6:	d115      	bne.n	80048f4 <VL53L0X_SetSequenceStepEnable+0x50>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80048c8:	2c04      	cmp	r4, #4
 80048ca:	d829      	bhi.n	8004920 <VL53L0X_SetSequenceStepEnable+0x7c>
 80048cc:	e8df f004 	tbb	[pc, r4]
 80048d0:	0c090603 	.word	0x0c090603
 80048d4:	0f          	.byte	0x0f
 80048d5:	00          	.byte	0x00
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80048d6:	f043 0410 	orr.w	r4, r3, #16
				break;
 80048da:	e024      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80048dc:	f043 0428 	orr.w	r4, r3, #40	; 0x28
				break;
 80048e0:	e021      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80048e2:	f043 0404 	orr.w	r4, r3, #4
				break;
 80048e6:	e01e      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80048e8:	f043 0440 	orr.w	r4, r3, #64	; 0x40
				break;
 80048ec:	e01b      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80048ee:	f043 0480 	orr.w	r4, r3, #128	; 0x80
				break;
 80048f2:	e018      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80048f4:	2c04      	cmp	r4, #4
 80048f6:	d813      	bhi.n	8004920 <VL53L0X_SetSequenceStepEnable+0x7c>
 80048f8:	e8df f004 	tbb	[pc, r4]
 80048fc:	0c090603 	.word	0x0c090603
 8004900:	0f          	.byte	0x0f
 8004901:	00          	.byte	0x00
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004902:	f003 04ef 	and.w	r4, r3, #239	; 0xef
				break;
 8004906:	e00e      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8004908:	f003 04d7 	and.w	r4, r3, #215	; 0xd7
				break;
 800490c:	e00b      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800490e:	f003 04fb 	and.w	r4, r3, #251	; 0xfb
				break;
 8004912:	e008      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8004914:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
				break;
 8004918:	e005      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800491a:	f003 047f 	and.w	r4, r3, #127	; 0x7f
				break;
 800491e:	e002      	b.n	8004926 <VL53L0X_SetSequenceStepEnable+0x82>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004920:	f06f 0503 	mvn.w	r5, #3
 8004924:	e00e      	b.n	8004944 <VL53L0X_SetSequenceStepEnable+0xa0>
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8004926:	42a3      	cmp	r3, r4
 8004928:	d00c      	beq.n	8004944 <VL53L0X_SetSequenceStepEnable+0xa0>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_WrByte(Dev,
 800492a:	4622      	mov	r2, r4
 800492c:	2101      	movs	r1, #1
 800492e:	4630      	mov	r0, r6
 8004930:	f002 fab0 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8004934:	4605      	mov	r5, r0
 8004936:	b928      	cbnz	r0, 8004944 <VL53L0X_SetSequenceStepEnable+0xa0>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8004938:	f886 4130 	strb.w	r4, [r6, #304]	; 0x130
		if (Status == VL53L0X_ERROR_NONE) {
			VL53L0X_GETPARAMETERFIELD(Dev,
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800493c:	6971      	ldr	r1, [r6, #20]
 800493e:	4630      	mov	r0, r6
 8004940:	f7ff ffaa 	bl	8004898 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	}



	return Status;
}
 8004944:	4628      	mov	r0, r5
 8004946:	b003      	add	sp, #12
 8004948:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800494a <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800494a:	b513      	push	{r0, r1, r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 800494c:	aa02      	add	r2, sp, #8
 800494e:	2300      	movs	r3, #0
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8004950:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 8004952:	f802 3d01 	strb.w	r3, [r2, #-1]!


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004956:	2101      	movs	r1, #1
 8004958:	f002 fad9 	bl	8006f0e <VL53L0X_RdByte>
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800495c:	b978      	cbnz	r0, 800497e <VL53L0X_GetSequenceStepEnables+0x34>
		Status = sequence_step_enabled(Dev,
 800495e:	f89d 3007 	ldrb.w	r3, [sp, #7]
	*pSequenceStepEnabled = 0;


	switch (SequenceStepId) {
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004962:	f3c3 1200 	ubfx	r2, r3, #4, #1
 8004966:	7022      	strb	r2, [r4, #0]
		break;
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8004968:	f3c3 02c0 	ubfx	r2, r3, #3, #1
 800496c:	70a2      	strb	r2, [r4, #2]
		break;
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800496e:	f3c3 0280 	ubfx	r2, r3, #2, #1
 8004972:	7062      	strb	r2, [r4, #1]
		break;
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8004974:	f3c3 1280 	ubfx	r2, r3, #6, #1
		break;
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8004978:	09db      	lsrs	r3, r3, #7
		break;
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
		break;
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800497a:	70e2      	strb	r2, [r4, #3]
		break;
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800497c:	7123      	strb	r3, [r4, #4]
			&pSchedulerSequenceSteps->FinalRangeOn);
	}


	return Status;
}
 800497e:	b002      	add	sp, #8
 8004980:	bd10      	pop	{r4, pc}

08004982 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8004982:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004984:	4614      	mov	r4, r2
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
	uint32_t Fraction_ms = 0;


	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 8004986:	aa01      	add	r2, sp, #4
 8004988:	f001 fc38 	bl	80061fc <get_sequence_step_timeout>
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 800498c:	b978      	cbnz	r0, 80049ae <VL53L0X_GetSequenceStepTimeout+0x2c>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800498e:	9b01      	ldr	r3, [sp, #4]
 8004990:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004994:	fbb3 f5f1 	udiv	r5, r3, r1
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8004998:	fb01 3315 	mls	r3, r1, r5, r3
 800499c:	ebc3 4203 	rsb	r2, r3, r3, lsl #16
 80049a0:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
 80049a4:	fbb2 f3f1 	udiv	r3, r2, r1
 80049a8:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 80049ac:	6023      	str	r3, [r4, #0]
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
	}


	return Status;
}
 80049ae:	b003      	add	sp, #12
 80049b0:	bd30      	pop	{r4, r5, pc}

080049b2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80049b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80049b4:	460d      	mov	r5, r1
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;



	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80049b6:	f10d 0202 	add.w	r2, sp, #2
 80049ba:	21f8      	movs	r1, #248	; 0xf8
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80049bc:	4604      	mov	r4, r0
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;



	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80049be:	f002 fab2 	bl	8006f26 <VL53L0X_RdWord>
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80049c2:	b970      	cbnz	r0, 80049e2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		Status = VL53L0X_RdDWord(Dev,
 80049c4:	aa01      	add	r2, sp, #4
 80049c6:	2104      	movs	r1, #4
 80049c8:	4620      	mov	r0, r4
 80049ca:	f002 fab7 	bl	8006f3c <VL53L0X_RdDWord>
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80049ce:	b940      	cbnz	r0, 80049e2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		if (osc_calibrate_val != 0) {
 80049d0:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80049d4:	b11a      	cbz	r2, 80049de <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x2c>
			*pInterMeasurementPeriodMilliSeconds =
 80049d6:	9b01      	ldr	r3, [sp, #4]
 80049d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80049dc:	602b      	str	r3, [r5, #0]
				IMPeriodMilliSeconds / osc_calibrate_val;
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80049de:	682b      	ldr	r3, [r5, #0]
 80049e0:	61a3      	str	r3, [r4, #24]
			*pInterMeasurementPeriodMilliSeconds);
	}


	return Status;
}
 80049e2:	b003      	add	sp, #12
 80049e4:	bd30      	pop	{r4, r5, pc}

080049e6 <VL53L0X_GetXTalkCompensationEnable>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;


	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80049e6:	7f03      	ldrb	r3, [r0, #28]
	*pXTalkCompensationEnable = Temp8;
 80049e8:	700b      	strb	r3, [r1, #0]


	return Status;
}
 80049ea:	2000      	movs	r0, #0
 80049ec:	4770      	bx	lr

080049ee <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80049ee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80049f0:	460d      	mov	r5, r1
	uint16_t Value;
	FixPoint1616_t TempFix1616;



	Status = VL53L0X_RdWord(Dev,
 80049f2:	f10d 0206 	add.w	r2, sp, #6
 80049f6:	2120      	movs	r1, #32
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80049f8:	4604      	mov	r4, r0
	uint16_t Value;
	FixPoint1616_t TempFix1616;



	Status = VL53L0X_RdWord(Dev,
 80049fa:	f002 fa94 	bl	8006f26 <VL53L0X_RdWord>
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80049fe:	b958      	cbnz	r0, 8004a18 <VL53L0X_GetXTalkCompensationRateMegaCps+0x2a>
		if (Value == 0) {
 8004a00:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004a04:	b91b      	cbnz	r3, 8004a0e <VL53L0X_GetXTalkCompensationRateMegaCps+0x20>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004a06:	6a23      	ldr	r3, [r4, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004a08:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004a0a:	7720      	strb	r0, [r4, #28]
 8004a0c:	e004      	b.n	8004a18 <VL53L0X_GetXTalkCompensationRateMegaCps+0x2a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004a0e:	00db      	lsls	r3, r3, #3
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004a10:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004a12:	6223      	str	r3, [r4, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004a14:	2301      	movs	r3, #1
 8004a16:	7723      	strb	r3, [r4, #28]
		}
	}


	return Status;
}
 8004a18:	b003      	add	sp, #12
 8004a1a:	bd30      	pop	{r4, r5, pc}

08004a1c <VL53L0X_SetRefCalibration>:
	uint8_t PhaseCal)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_set_ref_calibration(Dev, VhvSettings, PhaseCal);
 8004a1c:	f001 b89e 	b.w	8005b5c <VL53L0X_set_ref_calibration>

08004a20 <VL53L0X_SetLimitCheckEnable>:
	uint8_t LimitCheckDisable = 0;
	uint8_t Temp8;



	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004a20:	2905      	cmp	r1, #5
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004a22:	b570      	push	{r4, r5, r6, lr}
 8004a24:	4604      	mov	r4, r0
 8004a26:	460d      	mov	r5, r1
 8004a28:	4616      	mov	r6, r2
	uint8_t LimitCheckDisable = 0;
	uint8_t Temp8;



	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004a2a:	d806      	bhi.n	8004a3a <VL53L0X_SetLimitCheckEnable+0x1a>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
 8004a2c:	b142      	cbz	r2, 8004a40 <VL53L0X_SetLimitCheckEnable+0x20>
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004a2e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8004a32:	2101      	movs	r1, #1
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8004a36:	2300      	movs	r3, #0
 8004a38:	e004      	b.n	8004a44 <VL53L0X_SetLimitCheckEnable+0x24>
	uint8_t Temp8;



	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004a3a:	f06f 0003 	mvn.w	r0, #3
				LimitCheckId, 1);
		}
	}


	return Status;
 8004a3e:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;
 8004a40:	2301      	movs	r3, #1
	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
 8004a42:	4611      	mov	r1, r2
			LimitCheckDisable = 0;
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
		}

		switch (LimitCheckId) {
 8004a44:	1e68      	subs	r0, r5, #1
 8004a46:	2804      	cmp	r0, #4
 8004a48:	d804      	bhi.n	8004a54 <VL53L0X_SetLimitCheckEnable+0x34>
 8004a4a:	e8df f000 	tbb	[pc, r0]
 8004a4e:	0d06      	.short	0x0d06
 8004a50:	1310      	.short	0x1310
 8004a52:	16          	.byte	0x16
 8004a53:	00          	.byte	0x00

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004a54:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8004a58:	e016      	b.n	8004a88 <VL53L0X_SetLimitCheckEnable+0x68>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
 8004a5a:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8004a5e:	2144      	movs	r1, #68	; 0x44
 8004a60:	4620      	mov	r0, r4
 8004a62:	f002 fa28 	bl	8006eb6 <VL53L0X_WrWord>
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));

			break;
 8004a66:	e00e      	b.n	8004a86 <VL53L0X_SetLimitCheckEnable+0x66>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004a68:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8004a6c:	e00c      	b.n	8004a88 <VL53L0X_SetLimitCheckEnable+0x68>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004a6e:	f884 102b 	strb.w	r1, [r4, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004a72:	e009      	b.n	8004a88 <VL53L0X_SetLimitCheckEnable+0x68>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
			Status = VL53L0X_UpdateByte(Dev,
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	22fe      	movs	r2, #254	; 0xfe
 8004a78:	e001      	b.n	8004a7e <VL53L0X_SetLimitCheckEnable+0x5e>
			break;

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
			Status = VL53L0X_UpdateByte(Dev,
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	22ef      	movs	r2, #239	; 0xef
 8004a7e:	2160      	movs	r1, #96	; 0x60
 8004a80:	4620      	mov	r0, r4
 8004a82:	f002 fa23 	bl	8006ecc <VL53L0X_UpdateByte>

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004a86:	b950      	cbnz	r0, 8004a9e <VL53L0X_SetLimitCheckEnable+0x7e>
 8004a88:	442c      	add	r4, r5
		if (LimitCheckEnable == 0) {
 8004a8a:	b91e      	cbnz	r6, 8004a94 <VL53L0X_SetLimitCheckEnable+0x74>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004a8c:	f884 6028 	strb.w	r6, [r4, #40]	; 0x28
 8004a90:	4630      	mov	r0, r6
 8004a92:	bd70      	pop	{r4, r5, r6, pc}
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004a94:	2301      	movs	r3, #1
 8004a96:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
		}
	}


	return Status;
}
 8004a9e:	bd70      	pop	{r4, r5, r6, pc}

08004aa0 <VL53L0X_GetLimitCheckEnable>:
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;



	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004aa0:	2905      	cmp	r1, #5
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004aa2:	bf98      	it	ls
 8004aa4:	1809      	addls	r1, r1, r0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	bf93      	iteet	ls
 8004aac:	f891 1028 	ldrbls.w	r1, [r1, #40]	; 0x28



	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		*pLimitCheckEnable = 0;
 8004ab0:	7013      	strbhi	r3, [r2, #0]
	uint8_t Temp8;



	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004ab2:	f06f 0003 	mvnhi.w	r0, #3
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004ab6:	7011      	strbls	r1, [r2, #0]
}

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ab8:	bf98      	it	ls
 8004aba:	4618      	movls	r0, r3
		*pLimitCheckEnable = Temp8;
	}


	return Status;
}
 8004abc:	4770      	bx	lr

08004abe <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004abe:	b570      	push	{r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;



	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8004ac0:	1843      	adds	r3, r0, r1
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004ac2:	4604      	mov	r4, r0


	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004ac4:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004ac8:	460e      	mov	r6, r1
 8004aca:	4615      	mov	r5, r2


	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004acc:	b918      	cbnz	r0, 8004ad6 <VL53L0X_SetLimitCheckValue+0x18>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004ace:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8004ad2:	6362      	str	r2, [r4, #52]	; 0x34
 8004ad4:	bd70      	pop	{r4, r5, r6, pc}
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004ad6:	2905      	cmp	r1, #5
 8004ad8:	d816      	bhi.n	8004b08 <VL53L0X_SetLimitCheckValue+0x4a>
 8004ada:	e8df f001 	tbb	[pc, r1]
 8004ade:	0503      	.short	0x0503
 8004ae0:	0d0d0b09 	.word	0x0d0d0b09

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004ae4:	6362      	str	r2, [r4, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004ae6:	e012      	b.n	8004b0e <VL53L0X_SetLimitCheckValue+0x50>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
 8004ae8:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8004aec:	2144      	movs	r1, #68	; 0x44
 8004aee:	e006      	b.n	8004afe <VL53L0X_SetLimitCheckValue+0x40>
			break;

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004af0:	63e2      	str	r2, [r4, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004af2:	e00c      	b.n	8004b0e <VL53L0X_SetLimitCheckValue+0x50>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004af4:	6422      	str	r2, [r4, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004af6:	e00a      	b.n	8004b0e <VL53L0X_SetLimitCheckValue+0x50>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
 8004af8:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8004afc:	2164      	movs	r1, #100	; 0x64
 8004afe:	4620      	mov	r0, r4
 8004b00:	f002 f9d9 	bl	8006eb6 <VL53L0X_WrWord>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004b04:	b938      	cbnz	r0, 8004b16 <VL53L0X_SetLimitCheckValue+0x58>
 8004b06:	e002      	b.n	8004b0e <VL53L0X_SetLimitCheckValue+0x50>
					LimitCheckValue));

			break;

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004b08:	f06f 0003 	mvn.w	r0, #3
 8004b0c:	bd70      	pop	{r4, r5, r6, pc}

		}

		if (Status == VL53L0X_ERROR_NONE) {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004b0e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 8004b12:	2000      	movs	r0, #0
 8004b14:	6365      	str	r5, [r4, #52]	; 0x34
		}
	}


	return Status;
}
 8004b16:	bd70      	pop	{r4, r5, r6, pc}

08004b18 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004b18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b1a:	4604      	mov	r4, r0
 8004b1c:	4615      	mov	r5, r2
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;



	switch (LimitCheckId) {
 8004b1e:	2905      	cmp	r1, #5
 8004b20:	d829      	bhi.n	8004b76 <VL53L0X_GetLimitCheckValue+0x5e>
 8004b22:	e8df f001 	tbb	[pc, r1]
 8004b26:	0503      	.short	0x0503
 8004b28:	18181614 	.word	0x18181614

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004b2c:	6b43      	ldr	r3, [r0, #52]	; 0x34
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
		break;
 8004b2e:	e025      	b.n	8004b7c <VL53L0X_GetLimitCheckValue+0x64>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004b30:	f10d 0206 	add.w	r2, sp, #6
 8004b34:	2144      	movs	r1, #68	; 0x44
 8004b36:	f002 f9f6 	bl	8006f26 <VL53L0X_RdWord>
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004b3a:	bb08      	cbnz	r0, 8004b80 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004b3c:	f8bd 2006 	ldrh.w	r2, [sp, #6]

	if (Status == VL53L0X_ERROR_NONE) {

		if (EnableZeroValue == 1) {

			if (TempFix1616 == 0) {
 8004b40:	0253      	lsls	r3, r2, #9
 8004b42:	b992      	cbnz	r2, 8004b6a <VL53L0X_GetLimitCheckValue+0x52>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004b44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8004b46:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004b48:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29
 8004b4c:	e018      	b.n	8004b80 <VL53L0X_GetLimitCheckValue+0x68>
		EnableZeroValue = 1;
		break;

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004b4e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
		break;
 8004b50:	e014      	b.n	8004b7c <VL53L0X_GetLimitCheckValue+0x64>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004b52:	6c03      	ldr	r3, [r0, #64]	; 0x40
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
		break;
 8004b54:	e012      	b.n	8004b7c <VL53L0X_GetLimitCheckValue+0x64>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004b56:	f10d 0206 	add.w	r2, sp, #6
 8004b5a:	2164      	movs	r1, #100	; 0x64
 8004b5c:	f002 f9e3 	bl	8006f26 <VL53L0X_RdWord>
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004b60:	b970      	cbnz	r0, 8004b80 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004b62:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004b66:	025b      	lsls	r3, r3, #9
 8004b68:	e008      	b.n	8004b7c <VL53L0X_GetLimitCheckValue+0x64>
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8004b6a:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004b6c:	63a3      	str	r3, [r4, #56]	; 0x38
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004b6e:	2301      	movs	r3, #1
 8004b70:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
 8004b74:	e004      	b.n	8004b80 <VL53L0X_GetLimitCheckValue+0x68>

		EnableZeroValue = 0;
		break;

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004b76:	f06f 0003 	mvn.w	r0, #3
 8004b7a:	e001      	b.n	8004b80 <VL53L0X_GetLimitCheckValue+0x68>
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	2000      	movs	r0, #0
	}


	return Status;

}
 8004b80:	b003      	add	sp, #12
 8004b82:	bd30      	pop	{r4, r5, pc}

08004b84 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8004b84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b86:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;



	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8004b88:	f10d 0207 	add.w	r2, sp, #7
 8004b8c:	2101      	movs	r1, #1
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8004b8e:	4605      	mov	r5, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;



	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8004b90:	f002 f9bd 	bl	8006f0e <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
 8004b94:	b958      	cbnz	r0, 8004bae <VL53L0X_GetWrapAroundCheckEnable+0x2a>
		PALDevDataSet(Dev, SequenceConfig, data);
 8004b96:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004b9a:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130
		if (data & (0x01 << 7))
 8004b9e:	061b      	lsls	r3, r3, #24
			*pWrapAroundCheckEnable = 0x01;
 8004ba0:	bf46      	itte	mi
 8004ba2:	2301      	movmi	r3, #1
 8004ba4:	7023      	strbmi	r3, [r4, #0]
		else
			*pWrapAroundCheckEnable = 0x00;
 8004ba6:	7020      	strbpl	r0, [r4, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8004ba8:	7823      	ldrb	r3, [r4, #0]
 8004baa:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}


	return Status;
}
 8004bae:	b003      	add	sp, #12
 8004bb0:	bd30      	pop	{r4, r5, pc}

08004bb2 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8004bb2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	VL53L0X_DeviceModes *pDeviceMode)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8004bb6:	7c03      	ldrb	r3, [r0, #16]
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8004bb8:	460c      	mov	r4, r1
	VL53L0X_DeviceModes *pDeviceMode)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8004bba:	f801 3b08 	strb.w	r3, [r1], #8
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8004bbe:	4605      	mov	r5, r0


	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8004bc0:	f7ff fef7 	bl	80049b2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8004bc4:	bb70      	cbnz	r0, 8004c24 <VL53L0X_GetDeviceParameters+0x72>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8004bc6:	7320      	strb	r0, [r4, #12]

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8004bc8:	f104 0110 	add.w	r1, r4, #16
 8004bcc:	4628      	mov	r0, r5
 8004bce:	f7ff ff0e 	bl	80049ee <VL53L0X_GetXTalkCompensationRateMegaCps>
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8004bd2:	bb38      	cbnz	r0, 8004c24 <VL53L0X_GetDeviceParameters+0x72>
	int32_t *pOffsetCalibrationDataMicroMeter)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8004bd4:	f104 0114 	add.w	r1, r4, #20
 8004bd8:	4628      	mov	r0, r5
 8004bda:	f000 fc5b 	bl	8005494 <VL53L0X_get_offset_calibration_data_micro_meter>
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8004bde:	bb08      	cbnz	r0, 8004c24 <VL53L0X_GetDeviceParameters+0x72>
 8004be0:	f104 0724 	add.w	r7, r4, #36	; 0x24
 8004be4:	f105 0927 	add.w	r9, r5, #39	; 0x27
 8004be8:	f104 0817 	add.w	r8, r4, #23
 8004bec:	4606      	mov	r6, r0
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8004bee:	463a      	mov	r2, r7
 8004bf0:	b2b1      	uxth	r1, r6
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	f7ff ff90 	bl	8004b18 <VL53L0X_GetLimitCheckValue>
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8004bf8:	b9a0      	cbnz	r0, 8004c24 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004bfa:	3601      	adds	r6, #1

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004bfc:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004c00:	f808 3f01 	strb.w	r3, [r8, #1]!
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004c04:	2e06      	cmp	r6, #6
 8004c06:	f107 0704 	add.w	r7, r7, #4
 8004c0a:	d1f0      	bne.n	8004bee <VL53L0X_GetDeviceParameters+0x3c>
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8004c0c:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8004c10:	4628      	mov	r0, r5
 8004c12:	f7ff ffb7 	bl	8004b84 <VL53L0X_GetWrapAroundCheckEnable>
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8004c16:	b928      	cbnz	r0, 8004c24 <VL53L0X_GetDeviceParameters+0x72>
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004c18:	1d21      	adds	r1, r4, #4
 8004c1a:	4628      	mov	r0, r5
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}


	return Status;
}
 8004c1c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004c20:	f001 bd70 	b.w	8006704 <VL53L0X_get_measurement_timing_budget_micro_seconds>
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}


	return Status;
}
 8004c24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004c28 <VL53L0X_DataInit>:

	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8004c28:	b5f0      	push	{r4, r5, r6, r7, lr}


	/* by default the I2C is running at 1V8 if you want to change it you
	 * need to include this define at compilation level. */
#ifdef USE_I2C_2V8
	Status = VL53L0X_UpdateByte(Dev,
 8004c2a:	22fe      	movs	r2, #254	; 0xfe

	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8004c2c:	b093      	sub	sp, #76	; 0x4c


	/* by default the I2C is running at 1V8 if you want to change it you
	 * need to include this define at compilation level. */
#ifdef USE_I2C_2V8
	Status = VL53L0X_UpdateByte(Dev,
 8004c2e:	2301      	movs	r3, #1
 8004c30:	2189      	movs	r1, #137	; 0x89

	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8004c32:	4606      	mov	r6, r0


	/* by default the I2C is running at 1V8 if you want to change it you
	 * need to include this define at compilation level. */
#ifdef USE_I2C_2V8
	Status = VL53L0X_UpdateByte(Dev,
 8004c34:	f002 f94a 	bl	8006ecc <VL53L0X_UpdateByte>
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8004c38:	4602      	mov	r2, r0
 8004c3a:	b918      	cbnz	r0, 8004c44 <VL53L0X_DataInit+0x1c>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8004c3c:	2188      	movs	r1, #136	; 0x88
 8004c3e:	4630      	mov	r0, r6
 8004c40:	f002 f928 	bl	8006e94 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8004c44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c48:	f8a6 2152 	strh.w	r2, [r6, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8004c4c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004c50:	f8a6 2154 	strh.w	r2, [r6, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8004c54:	4a59      	ldr	r2, [pc, #356]	; (8004dbc <VL53L0X_DataInit+0x194>)
 8004c56:	f8c6 2158 	str.w	r2, [r6, #344]	; 0x158

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8004c5a:	2300      	movs	r3, #0
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8004c5c:	4a58      	ldr	r2, [pc, #352]	; (8004dc0 <VL53L0X_DataInit+0x198>)

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8004c5e:	f886 30f0 	strb.w	r3, [r6, #240]	; 0xf0
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8004c62:	f8c6 20d4 	str.w	r2, [r6, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8004c66:	6233      	str	r3, [r6, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004c68:	a902      	add	r1, sp, #8
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	f7ff ffa1 	bl	8004bb2 <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 8004c70:	4604      	mov	r4, r0
 8004c72:	b998      	cbnz	r0, 8004c9c <VL53L0X_DataInit+0x74>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8004c74:	f88d 0008 	strb.w	r0, [sp, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8004c78:	f88d 0009 	strb.w	r0, [sp, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8004c7c:	af02      	add	r7, sp, #8
 8004c7e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004c80:	f106 0e10 	add.w	lr, r6, #16
 8004c84:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8004c88:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004c8a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8004c8e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004c90:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8004c94:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8004c98:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8004c9c:	2364      	movs	r3, #100	; 0x64
 8004c9e:	f8a6 3134 	strh.w	r3, [r6, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8004ca2:	f44f 7361 	mov.w	r3, #900	; 0x384
 8004ca6:	f8a6 3136 	strh.w	r3, [r6, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8004caa:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8004cae:	2701      	movs	r7, #1
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8004cb0:	f8a6 3138 	strh.w	r3, [r6, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8004cb4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8004cb8:	f8a6 313c 	strh.w	r3, [r6, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004cbc:	463a      	mov	r2, r7
 8004cbe:	2180      	movs	r1, #128	; 0x80
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8004cc0:	f886 7150 	strb.w	r7, [r6, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f002 f8e5 	bl	8006e94 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004cca:	463a      	mov	r2, r7
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004ccc:	4605      	mov	r5, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004cce:	21ff      	movs	r1, #255	; 0xff
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	f002 f8df 	bl	8006e94 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004cd6:	2200      	movs	r2, #0

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004cd8:	4328      	orrs	r0, r5
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004cda:	4611      	mov	r1, r2

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004cdc:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004cde:	4630      	mov	r0, r6
 8004ce0:	f002 f8d8 	bl	8006e94 <VL53L0X_WrByte>

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004ce4:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004ce6:	4320      	orrs	r0, r4
 8004ce8:	b244      	sxtb	r4, r0
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8004cea:	f10d 0207 	add.w	r2, sp, #7
 8004cee:	2191      	movs	r1, #145	; 0x91
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	f002 f90c 	bl	8006f0e <VL53L0X_RdByte>
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8004cf6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004cfa:	f886 313a 	strb.w	r3, [r6, #314]	; 0x13a
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8004cfe:	4320      	orrs	r0, r4
 8004d00:	b244      	sxtb	r4, r0
	PALDevDataSet(Dev, StopVariable, StopVariable);
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004d02:	463a      	mov	r2, r7
 8004d04:	2100      	movs	r1, #0
 8004d06:	4630      	mov	r0, r6
 8004d08:	f002 f8c4 	bl	8006e94 <VL53L0X_WrByte>
 8004d0c:	4320      	orrs	r0, r4
 8004d0e:	b244      	sxtb	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004d10:	2200      	movs	r2, #0
 8004d12:	21ff      	movs	r1, #255	; 0xff
 8004d14:	4630      	mov	r0, r6
 8004d16:	f002 f8bd 	bl	8006e94 <VL53L0X_WrByte>
 8004d1a:	4320      	orrs	r0, r4
 8004d1c:	b244      	sxtb	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004d1e:	2200      	movs	r2, #0
 8004d20:	2180      	movs	r1, #128	; 0x80
 8004d22:	4630      	mov	r0, r6
 8004d24:	f002 f8b6 	bl	8006e94 <VL53L0X_WrByte>
 8004d28:	4320      	orrs	r0, r4
 8004d2a:	b240      	sxtb	r0, r0

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004d2c:	2400      	movs	r4, #0
		if (Status == VL53L0X_ERROR_NONE)
 8004d2e:	2800      	cmp	r0, #0
 8004d30:	d141      	bne.n	8004db6 <VL53L0X_DataInit+0x18e>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004d32:	b2a1      	uxth	r1, r4
 8004d34:	2201      	movs	r2, #1
 8004d36:	4630      	mov	r0, r6
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004d38:	3401      	adds	r4, #1
		if (Status == VL53L0X_ERROR_NONE)
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8004d3a:	f7ff fe71 	bl	8004a20 <VL53L0X_SetLimitCheckEnable>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004d3e:	2c06      	cmp	r4, #6
 8004d40:	d1f5      	bne.n	8004d2e <VL53L0X_DataInit+0x106>
			break;

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8004d42:	bbc0      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
			break;

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d44:	f886 002a 	strb.w	r0, [r6, #42]	; 0x2a
			break;

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004d48:	f886 002b 	strb.w	r0, [r6, #43]	; 0x2b
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_SetLimitCheckEnable(Dev,
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	2104      	movs	r1, #4
 8004d50:	4630      	mov	r0, r6
 8004d52:	f7ff fe65 	bl	8004a20 <VL53L0X_SetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004d56:	bb70      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004d58:	4602      	mov	r2, r0
 8004d5a:	2105      	movs	r1, #5
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	f7ff fe5f 	bl	8004a20 <VL53L0X_SetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8004d62:	bb40      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d64:	4601      	mov	r1, r0
 8004d66:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8004d6a:	4630      	mov	r0, r6
 8004d6c:	f7ff fea7 	bl	8004abe <VL53L0X_SetLimitCheckValue>
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004d70:	bb08      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d76:	2101      	movs	r1, #1
 8004d78:	4630      	mov	r0, r6
 8004d7a:	f7ff fea0 	bl	8004abe <VL53L0X_SetLimitCheckValue>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d7e:	b9d0      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d80:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8004d84:	2102      	movs	r1, #2
 8004d86:	4630      	mov	r0, r6
 8004d88:	f7ff fe99 	bl	8004abe <VL53L0X_SetLimitCheckValue>
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d8c:	b998      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004d8e:	4602      	mov	r2, r0
 8004d90:	2103      	movs	r1, #3
 8004d92:	4630      	mov	r0, r6
 8004d94:	f7ff fe93 	bl	8004abe <VL53L0X_SetLimitCheckValue>
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d98:	b968      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8004d9a:	22ff      	movs	r2, #255	; 0xff
 8004d9c:	f886 2130 	strb.w	r2, [r6, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8004da0:	2101      	movs	r1, #1
 8004da2:	4630      	mov	r0, r6
 8004da4:	f002 f876 	bl	8006e94 <VL53L0X_WrByte>
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8004da8:	2301      	movs	r3, #1
 8004daa:	f886 3132 	strb.w	r3, [r6, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8004dae:	b910      	cbnz	r0, 8004db6 <VL53L0X_DataInit+0x18e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8004db0:	2300      	movs	r3, #0
 8004db2:	f886 3115 	strb.w	r3, [r6, #277]	; 0x115



	return Status;
}
 8004db6:	b013      	add	sp, #76	; 0x4c
 8004db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	00016b85 	.word	0x00016b85
 8004dc0:	000970a4 	.word	0x000970a4

08004dc4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dc8:	b08e      	sub	sp, #56	; 0x38
 8004dca:	460c      	mov	r4, r1
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8004dcc:	230c      	movs	r3, #12
 8004dce:	aa04      	add	r2, sp, #16
 8004dd0:	2114      	movs	r1, #20
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004dd2:	4607      	mov	r7, r0
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8004dd4:	f002 f84e 	bl	8006e74 <VL53L0X_ReadMulti>
 8004dd8:	4686      	mov	lr, r0

	if (Status == VL53L0X_ERROR_NONE) {
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	f040 808b 	bne.w	8004ef6 <VL53L0X_GetRangingMeasurementData+0x132>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004de0:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004de4:	f89d 501a 	ldrb.w	r5, [sp, #26]
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004de8:	f89d 2016 	ldrb.w	r2, [sp, #22]
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8004dec:	f89d 1018 	ldrb.w	r1, [sp, #24]
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);

	if (Status == VL53L0X_ERROR_NONE) {

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8004df0:	75a0      	strb	r0, [r4, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004df2:	eb03 2505 	add.w	r5, r3, r5, lsl #8
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004df6:	f89d 3017 	ldrb.w	r3, [sp, #23]
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);

	if (Status == VL53L0X_ERROR_NONE) {

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8004dfa:	6020      	str	r0, [r4, #0]
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004dfc:	eb03 2202 	add.w	r2, r3, r2, lsl #8
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8004e00:	f89d 3019 	ldrb.w	r3, [sp, #25]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8004e04:	6060      	str	r0, [r4, #4]
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8004e06:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	025b      	lsls	r3, r3, #9
 8004e0e:	6123      	str	r3, [r4, #16]
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004e10:	f89d 1012 	ldrb.w	r1, [sp, #18]
 8004e14:	f89d 3013 	ldrb.w	r3, [sp, #19]
	if (Status == VL53L0X_ERROR_NONE) {

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004e18:	b2ae      	uxth	r6, r5

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004e1a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004e1e:	b292      	uxth	r2, r2
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8004e20:	f8b7 5152 	ldrh.w	r5, [r7, #338]	; 0x152
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8004e24:	f89d 1010 	ldrb.w	r1, [sp, #16]
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004e28:	0252      	lsls	r2, r2, #9

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004e2a:	b29b      	uxth	r3, r3
		pRangingMeasurementData->MeasurementTimeUsec = 0;

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8004e2c:	60e2      	str	r2, [r4, #12]
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8004e2e:	82a3      	strh	r3, [r4, #20]

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8004e30:	f5b5 7f7a 	cmp.w	r5, #1000	; 0x3e8
		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8004e34:	f897 e131 	ldrb.w	lr, [r7, #305]	; 0x131
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8004e38:	d01b      	beq.n	8004e72 <VL53L0X_GetRangingMeasurementData+0xae>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8004e3a:	4375      	muls	r5, r6
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8004e3c:	7f3e      	ldrb	r6, [r7, #28]
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8004e3e:	f505 75fa 	add.w	r5, r5, #500	; 0x1f4
 8004e42:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e46:	fb95 f0f0 	sdiv	r0, r5, r0

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004e4a:	6a3d      	ldr	r5, [r7, #32]
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8004e4c:	b186      	cbz	r6, 8004e70 <VL53L0X_GetRangingMeasurementData+0xac>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
					<= 0) {
 8004e4e:	b2ad      	uxth	r5, r5
 8004e50:	435d      	muls	r5, r3
 8004e52:	122d      	asrs	r5, r5, #8
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {

				if ((SignalRate
 8004e54:	42aa      	cmp	r2, r5
 8004e56:	d105      	bne.n	8004e64 <VL53L0X_GetRangingMeasurementData+0xa0>
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
					<= 0) {
					if (RangeFractionalEnable)
 8004e58:	f1be 0f00 	cmp.w	lr, #0
 8004e5c:	d10d      	bne.n	8004e7a <VL53L0X_GetRangingMeasurementData+0xb6>
						XtalkRangeMilliMeter = 8888;
					else
						XtalkRangeMilliMeter = 8888
 8004e5e:	f648 26e0 	movw	r6, #35552	; 0x8ae0
 8004e62:	e010      	b.n	8004e86 <VL53L0X_GetRangingMeasurementData+0xc2>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
 8004e64:	b280      	uxth	r0, r0
 8004e66:	fb02 f600 	mul.w	r6, r2, r0
 8004e6a:	1b50      	subs	r0, r2, r5
 8004e6c:	fbb6 f0f0 	udiv	r0, r6, r0
 8004e70:	b286      	uxth	r6, r0
				tmpuint16 = XtalkRangeMilliMeter;
			}

		}

		if (RangeFractionalEnable) {
 8004e72:	f1be 0f00 	cmp.w	lr, #0
 8004e76:	d006      	beq.n	8004e86 <VL53L0X_GetRangingMeasurementData+0xc2>
 8004e78:	e001      	b.n	8004e7e <VL53L0X_GetRangingMeasurementData+0xba>
				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
					<= 0) {
					if (RangeFractionalEnable)
						XtalkRangeMilliMeter = 8888;
 8004e7a:	f242 26b8 	movw	r6, #8888	; 0x22b8
			}

		}

		if (RangeFractionalEnable) {
			pRangingMeasurementData->RangeMilliMeter =
 8004e7e:	08b0      	lsrs	r0, r6, #2
 8004e80:	8120      	strh	r0, [r4, #8]
				(uint16_t)((tmpuint16) >> 2);
			pRangingMeasurementData->RangeFractionalPart =
 8004e82:	01b0      	lsls	r0, r6, #6
 8004e84:	e001      	b.n	8004e8a <VL53L0X_GetRangingMeasurementData+0xc6>
				(uint8_t)((tmpuint16 & 0x03) << 6);
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8004e86:	8126      	strh	r6, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8004e88:	2000      	movs	r0, #0
 8004e8a:	75e0      	strb	r0, [r4, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8004e8c:	f10d 000f 	add.w	r0, sp, #15
 8004e90:	9001      	str	r0, [sp, #4]
 8004e92:	9400      	str	r4, [sp, #0]
 8004e94:	4638      	mov	r0, r7
 8004e96:	f001 fe8b 	bl	8006bb0 <VL53L0X_get_pal_range_status>
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8004e9a:	4686      	mov	lr, r0
 8004e9c:	bb58      	cbnz	r0, 8004ef6 <VL53L0X_GetRangingMeasurementData+0x132>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8004e9e:	f89d c00f 	ldrb.w	ip, [sp, #15]
 8004ea2:	f884 c018 	strb.w	ip, [r4, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8004ea6:	f107 0550 	add.w	r5, r7, #80	; 0x50
 8004eaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004eac:	ae07      	add	r6, sp, #28
 8004eae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8004eb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8004eb4:	f8b4 a008 	ldrh.w	sl, [r4, #8]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8004eb8:	7de3      	ldrb	r3, [r4, #23]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8004eba:	f8b4 900a 	ldrh.w	r9, [r4, #10]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8004ebe:	f8b4 8014 	ldrh.w	r8, [r4, #20]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004ec2:	f8ad a024 	strh.w	sl, [sp, #36]	; 0x24

	}

	if (Status == VL53L0X_ERROR_NONE) {
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8004ec6:	e886 0007 	stmia.w	r6, {r0, r1, r2}
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8004eca:	68e1      	ldr	r1, [r4, #12]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8004ecc:	6922      	ldr	r2, [r4, #16]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004ece:	6860      	ldr	r0, [r4, #4]
 8004ed0:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
 8004ed4:	910a      	str	r1, [sp, #40]	; 0x28
 8004ed6:	920b      	str	r2, [sp, #44]	; 0x2c
 8004ed8:	f8ad 8030 	strh.w	r8, [sp, #48]	; 0x30
 8004edc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8004ee0:	f88d c034 	strb.w	ip, [sp, #52]	; 0x34
 8004ee4:	ac07      	add	r4, sp, #28
 8004ee6:	9008      	str	r0, [sp, #32]
 8004ee8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004eea:	3750      	adds	r7, #80	; 0x50
 8004eec:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8004eee:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8004ef2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}


	return Status;
}
 8004ef6:	4670      	mov	r0, lr
 8004ef8:	b00e      	add	sp, #56	; 0x38
 8004efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08004f00 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8004f00:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004f02:	4616      	mov	r6, r2
	uint16_t Threshold16;


	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8004f04:	210e      	movs	r1, #14
 8004f06:	f10d 0206 	add.w	r2, sp, #6
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8004f0a:	461c      	mov	r4, r3
 8004f0c:	4605      	mov	r5, r0
	uint16_t Threshold16;


	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8004f0e:	f002 f80a 	bl	8006f26 <VL53L0X_RdWord>
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004f12:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004f16:	4b09      	ldr	r3, [pc, #36]	; (8004f3c <VL53L0X_GetInterruptThresholds+0x3c>)
 8004f18:	0452      	lsls	r2, r2, #17
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	6033      	str	r3, [r6, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8004f1e:	b958      	cbnz	r0, 8004f38 <VL53L0X_GetInterruptThresholds+0x38>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8004f20:	f10d 0206 	add.w	r2, sp, #6
 8004f24:	210c      	movs	r1, #12
 8004f26:	4628      	mov	r0, r5
 8004f28:	f001 fffd 	bl	8006f26 <VL53L0X_RdWord>
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
 8004f2c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004f30:	4b02      	ldr	r3, [pc, #8]	; (8004f3c <VL53L0X_GetInterruptThresholds+0x3c>)
 8004f32:	0452      	lsls	r2, r2, #17
 8004f34:	4013      	ands	r3, r2
 8004f36:	6023      	str	r3, [r4, #0]
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
	}


	return Status;
}
 8004f38:	b002      	add	sp, #8
 8004f3a:	bd70      	pop	{r4, r5, r6, pc}
 8004f3c:	1ffe0000 	.word	0x1ffe0000

08004f40 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8004f40:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8004f42:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
 8004f46:	3b01      	subs	r3, #1
 8004f48:	2b02      	cmp	r3, #2
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8004f4e:	d831      	bhi.n	8004fb4 <VL53L0X_CheckAndLoadInterruptSettings+0x74>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8004f50:	ab01      	add	r3, sp, #4
 8004f52:	466a      	mov	r2, sp
 8004f54:	2101      	movs	r1, #1
 8004f56:	f7ff ffd3 	bl	8004f00 <VL53L0X_GetInterruptThresholds>
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8004f5a:	9b00      	ldr	r3, [sp, #0]
 8004f5c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8004f60:	4605      	mov	r5, r0
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8004f62:	d803      	bhi.n	8004f6c <VL53L0X_CheckAndLoadInterruptSettings+0x2c>
 8004f64:	9b01      	ldr	r3, [sp, #4]
 8004f66:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8004f6a:	d924      	bls.n	8004fb6 <VL53L0X_CheckAndLoadInterruptSettings+0x76>
			(ThresholdHigh > 255*65536)) &&
 8004f6c:	bb1d      	cbnz	r5, 8004fb6 <VL53L0X_CheckAndLoadInterruptSettings+0x76>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8004f6e:	b12c      	cbz	r4, 8004f7c <VL53L0X_CheckAndLoadInterruptSettings+0x3c>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004f70:	4912      	ldr	r1, [pc, #72]	; (8004fbc <VL53L0X_CheckAndLoadInterruptSettings+0x7c>)
 8004f72:	4630      	mov	r0, r6
 8004f74:	f001 fc2a 	bl	80067cc <VL53L0X_load_tuning_settings>
 8004f78:	4605      	mov	r5, r0
 8004f7a:	e01c      	b.n	8004fb6 <VL53L0X_CheckAndLoadInterruptSettings+0x76>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004f7c:	2204      	movs	r2, #4
 8004f7e:	21ff      	movs	r1, #255	; 0xff
 8004f80:	4630      	mov	r0, r6
 8004f82:	f001 ff87 	bl	8006e94 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004f86:	462a      	mov	r2, r5

			if (StartNotStopFlag != 0) {
				Status = VL53L0X_load_tuning_settings(Dev,
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004f88:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004f8a:	2170      	movs	r1, #112	; 0x70
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	f001 ff81 	bl	8006e94 <VL53L0X_WrByte>
 8004f92:	4320      	orrs	r0, r4
 8004f94:	b244      	sxtb	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004f96:	462a      	mov	r2, r5
 8004f98:	21ff      	movs	r1, #255	; 0xff
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	f001 ff7a 	bl	8006e94 <VL53L0X_WrByte>
 8004fa0:	4320      	orrs	r0, r4
 8004fa2:	b244      	sxtb	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004fa4:	462a      	mov	r2, r5
 8004fa6:	2180      	movs	r1, #128	; 0x80
 8004fa8:	4630      	mov	r0, r6
 8004faa:	f001 ff73 	bl	8006e94 <VL53L0X_WrByte>
 8004fae:	4320      	orrs	r0, r4
 8004fb0:	b245      	sxtb	r5, r0
 8004fb2:	e000      	b.n	8004fb6 <VL53L0X_CheckAndLoadInterruptSettings+0x76>
	uint8_t StartNotStopFlag)
{
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004fb4:	2500      	movs	r5, #0

	}

	return Status;

}
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	b002      	add	sp, #8
 8004fba:	bd70      	pop	{r4, r5, r6, pc}
 8004fbc:	200000fb 	.word	0x200000fb

08004fc0 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8004fc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fc2:	4604      	mov	r4, r0


	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	2180      	movs	r1, #128	; 0x80
	VL53L0X_DeviceModes *pDeviceMode)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8004fc8:	7c05      	ldrb	r5, [r0, #16]


	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004fca:	f001 ff63 	bl	8006e94 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004fce:	2201      	movs	r2, #1
 8004fd0:	21ff      	movs	r1, #255	; 0xff
 8004fd2:	4620      	mov	r0, r4
 8004fd4:	f001 ff5e 	bl	8006e94 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004fd8:	2200      	movs	r2, #0
 8004fda:	4611      	mov	r1, r2
 8004fdc:	4620      	mov	r0, r4
 8004fde:	f001 ff59 	bl	8006e94 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8004fe2:	f894 213a 	ldrb.w	r2, [r4, #314]	; 0x13a
 8004fe6:	2191      	movs	r1, #145	; 0x91
 8004fe8:	4620      	mov	r0, r4
 8004fea:	f001 ff53 	bl	8006e94 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8004fee:	2201      	movs	r2, #1
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	f001 ff4e 	bl	8006e94 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	21ff      	movs	r1, #255	; 0xff
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	f001 ff49 	bl	8006e94 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005002:	2200      	movs	r2, #0
 8005004:	2180      	movs	r1, #128	; 0x80
 8005006:	4620      	mov	r0, r4
 8005008:	f001 ff44 	bl	8006e94 <VL53L0X_WrByte>

	switch (DeviceMode) {
 800500c:	2d01      	cmp	r5, #1
 800500e:	d027      	beq.n	8005060 <VL53L0X_StartMeasurement+0xa0>
 8005010:	d302      	bcc.n	8005018 <VL53L0X_StartMeasurement+0x58>
 8005012:	2d03      	cmp	r5, #3
 8005014:	d02b      	beq.n	800506e <VL53L0X_StartMeasurement+0xae>
 8005016:	e039      	b.n	800508c <VL53L0X_StartMeasurement+0xcc>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8005018:	2201      	movs	r2, #1
 800501a:	2100      	movs	r1, #0
 800501c:	4620      	mov	r0, r4
 800501e:	f001 ff39 	bl	8006e94 <VL53L0X_WrByte>

		Byte = StartStopByte;
 8005022:	2301      	movs	r3, #1
 8005024:	f88d 3007 	strb.w	r3, [sp, #7]
		if (Status == VL53L0X_ERROR_NONE) {
 8005028:	bb90      	cbnz	r0, 8005090 <VL53L0X_StartMeasurement+0xd0>
 800502a:	4605      	mov	r5, r0
					Status = VL53L0X_RdByte(Dev,
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
			} while (((Byte & StartStopByte) == StartStopByte)
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800502c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005030:	07db      	lsls	r3, r3, #31
			LoopNb = 0;
			do {
				if (LoopNb > 0)
					Status = VL53L0X_RdByte(Dev,
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8005032:	f105 0501 	add.w	r5, r5, #1
			} while (((Byte & StartStopByte) == StartStopByte)
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005036:	d50d      	bpl.n	8005054 <VL53L0X_StartMeasurement+0x94>
				if (LoopNb > 0)
					Status = VL53L0X_RdByte(Dev,
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
			} while (((Byte & StartStopByte) == StartStopByte)
				&& (Status == VL53L0X_ERROR_NONE)
 8005038:	b960      	cbnz	r0, 8005054 <VL53L0X_StartMeasurement+0x94>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800503a:	f5b5 6ffa 	cmp.w	r5, #2000	; 0x7d0
 800503e:	d006      	beq.n	800504e <VL53L0X_StartMeasurement+0x8e>
		if (Status == VL53L0X_ERROR_NONE) {
			/* Wait until start bit has been cleared */
			LoopNb = 0;
			do {
				if (LoopNb > 0)
					Status = VL53L0X_RdByte(Dev,
 8005040:	4601      	mov	r1, r0
 8005042:	f10d 0207 	add.w	r2, sp, #7
 8005046:	4620      	mov	r0, r4
 8005048:	f001 ff61 	bl	8006f0e <VL53L0X_RdByte>
 800504c:	e7ee      	b.n	800502c <VL53L0X_StartMeasurement+0x6c>
			} while (((Byte & StartStopByte) == StartStopByte)
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
				Status = VL53L0X_ERROR_TIME_OUT;
 800504e:	f06f 0006 	mvn.w	r0, #6
 8005052:	e01d      	b.n	8005090 <VL53L0X_StartMeasurement+0xd0>
 8005054:	f5b5 6ffa 	cmp.w	r5, #2000	; 0x7d0
 8005058:	bf08      	it	eq
 800505a:	f06f 0006 	mvneq.w	r0, #6
 800505e:	e017      	b.n	8005090 <VL53L0X_StartMeasurement+0xd0>
		break;
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8005060:	b918      	cbnz	r0, 800506a <VL53L0X_StartMeasurement+0xaa>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005062:	4629      	mov	r1, r5
 8005064:	4620      	mov	r0, r4
 8005066:	f7ff ff6b 	bl	8004f40 <VL53L0X_CheckAndLoadInterruptSettings>

		Status = VL53L0X_WrByte(Dev,
 800506a:	2202      	movs	r2, #2
 800506c:	e005      	b.n	800507a <VL53L0X_StartMeasurement+0xba>
		}
		break;
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800506e:	b918      	cbnz	r0, 8005078 <VL53L0X_StartMeasurement+0xb8>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005070:	2101      	movs	r1, #1
 8005072:	4620      	mov	r0, r4
 8005074:	f7ff ff64 	bl	8004f40 <VL53L0X_CheckAndLoadInterruptSettings>

		Status = VL53L0X_WrByte(Dev,
 8005078:	2204      	movs	r2, #4
 800507a:	2100      	movs	r1, #0
 800507c:	4620      	mov	r0, r4
 800507e:	f001 ff09 	bl	8006e94 <VL53L0X_WrByte>
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8005082:	b928      	cbnz	r0, 8005090 <VL53L0X_StartMeasurement+0xd0>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005084:	2304      	movs	r3, #4
 8005086:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
 800508a:	e001      	b.n	8005090 <VL53L0X_StartMeasurement+0xd0>
		}
		break;
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800508c:	f06f 0007 	mvn.w	r0, #7
	}



	return Status;
}
 8005090:	b003      	add	sp, #12
 8005092:	bd30      	pop	{r4, r5, pc}

08005094 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8005094:	b538      	push	{r3, r4, r5, lr}
	VL53L0X_DeviceModes *pDeviceMode)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8005096:	7c05      	ldrb	r5, [r0, #16]

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8005098:	4604      	mov	r4, r0
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800509a:	b125      	cbz	r5, 80050a6 <VL53L0X_PerformSingleMeasurement+0x12>
		Status = VL53L0X_StartMeasurement(Dev);


	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800509c:	4620      	mov	r0, r4
 800509e:	f000 fd6f 	bl	8005b80 <VL53L0X_measurement_poll_for_completion>


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80050a2:	b120      	cbz	r0, 80050ae <VL53L0X_PerformSingleMeasurement+0x1a>
 80050a4:	bd38      	pop	{r3, r4, r5, pc}

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
		Status = VL53L0X_StartMeasurement(Dev);
 80050a6:	f7ff ff8b 	bl	8004fc0 <VL53L0X_StartMeasurement>


	if (Status == VL53L0X_ERROR_NONE)
 80050aa:	b920      	cbnz	r0, 80050b6 <VL53L0X_PerformSingleMeasurement+0x22>
 80050ac:	e7f6      	b.n	800509c <VL53L0X_PerformSingleMeasurement+0x8>
		Status = VL53L0X_measurement_poll_for_completion(Dev);


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80050ae:	b915      	cbnz	r5, 80050b6 <VL53L0X_PerformSingleMeasurement+0x22>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80050b0:	2303      	movs	r3, #3
 80050b2:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132



	return Status;
}
 80050b6:	bd38      	pop	{r3, r4, r5, pc}

080050b8 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80050b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80050ba:	4606      	mov	r6, r0
	uint8_t LoopCount;
	uint8_t Byte;


	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80050bc:	2500      	movs	r5, #0
	do {
		Status = VL53L0X_WrByte(Dev,
 80050be:	2201      	movs	r2, #1
 80050c0:	210b      	movs	r1, #11
 80050c2:	4630      	mov	r0, r6
 80050c4:	f001 fee6 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);

		Status |= VL53L0X_WrByte(Dev,
 80050c8:	2200      	movs	r2, #0


	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
	do {
		Status = VL53L0X_WrByte(Dev,
 80050ca:	4604      	mov	r4, r0
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);

		Status |= VL53L0X_WrByte(Dev,
 80050cc:	210b      	movs	r1, #11
 80050ce:	4630      	mov	r0, r6
 80050d0:	f001 fee0 	bl	8006e94 <VL53L0X_WrByte>
 80050d4:	4320      	orrs	r0, r4
 80050d6:	b244      	sxtb	r4, r0
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);

		Status |= VL53L0X_RdByte(Dev,
 80050d8:	f10d 0207 	add.w	r2, sp, #7
 80050dc:	2113      	movs	r1, #19
 80050de:	4630      	mov	r0, r6
 80050e0:	f001 ff15 	bl	8006f0e <VL53L0X_RdByte>
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);

		LoopCount++;
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80050e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);

		Status |= VL53L0X_WrByte(Dev,
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);

		Status |= VL53L0X_RdByte(Dev,
 80050e8:	4320      	orrs	r0, r4
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);

		LoopCount++;
 80050ea:	3501      	adds	r5, #1
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80050ec:	075b      	lsls	r3, r3, #29
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);

		Status |= VL53L0X_WrByte(Dev,
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);

		Status |= VL53L0X_RdByte(Dev,
 80050ee:	b240      	sxtb	r0, r0
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);

		LoopCount++;
 80050f0:	b2ed      	uxtb	r5, r5
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80050f2:	d004      	beq.n	80050fe <VL53L0X_ClearInterruptMask+0x46>
		Status |= VL53L0X_RdByte(Dev,
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);

		LoopCount++;
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
 80050f4:	2d03      	cmp	r5, #3
 80050f6:	d007      	beq.n	8005108 <VL53L0X_ClearInterruptMask+0x50>
			&& (Status == VL53L0X_ERROR_NONE));
 80050f8:	2800      	cmp	r0, #0
 80050fa:	d0e0      	beq.n	80050be <VL53L0X_ClearInterruptMask+0x6>
 80050fc:	e006      	b.n	800510c <VL53L0X_ClearInterruptMask+0x54>

	if (LoopCount >= 3)
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80050fe:	2d03      	cmp	r5, #3
 8005100:	bf08      	it	eq
 8005102:	f06f 000b 	mvneq.w	r0, #11
 8005106:	e001      	b.n	800510c <VL53L0X_ClearInterruptMask+0x54>
 8005108:	f06f 000b 	mvn.w	r0, #11


	return Status;
}
 800510c:	b002      	add	sp, #8
 800510e:	bd70      	pop	{r4, r5, r6, pc}

08005110 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005110:	b538      	push	{r3, r4, r5, lr}
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8005112:	2300      	movs	r3, #0
 8005114:	7403      	strb	r3, [r0, #16]
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005116:	4604      	mov	r4, r0
 8005118:	460d      	mov	r5, r1
	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800511a:	f7ff ffbb 	bl	8005094 <VL53L0X_PerformSingleMeasurement>


	if (Status == VL53L0X_ERROR_NONE)
 800511e:	b950      	cbnz	r0, 8005136 <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8005120:	4629      	mov	r1, r5
 8005122:	4620      	mov	r0, r4
 8005124:	f7ff fe4e 	bl	8004dc4 <VL53L0X_GetRangingMeasurementData>
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8005128:	b928      	cbnz	r0, 8005136 <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800512a:	4601      	mov	r1, r0
 800512c:	4620      	mov	r0, r4



	return Status;
}
 800512e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Status = VL53L0X_GetRangingMeasurementData(Dev,
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005132:	f7ff bfc1 	b.w	80050b8 <VL53L0X_ClearInterruptMask>



	return Status;
}
 8005136:	bd38      	pop	{r3, r4, r5, pc}

08005138 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8005138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800513a:	4605      	mov	r5, r0
 800513c:	461c      	mov	r4, r3
 800513e:	f89d 7018 	ldrb.w	r7, [sp, #24]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;



	if (Pin != 0) {
 8005142:	460e      	mov	r6, r1
 8005144:	2900      	cmp	r1, #0
 8005146:	f040 8082 	bne.w	800524e <VL53L0X_SetGpioConfig+0x116>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800514a:	2a14      	cmp	r2, #20
 800514c:	d108      	bne.n	8005160 <VL53L0X_SetGpioConfig+0x28>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
			data = 0x10;
		else
			data = 1;
 800514e:	2f00      	cmp	r7, #0

		Status = VL53L0X_WrByte(Dev,
 8005150:	bf0c      	ite	eq
 8005152:	2210      	moveq	r2, #16
 8005154:	2201      	movne	r2, #1
 8005156:	2184      	movs	r1, #132	; 0x84

	}


	return Status;
}
 8005158:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
			data = 0x10;
		else
			data = 1;

		Status = VL53L0X_WrByte(Dev,
 800515c:	f001 be9a 	b.w	8006e94 <VL53L0X_WrByte>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8005160:	2a15      	cmp	r2, #21
 8005162:	d167      	bne.n	8005234 <VL53L0X_SetGpioConfig+0xfc>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005164:	2201      	movs	r2, #1
 8005166:	21ff      	movs	r1, #255	; 0xff
 8005168:	f001 fe94 	bl	8006e94 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800516c:	4632      	mov	r2, r6
		Status = VL53L0X_WrByte(Dev,
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800516e:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005170:	4631      	mov	r1, r6
 8005172:	4628      	mov	r0, r5
 8005174:	f001 fe8e 	bl	8006e94 <VL53L0X_WrByte>
 8005178:	4320      	orrs	r0, r4
 800517a:	b244      	sxtb	r4, r0

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800517c:	4632      	mov	r2, r6
 800517e:	21ff      	movs	r1, #255	; 0xff
 8005180:	4628      	mov	r0, r5
 8005182:	f001 fe87 	bl	8006e94 <VL53L0X_WrByte>
 8005186:	4320      	orrs	r0, r4
 8005188:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800518a:	2201      	movs	r2, #1
 800518c:	2180      	movs	r1, #128	; 0x80
 800518e:	4628      	mov	r0, r5
 8005190:	f001 fe80 	bl	8006e94 <VL53L0X_WrByte>
 8005194:	4320      	orrs	r0, r4
 8005196:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8005198:	2202      	movs	r2, #2
 800519a:	2185      	movs	r1, #133	; 0x85
 800519c:	4628      	mov	r0, r5
 800519e:	f001 fe79 	bl	8006e94 <VL53L0X_WrByte>
 80051a2:	4320      	orrs	r0, r4
 80051a4:	b244      	sxtb	r4, r0

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80051a6:	2204      	movs	r2, #4
 80051a8:	21ff      	movs	r1, #255	; 0xff
 80051aa:	4628      	mov	r0, r5
 80051ac:	f001 fe72 	bl	8006e94 <VL53L0X_WrByte>
 80051b0:	4320      	orrs	r0, r4
 80051b2:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80051b4:	4632      	mov	r2, r6
 80051b6:	21cd      	movs	r1, #205	; 0xcd
 80051b8:	4628      	mov	r0, r5
 80051ba:	f001 fe6b 	bl	8006e94 <VL53L0X_WrByte>
 80051be:	4320      	orrs	r0, r4
 80051c0:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80051c2:	2211      	movs	r2, #17
 80051c4:	21cc      	movs	r1, #204	; 0xcc
 80051c6:	4628      	mov	r0, r5
 80051c8:	f001 fe64 	bl	8006e94 <VL53L0X_WrByte>
 80051cc:	4320      	orrs	r0, r4
 80051ce:	b244      	sxtb	r4, r0

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80051d0:	2207      	movs	r2, #7
 80051d2:	21ff      	movs	r1, #255	; 0xff
 80051d4:	4628      	mov	r0, r5
 80051d6:	f001 fe5d 	bl	8006e94 <VL53L0X_WrByte>
 80051da:	4320      	orrs	r0, r4
 80051dc:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80051de:	4632      	mov	r2, r6
 80051e0:	21be      	movs	r1, #190	; 0xbe
 80051e2:	4628      	mov	r0, r5
 80051e4:	f001 fe56 	bl	8006e94 <VL53L0X_WrByte>
 80051e8:	4320      	orrs	r0, r4
 80051ea:	b244      	sxtb	r4, r0

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80051ec:	2206      	movs	r2, #6
 80051ee:	21ff      	movs	r1, #255	; 0xff
 80051f0:	4628      	mov	r0, r5
 80051f2:	f001 fe4f 	bl	8006e94 <VL53L0X_WrByte>
 80051f6:	4320      	orrs	r0, r4
 80051f8:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80051fa:	2209      	movs	r2, #9
 80051fc:	21cc      	movs	r1, #204	; 0xcc
 80051fe:	4628      	mov	r0, r5
 8005200:	f001 fe48 	bl	8006e94 <VL53L0X_WrByte>
 8005204:	4320      	orrs	r0, r4
 8005206:	b244      	sxtb	r4, r0

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005208:	4632      	mov	r2, r6
 800520a:	21ff      	movs	r1, #255	; 0xff
 800520c:	4628      	mov	r0, r5
 800520e:	f001 fe41 	bl	8006e94 <VL53L0X_WrByte>
 8005212:	4320      	orrs	r0, r4
 8005214:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005216:	2201      	movs	r2, #1
 8005218:	21ff      	movs	r1, #255	; 0xff
 800521a:	4628      	mov	r0, r5
 800521c:	f001 fe3a 	bl	8006e94 <VL53L0X_WrByte>
 8005220:	4320      	orrs	r0, r4
 8005222:	b244      	sxtb	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005224:	4632      	mov	r2, r6
 8005226:	4631      	mov	r1, r6
 8005228:	4628      	mov	r0, r5
 800522a:	f001 fe33 	bl	8006e94 <VL53L0X_WrByte>
 800522e:	4320      	orrs	r0, r4
 8005230:	b240      	sxtb	r0, r0
 8005232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
			switch (Functionality) {
 8005234:	2c04      	cmp	r4, #4
 8005236:	d828      	bhi.n	800528a <VL53L0X_SetGpioConfig+0x152>
 8005238:	e8df f004 	tbb	[pc, r4]
 800523c:	05030c0e 	.word	0x05030c0e
 8005240:	07          	.byte	0x07
 8005241:	00          	.byte	0x00
				break;
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
				break;
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8005242:	2202      	movs	r2, #2
 8005244:	e009      	b.n	800525a <VL53L0X_SetGpioConfig+0x122>
				break;
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8005246:	2203      	movs	r2, #3
				break;
 8005248:	e007      	b.n	800525a <VL53L0X_SetGpioConfig+0x122>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800524a:	2204      	movs	r2, #4
				break;
 800524c:	e005      	b.n	800525a <VL53L0X_SetGpioConfig+0x122>
	uint8_t data;



	if (Pin != 0) {
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800524e:	f06f 0009 	mvn.w	r0, #9
 8005252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			switch (Functionality) {
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
				break;
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8005254:	2201      	movs	r2, #1
 8005256:	e000      	b.n	800525a <VL53L0X_SetGpioConfig+0x122>
	} else {

		if (Status == VL53L0X_ERROR_NONE) {
			switch (Functionality) {
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8005258:	2200      	movs	r2, #0
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
			Status = VL53L0X_WrByte(Dev,
 800525a:	210a      	movs	r1, #10
 800525c:	4628      	mov	r0, r5
 800525e:	f001 fe19 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8005262:	b988      	cbnz	r0, 8005288 <VL53L0X_SetGpioConfig+0x150>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
				data = 0;
			else
				data = (uint8_t)(1 << 4);
 8005264:	2f00      	cmp	r7, #0

			Status = VL53L0X_UpdateByte(Dev,
 8005266:	bf14      	ite	ne
 8005268:	2310      	movne	r3, #16
 800526a:	2300      	moveq	r3, #0
 800526c:	22ef      	movs	r2, #239	; 0xef
 800526e:	2184      	movs	r1, #132	; 0x84
 8005270:	4628      	mov	r0, r5
 8005272:	f001 fe2b 	bl	8006ecc <VL53L0X_UpdateByte>
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8005276:	b950      	cbnz	r0, 800528e <VL53L0X_SetGpioConfig+0x156>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005278:	f885 40da 	strb.w	r4, [r5, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800527c:	4601      	mov	r1, r0
 800527e:	4628      	mov	r0, r5

	}


	return Status;
}
 8005280:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		if (Status == VL53L0X_ERROR_NONE)
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005284:	f7ff bf18 	b.w	80050b8 <VL53L0X_ClearInterruptMask>
 8005288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				break;
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
				break;
			default:
				Status =
 800528a:	f06f 000a 	mvn.w	r0, #10

	}


	return Status;
}
 800528e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005290 <VL53L0X_StaticInit>:

	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8005290:	b570      	push	{r4, r5, r6, lr}
 8005292:	b096      	sub	sp, #88	; 0x58
 8005294:	4605      	mov	r5, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005296:	2240      	movs	r2, #64	; 0x40
 8005298:	2100      	movs	r1, #0
 800529a:	a806      	add	r0, sp, #24
 800529c:	f001 fe9b 	bl	8006fd6 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80052a0:	2300      	movs	r3, #0
	uint32_t refSpadCount = 0;
	uint8_t ApertureSpads = 0;
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80052a2:	2101      	movs	r1, #1
 80052a4:	4628      	mov	r0, r5
VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 80052a6:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint8_t tempbyte = 0;
 80052aa:	f88d 300b 	strb.w	r3, [sp, #11]
	uint8_t UseInternalTuningSettings = 0;
	uint32_t count = 0;
	uint8_t isApertureSpads = 0;
 80052ae:	f88d 300c 	strb.w	r3, [sp, #12]
	uint32_t refSpadCount = 0;
 80052b2:	9304      	str	r3, [sp, #16]
	uint8_t ApertureSpads = 0;
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	Status = VL53L0X_get_info_from_device(Dev, 1);
 80052b4:	f000 fcb6 	bl	8005c24 <VL53L0X_get_info_from_device>

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80052b8:	f895 2114 	ldrb.w	r2, [r5, #276]	; 0x114
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80052bc:	2a01      	cmp	r2, #1
 80052be:	d806      	bhi.n	80052ce <VL53L0X_StaticInit+0x3e>
	FixPoint1616_t seqTimeoutMilliSecs;

	Status = VL53L0X_get_info_from_device(Dev, 1);

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80052c0:	f895 1113 	ldrb.w	r1, [r5, #275]	; 0x113
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 80052c4:	d101      	bne.n	80052ca <VL53L0X_StaticInit+0x3a>
		((ApertureSpads == 1) && (count > 32)) ||
 80052c6:	2920      	cmp	r1, #32
 80052c8:	e000      	b.n	80052cc <VL53L0X_StaticInit+0x3c>
		((ApertureSpads == 0) && (count > 12)))
 80052ca:	290c      	cmp	r1, #12
 80052cc:	d905      	bls.n	80052da <VL53L0X_StaticInit+0x4a>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80052ce:	aa03      	add	r2, sp, #12
 80052d0:	a904      	add	r1, sp, #16
 80052d2:	4628      	mov	r0, r5
 80052d4:	f000 fb16 	bl	8005904 <VL53L0X_perform_ref_spad_management>
 80052d8:	e002      	b.n	80052e0 <VL53L0X_StaticInit+0x50>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80052da:	4628      	mov	r0, r5
 80052dc:	f000 f9b2 	bl	8005644 <VL53L0X_set_reference_spads>
 80052e0:	4604      	mov	r4, r0

	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;

	if (Status == VL53L0X_ERROR_NONE) {
 80052e2:	2800      	cmp	r0, #0
 80052e4:	f040 809f 	bne.w	8005426 <VL53L0X_StaticInit+0x196>
		UseInternalTuningSettings = PALDevDataGet(Dev,
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80052e8:	f895 3150 	ldrb.w	r3, [r5, #336]	; 0x150
 80052ec:	b913      	cbnz	r3, 80052f4 <VL53L0X_StaticInit+0x64>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80052ee:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
 80052f2:	e000      	b.n	80052f6 <VL53L0X_StaticInit+0x66>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80052f4:	494d      	ldr	r1, [pc, #308]	; (800542c <VL53L0X_StaticInit+0x19c>)

	}

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80052f6:	4628      	mov	r0, r5
 80052f8:	f001 fa68 	bl	80067cc <VL53L0X_load_tuning_settings>

	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 80052fc:	4604      	mov	r4, r0
 80052fe:	2800      	cmp	r0, #0
 8005300:	f040 8091 	bne.w	8005426 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005304:	9400      	str	r4, [sp, #0]
 8005306:	4622      	mov	r2, r4
 8005308:	4621      	mov	r1, r4
 800530a:	2304      	movs	r3, #4
 800530c:	4628      	mov	r0, r5
 800530e:	f7ff ff13 	bl	8005138 <VL53L0X_SetGpioConfig>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005312:	4604      	mov	r4, r0
 8005314:	2800      	cmp	r0, #0
 8005316:	f040 8086 	bne.w	8005426 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800531a:	2201      	movs	r2, #1
 800531c:	21ff      	movs	r1, #255	; 0xff
 800531e:	4628      	mov	r0, r5
 8005320:	f001 fdb8 	bl	8006e94 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005324:	f10d 020e 	add.w	r2, sp, #14
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005328:	4606      	mov	r6, r0
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800532a:	2184      	movs	r1, #132	; 0x84
 800532c:	4628      	mov	r0, r5
 800532e:	f001 fdfa 	bl	8006f26 <VL53L0X_RdWord>
 8005332:	4330      	orrs	r0, r6
 8005334:	b246      	sxtb	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005336:	4622      	mov	r2, r4
 8005338:	21ff      	movs	r1, #255	; 0xff
 800533a:	4628      	mov	r0, r5
 800533c:	f001 fdaa 	bl	8006e94 <VL53L0X_WrByte>
 8005340:	4330      	orrs	r0, r6
 8005342:	b244      	sxtb	r4, r0
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005344:	2c00      	cmp	r4, #0
 8005346:	d16e      	bne.n	8005426 <VL53L0X_StaticInit+0x196>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005348:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	f8c5 30d4 	str.w	r3, [r5, #212]	; 0xd4
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005352:	a906      	add	r1, sp, #24
 8005354:	4628      	mov	r0, r5
 8005356:	f7ff fc2c 	bl	8004bb2 <VL53L0X_GetDeviceParameters>


	if (Status == VL53L0X_ERROR_NONE) {
 800535a:	4604      	mov	r4, r0
 800535c:	2800      	cmp	r0, #0
 800535e:	d162      	bne.n	8005426 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005360:	f10d 010b 	add.w	r1, sp, #11
 8005364:	4628      	mov	r0, r5
 8005366:	f7ff fa8b 	bl	8004880 <VL53L0X_GetFractionEnable>
		if (Status == VL53L0X_ERROR_NONE)
 800536a:	4604      	mov	r4, r0
 800536c:	2800      	cmp	r0, #0
 800536e:	d15a      	bne.n	8005426 <VL53L0X_StaticInit+0x196>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005370:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8005374:	f885 3131 	strb.w	r3, [r5, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005378:	ae06      	add	r6, sp, #24
 800537a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800537c:	f105 0410 	add.w	r4, r5, #16
 8005380:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005382:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005386:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005388:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800538a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800538e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_RdByte(Dev,
 8005392:	f10d 020b 	add.w	r2, sp, #11
 8005396:	2101      	movs	r1, #1
 8005398:	4628      	mov	r0, r5
 800539a:	f001 fdb8 	bl	8006f0e <VL53L0X_RdByte>
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800539e:	4604      	mov	r4, r0
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d140      	bne.n	8005426 <VL53L0X_StaticInit+0x196>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80053a4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80053a8:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80053ac:	4602      	mov	r2, r0
 80053ae:	4601      	mov	r1, r0
 80053b0:	4628      	mov	r0, r5
 80053b2:	f7ff fa77 	bl	80048a4 <VL53L0X_SetSequenceStepEnable>
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80053b6:	4604      	mov	r4, r0
 80053b8:	bba8      	cbnz	r0, 8005426 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80053ba:	4602      	mov	r2, r0
 80053bc:	2102      	movs	r1, #2
 80053be:	4628      	mov	r0, r5
 80053c0:	f7ff fa70 	bl	80048a4 <VL53L0X_SetSequenceStepEnable>
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 80053c4:	4604      	mov	r4, r0
 80053c6:	bb70      	cbnz	r0, 8005426 <VL53L0X_StaticInit+0x196>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80053c8:	2303      	movs	r3, #3
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80053ca:	4601      	mov	r1, r0
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80053cc:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80053d0:	f10d 020d 	add.w	r2, sp, #13
 80053d4:	4628      	mov	r0, r5
 80053d6:	f001 f922 	bl	800661e <VL53L0X_get_vcsel_pulse_period>
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80053da:	4604      	mov	r4, r0
 80053dc:	bb18      	cbnz	r0, 8005426 <VL53L0X_StaticInit+0x196>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80053de:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80053e2:	f885 30e8 	strb.w	r3, [r5, #232]	; 0xe8
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80053e6:	f10d 020d 	add.w	r2, sp, #13
 80053ea:	2101      	movs	r1, #1
 80053ec:	4628      	mov	r0, r5
 80053ee:	f001 f916 	bl	800661e <VL53L0X_get_vcsel_pulse_period>
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80053f2:	4604      	mov	r4, r0
 80053f4:	b9b8      	cbnz	r0, 8005426 <VL53L0X_StaticInit+0x196>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80053f6:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80053fa:	f885 30e0 	strb.w	r3, [r5, #224]	; 0xe0
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_GetSequenceStepTimeout(
 80053fe:	aa05      	add	r2, sp, #20
 8005400:	2103      	movs	r1, #3
 8005402:	4628      	mov	r0, r5
 8005404:	f7ff fabd 	bl	8004982 <VL53L0X_GetSequenceStepTimeout>
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005408:	4604      	mov	r4, r0
 800540a:	b960      	cbnz	r0, 8005426 <VL53L0X_StaticInit+0x196>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800540c:	9b05      	ldr	r3, [sp, #20]
 800540e:	f8c5 30e4 	str.w	r3, [r5, #228]	; 0xe4
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_GetSequenceStepTimeout(
 8005412:	aa05      	add	r2, sp, #20
 8005414:	2104      	movs	r1, #4
 8005416:	4628      	mov	r0, r5
 8005418:	f7ff fab3 	bl	8004982 <VL53L0X_GetSequenceStepTimeout>
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800541c:	4604      	mov	r4, r0
 800541e:	b910      	cbnz	r0, 8005426 <VL53L0X_StaticInit+0x196>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005420:	9b05      	ldr	r3, [sp, #20]
 8005422:	f8c5 30dc 	str.w	r3, [r5, #220]	; 0xdc
			seqTimeoutMilliSecs);
	}


	return Status;
}
 8005426:	4620      	mov	r0, r4
 8005428:	b016      	add	sp, #88	; 0x58
 800542a:	bd70      	pop	{r4, r5, r6, pc}
 800542c:	20000008 	.word	0x20000008

08005430 <VL53L0X_GetInterruptMaskStatus>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8005430:	b513      	push	{r0, r1, r4, lr}
 8005432:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8005434:	f10d 0207 	add.w	r2, sp, #7
 8005438:	2113      	movs	r1, #19
 800543a:	f001 fd68 	bl	8006f0e <VL53L0X_RdByte>
	*pInterruptMaskStatus = Byte & 0x07;
 800543e:	f89d 3007 	ldrb.w	r3, [sp, #7]

	if (Byte & 0x18)
 8005442:	f013 0f18 	tst.w	r3, #24
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8005446:	f003 0207 	and.w	r2, r3, #7
	if (Byte & 0x18)
		Status = VL53L0X_ERROR_RANGE_ERROR;


	return Status;
}
 800544a:	bf18      	it	ne
 800544c:	f06f 0005 	mvnne.w	r0, #5
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;


	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8005450:	6022      	str	r2, [r4, #0]
	if (Byte & 0x18)
		Status = VL53L0X_ERROR_RANGE_ERROR;


	return Status;
}
 8005452:	b002      	add	sp, #8
 8005454:	bd10      	pop	{r4, pc}

08005456 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8005456:	b513      	push	{r0, r1, r4, lr}


	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8005458:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
 800545c:	2b04      	cmp	r3, #4
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800545e:	460c      	mov	r4, r1


	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8005460:	d108      	bne.n	8005474 <VL53L0X_GetMeasurementDataReady+0x1e>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8005462:	a901      	add	r1, sp, #4
 8005464:	f7ff ffe4 	bl	8005430 <VL53L0X_GetInterruptMaskStatus>
		if (InterruptMask ==
 8005468:	9b01      	ldr	r3, [sp, #4]
 800546a:	2b04      	cmp	r3, #4
 800546c:	d00b      	beq.n	8005486 <VL53L0X_GetMeasurementDataReady+0x30>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
		else
			*pMeasurementDataReady = 0;
 800546e:	2300      	movs	r3, #0
 8005470:	7023      	strb	r3, [r4, #0]
 8005472:	e00b      	b.n	800548c <VL53L0X_GetMeasurementDataReady+0x36>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8005474:	aa01      	add	r2, sp, #4
 8005476:	2114      	movs	r1, #20
 8005478:	f001 fd49 	bl	8006f0e <VL53L0X_RdByte>
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800547c:	b930      	cbnz	r0, 800548c <VL53L0X_GetMeasurementDataReady+0x36>
			if (SysRangeStatusRegister & 0x01)
 800547e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005482:	07db      	lsls	r3, r3, #31
 8005484:	d501      	bpl.n	800548a <VL53L0X_GetMeasurementDataReady+0x34>
				*pMeasurementDataReady = 1;
 8005486:	2301      	movs	r3, #1
 8005488:	e7f2      	b.n	8005470 <VL53L0X_GetMeasurementDataReady+0x1a>
			else
				*pMeasurementDataReady = 0;
 800548a:	7020      	strb	r0, [r4, #0]
		}
	}


	return Status;
}
 800548c:	b002      	add	sp, #8
 800548e:	bd10      	pop	{r4, pc}

08005490 <VL53L0X_SetReferenceSpads>:
	uint8_t isApertureSpads)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;


	Status = VL53L0X_set_reference_spads(Dev, count, isApertureSpads);
 8005490:	f000 b8d8 	b.w	8005644 <VL53L0X_set_reference_spads>

08005494 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005494:	b513      	push	{r0, r1, r4, lr}
 8005496:	460c      	mov	r4, r1
	int16_t cMaxOffset = 2047;
	int16_t cOffsetRange = 4096;

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8005498:	f10d 0206 	add.w	r2, sp, #6
 800549c:	2128      	movs	r1, #40	; 0x28
 800549e:	f001 fd42 	bl	8006f26 <VL53L0X_RdWord>
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80054a2:	b960      	cbnz	r0, 80054be <VL53L0X_get_offset_calibration_data_micro_meter+0x2a>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80054a4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80054a8:	f3c3 030b 	ubfx	r3, r3, #0, #12

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80054ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b0:	f04f 02fa 	mov.w	r2, #250	; 0xfa
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80054b4:	bf28      	it	cs
 80054b6:	f5a3 5380 	subcs.w	r3, r3, #4096	; 0x1000
					* 250;
		else
			*pOffsetCalibrationDataMicroMeter =
 80054ba:	4353      	muls	r3, r2
 80054bc:	6023      	str	r3, [r4, #0]
				(int16_t)RangeOffsetRegister * 250;

	}

	return Status;
}
 80054be:	b002      	add	sp, #8
 80054c0:	bd10      	pop	{r4, pc}

080054c2 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80054c2:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * the index of the bit within each byte.
	 */

	*next = -1;

	startIndex = curr / cSpadsPerByte;
 80054c4:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80054c8:	f04f 34ff 	mov.w	r4, #4294967295
 80054cc:	601c      	str	r4, [r3, #0]

	startIndex = curr / cSpadsPerByte;
	fineOffset = curr % cSpadsPerByte;
 80054ce:	f002 0207 	and.w	r2, r2, #7
 80054d2:	ea4f 0cce 	mov.w	ip, lr, lsl #3

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80054d6:	4676      	mov	r6, lr
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80054d8:	2700      	movs	r7, #0
	*next = -1;

	startIndex = curr / cSpadsPerByte;
	fineOffset = curr % cSpadsPerByte;

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80054da:	428e      	cmp	r6, r1
 80054dc:	d217      	bcs.n	800550e <get_next_good_spad+0x4c>
 80054de:	b9b7      	cbnz	r7, 800550e <get_next_good_spad+0x4c>
				coarseIndex++) {
		fineIndex = 0;
		dataByte = goodSpadArray[coarseIndex];
 80054e0:	5d85      	ldrb	r5, [r0, r6]

		if (coarseIndex == startIndex) {
 80054e2:	4576      	cmp	r6, lr
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80054e4:	bf03      	ittte	eq
 80054e6:	4115      	asreq	r5, r2
 80054e8:	b2ed      	uxtbeq	r5, r5
			fineIndex = fineOffset;
 80054ea:	4614      	moveq	r4, r2
	startIndex = curr / cSpadsPerByte;
	fineOffset = curr % cSpadsPerByte;

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
				coarseIndex++) {
		fineIndex = 0;
 80054ec:	463c      	movne	r4, r7
			dataByte >>= fineOffset;
			fineIndex = fineOffset;
		}

		while (fineIndex < cSpadsPerByte) {
			if ((dataByte & 0x1) == 1) {
 80054ee:	f015 0f01 	tst.w	r5, #1
 80054f2:	d003      	beq.n	80054fc <get_next_good_spad+0x3a>
				success = 1;
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80054f4:	4464      	add	r4, ip
 80054f6:	601c      	str	r4, [r3, #0]
			fineIndex = fineOffset;
		}

		while (fineIndex < cSpadsPerByte) {
			if ((dataByte & 0x1) == 1) {
				success = 1;
 80054f8:	2701      	movs	r7, #1
				*next = coarseIndex * cSpadsPerByte + fineIndex;
				break;
 80054fa:	e004      	b.n	8005506 <get_next_good_spad+0x44>
			}
			dataByte >>= 1;
			fineIndex++;
 80054fc:	3401      	adds	r4, #1
			 * spad bit before iterating */
			dataByte >>= fineOffset;
			fineIndex = fineOffset;
		}

		while (fineIndex < cSpadsPerByte) {
 80054fe:	2c08      	cmp	r4, #8
			if ((dataByte & 0x1) == 1) {
				success = 1;
				*next = coarseIndex * cSpadsPerByte + fineIndex;
				break;
			}
			dataByte >>= 1;
 8005500:	ea4f 0555 	mov.w	r5, r5, lsr #1
			 * spad bit before iterating */
			dataByte >>= fineOffset;
			fineIndex = fineOffset;
		}

		while (fineIndex < cSpadsPerByte) {
 8005504:	d1f3      	bne.n	80054ee <get_next_good_spad+0x2c>

	startIndex = curr / cSpadsPerByte;
	fineOffset = curr % cSpadsPerByte;

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
				coarseIndex++) {
 8005506:	3601      	adds	r6, #1
 8005508:	f10c 0c08 	add.w	ip, ip, #8
 800550c:	e7e5      	b.n	80054da <get_next_good_spad+0x18>
 800550e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005510 <is_aperture>:
	uint8_t isAperture = 1;
	quadrant = spadIndex >> 6;
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
		isAperture = 0;

	return isAperture;
 8005510:	4b03      	ldr	r3, [pc, #12]	; (8005520 <is_aperture+0x10>)
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
	quadrant = spadIndex >> 6;
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8005512:	0980      	lsrs	r0, r0, #6
		isAperture = 0;

	return isAperture;
 8005514:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
 8005518:	3000      	adds	r0, #0
 800551a:	bf18      	it	ne
 800551c:	2001      	movne	r0, #1
 800551e:	4770      	bx	lr
 8005520:	200002b4 	.word	0x200002b4

08005524 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8005524:	b510      	push	{r4, lr}
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t cSpadsPerByte = 8;
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005526:	08d4      	lsrs	r4, r2, #3
	fineIndex = spadIndex % cSpadsPerByte;
	if (coarseIndex >= size)
 8005528:	428c      	cmp	r4, r1
	uint32_t cSpadsPerByte = 8;
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
	fineIndex = spadIndex % cSpadsPerByte;
 800552a:	f002 0207 	and.w	r2, r2, #7
	if (coarseIndex >= size)
		status = VL53L0X_ERROR_REF_SPAD_INIT;
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800552e:	bf3f      	itttt	cc
 8005530:	2301      	movcc	r3, #1
 8005532:	fa03 f202 	lslcc.w	r2, r3, r2
 8005536:	5d03      	ldrbcc	r3, [r0, r4]
 8005538:	431a      	orrcc	r2, r3
 800553a:	bf3a      	itte	cc
 800553c:	5502      	strbcc	r2, [r0, r4]


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800553e:	2000      	movcc	r0, #0
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
	fineIndex = spadIndex % cSpadsPerByte;
	if (coarseIndex >= size)
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005540:	f06f 0031 	mvncs.w	r0, #49	; 0x31
	else
		spadArray[coarseIndex] |= (1 << fineIndex);

	return status;
}
 8005544:	bd10      	pop	{r4, pc}

08005546 <set_ref_spad_map>:
	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8005546:	460a      	mov	r2, r1
 8005548:	2306      	movs	r3, #6
 800554a:	21b0      	movs	r1, #176	; 0xb0
 800554c:	f001 bc82 	b.w	8006e54 <VL53L0X_WriteMulti>

08005550 <get_ref_spad_map>:
	return status;
}

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8005550:	460a      	mov	r2, r1
 8005552:	2306      	movs	r3, #6
 8005554:	21b0      	movs	r1, #176	; 0xb0
 8005556:	f001 bc8d 	b.w	8006e74 <VL53L0X_ReadMulti>

0800555a <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800555a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800555e:	b085      	sub	sp, #20
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
	uint32_t currentSpad;
	uint8_t checkSpadArray[6] = {0,0,0,0,0,0};
 8005560:	2400      	movs	r4, #0
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8005562:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005564:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8005566:	9501      	str	r5, [sp, #4]
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8005568:	4681      	mov	r9, r0
 800556a:	468a      	mov	sl, r1
 800556c:	4693      	mov	fp, r2
 800556e:	4698      	mov	r8, r3
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
	uint32_t currentSpad;
	uint8_t checkSpadArray[6] = {0,0,0,0,0,0};
 8005570:	9402      	str	r4, [sp, #8]
 8005572:	f8ad 400c 	strh.w	r4, [sp, #12]
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
 8005576:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005578:	429c      	cmp	r4, r3
 800557a:	d016      	beq.n	80055aa <enable_ref_spads+0x50>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800557c:	ab01      	add	r3, sp, #4
 800557e:	462a      	mov	r2, r5
 8005580:	4631      	mov	r1, r6
 8005582:	4658      	mov	r0, fp
 8005584:	f7ff ff9d 	bl	80054c2 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8005588:	9f01      	ldr	r7, [sp, #4]
 800558a:	1c7b      	adds	r3, r7, #1
 800558c:	d00f      	beq.n	80055ae <enable_ref_spads+0x54>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
			break;
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800558e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005590:	18f8      	adds	r0, r7, r3
 8005592:	f7ff ffbd 	bl	8005510 <is_aperture>
 8005596:	4550      	cmp	r0, sl
 8005598:	d109      	bne.n	80055ae <enable_ref_spads+0x54>
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
			break;
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
 800559a:	463a      	mov	r2, r7
 800559c:	4631      	mov	r1, r6
 800559e:	4640      	mov	r0, r8
 80055a0:	f7ff ffc0 	bl	8005524 <enable_spad_bit>
		currentSpad++;
 80055a4:	1c7d      	adds	r5, r7, #1
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
 80055a6:	3401      	adds	r4, #1
 80055a8:	e7e5      	b.n	8005576 <enable_ref_spads+0x1c>
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80055aa:	2000      	movs	r0, #0
 80055ac:	e001      	b.n	80055b2 <enable_ref_spads+0x58>
	for (index = 0; index < spadCount; index++) {
		get_next_good_spad(goodSpadArray, size, currentSpad,
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80055ae:	f06f 0031 	mvn.w	r0, #49	; 0x31
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
		currentSpad++;
	}
	*lastSpad = currentSpad;
 80055b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055b4:	601d      	str	r5, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80055b6:	b9b0      	cbnz	r0, 80055e6 <enable_ref_spads+0x8c>
		status = set_ref_spad_map(Dev, spadArray);
 80055b8:	4641      	mov	r1, r8
 80055ba:	4648      	mov	r0, r9
 80055bc:	f7ff ffc3 	bl	8005546 <set_ref_spad_map>
 80055c0:	4604      	mov	r4, r0

	if (status == VL53L0X_ERROR_NONE) {
 80055c2:	b980      	cbnz	r0, 80055e6 <enable_ref_spads+0x8c>
	status = get_ref_spad_map(Dev, checkSpadArray);
 80055c4:	a902      	add	r1, sp, #8
 80055c6:	4648      	mov	r0, r9
 80055c8:	f7ff ffc2 	bl	8005550 <get_ref_spad_map>

		i = 0;
 80055cc:	4623      	mov	r3, r4
		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 80055ce:	42b3      	cmp	r3, r6
 80055d0:	d009      	beq.n	80055e6 <enable_ref_spads+0x8c>
			if (spadArray[i] != checkSpadArray[i]) {
 80055d2:	aa02      	add	r2, sp, #8
 80055d4:	f818 1003 	ldrb.w	r1, [r8, r3]
 80055d8:	5c9a      	ldrb	r2, [r3, r2]
 80055da:	4291      	cmp	r1, r2
 80055dc:	d101      	bne.n	80055e2 <enable_ref_spads+0x88>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
				break;
			}
			i++;
 80055de:	3301      	adds	r3, #1
 80055e0:	e7f5      	b.n	80055ce <enable_ref_spads+0x74>

		i = 0;
		/* Compare spad maps. If not equal report error. */
		while (i < size) {
			if (spadArray[i] != checkSpadArray[i]) {
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80055e2:	f06f 0031 	mvn.w	r0, #49	; 0x31
			i++;
		}

	}
	return status;
}
 80055e6:	b005      	add	sp, #20
 80055e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080055ec <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80055ec:	b570      	push	{r4, r5, r6, lr}

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 80055ee:	22c0      	movs	r2, #192	; 0xc0
}


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80055f0:	b088      	sub	sp, #32
 80055f2:	460e      	mov	r6, r1

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 80055f4:	2101      	movs	r1, #1
}


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80055f6:	4604      	mov	r4, r0

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80055f8:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 80055fc:	f001 fc4a 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005600:	b9f0      	cbnz	r0, 8005640 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8005602:	a901      	add	r1, sp, #4
 8005604:	4620      	mov	r0, r4
 8005606:	f7ff fd83 	bl	8005110 <VL53L0X_PerformSingleRangingMeasurement>
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800560a:	b9c8      	cbnz	r0, 8005640 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800560c:	2201      	movs	r2, #1
 800560e:	21ff      	movs	r1, #255	; 0xff
 8005610:	4620      	mov	r0, r4
 8005612:	f001 fc3f 	bl	8006e94 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE)
 8005616:	b998      	cbnz	r0, 8005640 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_RdWord(Dev,
 8005618:	4632      	mov	r2, r6
 800561a:	21b6      	movs	r1, #182	; 0xb6
 800561c:	4620      	mov	r0, r4
 800561e:	f001 fc82 	bl	8006f26 <VL53L0X_RdWord>
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005622:	b968      	cbnz	r0, 8005640 <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005624:	4602      	mov	r2, r0
 8005626:	21ff      	movs	r1, #255	; 0xff
 8005628:	4620      	mov	r0, r4
 800562a:	f001 fc33 	bl	8006e94 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE) {
 800562e:	b938      	cbnz	r0, 8005640 <perform_ref_signal_measurement+0x54>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005630:	462a      	mov	r2, r5
 8005632:	2101      	movs	r1, #1
 8005634:	4620      	mov	r0, r4
 8005636:	f001 fc2d 	bl	8006e94 <VL53L0X_WrByte>
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800563a:	b908      	cbnz	r0, 8005640 <perform_ref_signal_measurement+0x54>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800563c:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130
	}

	return status;
}
 8005640:	b008      	add	sp, #32
 8005642:	bd70      	pop	{r4, r5, r6, pc}

08005644 <VL53L0X_set_reference_spads>:
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8005644:	b570      	push	{r4, r5, r6, lr}
 8005646:	460e      	mov	r6, r1
 8005648:	b088      	sub	sp, #32
 800564a:	4615      	mov	r5, r2
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800564c:	21ff      	movs	r1, #255	; 0xff
 800564e:	2201      	movs	r2, #1
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8005650:	4604      	mov	r4, r0
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005652:	f001 fc1f 	bl	8006e94 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005656:	4602      	mov	r2, r0
 8005658:	b9a8      	cbnz	r0, 8005686 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 800565a:	214f      	movs	r1, #79	; 0x4f
 800565c:	4620      	mov	r0, r4
 800565e:	f001 fc19 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005662:	b980      	cbnz	r0, 8005686 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 8005664:	222c      	movs	r2, #44	; 0x2c
 8005666:	214e      	movs	r1, #78	; 0x4e
 8005668:	4620      	mov	r0, r4
 800566a:	f001 fc13 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800566e:	4602      	mov	r2, r0
 8005670:	b948      	cbnz	r0, 8005686 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005672:	21ff      	movs	r1, #255	; 0xff
 8005674:	4620      	mov	r0, r4
 8005676:	f001 fc0d 	bl	8006e94 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 800567a:	b920      	cbnz	r0, 8005686 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
 800567c:	22b4      	movs	r2, #180	; 0xb4
 800567e:	21b6      	movs	r1, #182	; 0xb6
 8005680:	4620      	mov	r0, r4
 8005682:	f001 fc07 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005686:	2300      	movs	r3, #0
 8005688:	f884 3124 	strb.w	r3, [r4, #292]	; 0x124
 800568c:	f884 3125 	strb.w	r3, [r4, #293]	; 0x125
 8005690:	f884 3126 	strb.w	r3, [r4, #294]	; 0x126
 8005694:	f884 3127 	strb.w	r3, [r4, #295]	; 0x127
 8005698:	f884 3128 	strb.w	r3, [r4, #296]	; 0x128
 800569c:	f884 3129 	strb.w	r3, [r4, #297]	; 0x129

	if (isApertureSpads) {
 80056a0:	b14d      	cbz	r5, 80056b6 <VL53L0X_set_reference_spads+0x72>
 80056a2:	461a      	mov	r2, r3
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80056a4:	f102 00b4 	add.w	r0, r2, #180	; 0xb4
 80056a8:	f7ff ff32 	bl	8005510 <is_aperture>
 80056ac:	b920      	cbnz	r0, 80056b8 <VL53L0X_set_reference_spads+0x74>
 80056ae:	2a2c      	cmp	r2, #44	; 0x2c
 80056b0:	d002      	beq.n	80056b8 <VL53L0X_set_reference_spads+0x74>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 80056b2:	3201      	adds	r2, #1
 80056b4:	e7f6      	b.n	80056a4 <VL53L0X_set_reference_spads+0x60>

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint32_t currentSpadIndex = 0;
 80056b6:	462a      	mov	r2, r5
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
		}
	}
	Status = enable_ref_spads(Dev,
 80056b8:	ab07      	add	r3, sp, #28
 80056ba:	9304      	str	r3, [sp, #16]
 80056bc:	9202      	str	r2, [sp, #8]
 80056be:	23b4      	movs	r3, #180	; 0xb4
 80056c0:	2206      	movs	r2, #6
 80056c2:	e88d 000c 	stmia.w	sp, {r2, r3}
 80056c6:	9603      	str	r6, [sp, #12]
 80056c8:	f504 7392 	add.w	r3, r4, #292	; 0x124
 80056cc:	f504 7295 	add.w	r2, r4, #298	; 0x12a
 80056d0:	4629      	mov	r1, r5
 80056d2:	4620      	mov	r0, r4
 80056d4:	f7ff ff41 	bl	800555a <enable_ref_spads>
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80056d8:	b930      	cbnz	r0, 80056e8 <VL53L0X_set_reference_spads+0xa4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80056da:	2301      	movs	r3, #1
 80056dc:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80056e0:	f884 6113 	strb.w	r6, [r4, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80056e4:	f884 5114 	strb.w	r5, [r4, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
}
 80056e8:	b008      	add	sp, #32
 80056ea:	bd70      	pop	{r4, r5, r6, pc}

080056ec <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80056ec:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80056ee:	f041 0201 	orr.w	r2, r1, #1
 80056f2:	2100      	movs	r1, #0
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80056f4:	4604      	mov	r4, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80056f6:	f001 fbcd 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 80056fa:	b978      	cbnz	r0, 800571c <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80056fc:	4620      	mov	r0, r4
 80056fe:	f000 fa3f 	bl	8005b80 <VL53L0X_measurement_poll_for_completion>

	if (Status == VL53L0X_ERROR_NONE)
 8005702:	b958      	cbnz	r0, 800571c <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005704:	4601      	mov	r1, r0
 8005706:	4620      	mov	r0, r4
 8005708:	f7ff fcd6 	bl	80050b8 <VL53L0X_ClearInterruptMask>

	if (Status == VL53L0X_ERROR_NONE)
 800570c:	b930      	cbnz	r0, 800571c <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800570e:	4602      	mov	r2, r0
 8005710:	4601      	mov	r1, r0
 8005712:	4620      	mov	r0, r4

	return Status;
}
 8005714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_ClearInterruptMask(Dev, 0);

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8005718:	f001 bbbc 	b.w	8006e94 <VL53L0X_WrByte>

	return Status;
}
 800571c:	bd10      	pop	{r4, pc}

0800571e <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800571e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
 8005722:	f04f 0b00 	mov.w	fp, #0

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8005726:	4689      	mov	r9, r1
 8005728:	4690      	mov	r8, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800572a:	21ff      	movs	r1, #255	; 0xff
 800572c:	2201      	movs	r2, #1

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800572e:	4605      	mov	r5, r0
 8005730:	461f      	mov	r7, r3
 8005732:	f89d a038 	ldrb.w	sl, [sp, #56]	; 0x38
 8005736:	f89d 603c 	ldrb.w	r6, [sp, #60]	; 0x3c
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
 800573a:	f88d b007 	strb.w	fp, [sp, #7]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800573e:	f001 fba9 	bl	8006e94 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005742:	465a      	mov	r2, fp
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005744:	4604      	mov	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005746:	4659      	mov	r1, fp
 8005748:	4628      	mov	r0, r5
 800574a:	f001 fba3 	bl	8006e94 <VL53L0X_WrByte>
 800574e:	4320      	orrs	r0, r4
 8005750:	b244      	sxtb	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005752:	465a      	mov	r2, fp
 8005754:	21ff      	movs	r1, #255	; 0xff
 8005756:	4628      	mov	r0, r5
 8005758:	f001 fb9c 	bl	8006e94 <VL53L0X_WrByte>
 800575c:	4320      	orrs	r0, r4
 800575e:	b244      	sxtb	r4, r0

	if (read_not_write) {
 8005760:	f1b9 0f00 	cmp.w	r9, #0
 8005764:	d011      	beq.n	800578a <VL53L0X_ref_calibration_io+0x6c>
		if (vhv_enable)
 8005766:	f1ba 0f00 	cmp.w	sl, #0
 800576a:	d006      	beq.n	800577a <VL53L0X_ref_calibration_io+0x5c>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800576c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800576e:	21cb      	movs	r1, #203	; 0xcb
 8005770:	4628      	mov	r0, r5
 8005772:	f001 fbcc 	bl	8006f0e <VL53L0X_RdByte>
 8005776:	4320      	orrs	r0, r4
 8005778:	b244      	sxtb	r4, r0
		if (phase_enable)
 800577a:	b1ce      	cbz	r6, 80057b0 <VL53L0X_ref_calibration_io+0x92>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800577c:	f10d 0207 	add.w	r2, sp, #7
 8005780:	21ee      	movs	r1, #238	; 0xee
 8005782:	4628      	mov	r0, r5
 8005784:	f001 fbc3 	bl	8006f0e <VL53L0X_RdByte>
 8005788:	e010      	b.n	80057ac <VL53L0X_ref_calibration_io+0x8e>
	} else {
		if (vhv_enable)
 800578a:	f1ba 0f00 	cmp.w	sl, #0
 800578e:	d006      	beq.n	800579e <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8005790:	4642      	mov	r2, r8
 8005792:	21cb      	movs	r1, #203	; 0xcb
 8005794:	4628      	mov	r0, r5
 8005796:	f001 fb7d 	bl	8006e94 <VL53L0X_WrByte>
 800579a:	4320      	orrs	r0, r4
 800579c:	b244      	sxtb	r4, r0
		if (phase_enable)
 800579e:	b13e      	cbz	r6, 80057b0 <VL53L0X_ref_calibration_io+0x92>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 80057a0:	463b      	mov	r3, r7
 80057a2:	2280      	movs	r2, #128	; 0x80
 80057a4:	21ee      	movs	r1, #238	; 0xee
 80057a6:	4628      	mov	r0, r5
 80057a8:	f001 fb90 	bl	8006ecc <VL53L0X_UpdateByte>
 80057ac:	4320      	orrs	r0, r4
 80057ae:	b244      	sxtb	r4, r0
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80057b0:	2201      	movs	r2, #1
 80057b2:	21ff      	movs	r1, #255	; 0xff
 80057b4:	4628      	mov	r0, r5
 80057b6:	f001 fb6d 	bl	8006e94 <VL53L0X_WrByte>
 80057ba:	4320      	orrs	r0, r4
 80057bc:	b244      	sxtb	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80057be:	2201      	movs	r2, #1
 80057c0:	2100      	movs	r1, #0
 80057c2:	4628      	mov	r0, r5
 80057c4:	f001 fb66 	bl	8006e94 <VL53L0X_WrByte>
 80057c8:	4320      	orrs	r0, r4
 80057ca:	b244      	sxtb	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80057cc:	2200      	movs	r2, #0
 80057ce:	21ff      	movs	r1, #255	; 0xff
 80057d0:	4628      	mov	r0, r5
 80057d2:	f001 fb5f 	bl	8006e94 <VL53L0X_WrByte>

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80057d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80057da:	9a0d      	ldr	r2, [sp, #52]	; 0x34

	return Status;
 80057dc:	4320      	orrs	r0, r4

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80057de:	f023 0310 	bic.w	r3, r3, #16

	return Status;
}
 80057e2:	b240      	sxtb	r0, r0

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80057e4:	7013      	strb	r3, [r2, #0]

	return Status;
}
 80057e6:	b003      	add	sp, #12
 80057e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080057ec <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80057ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057f0:	b086      	sub	sp, #24
 80057f2:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
 80057f4:	2200      	movs	r2, #0


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80057f6:	4604      	mov	r4, r0
 80057f8:	4688      	mov	r8, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
 80057fa:	f88d 2017 	strb.w	r2, [sp, #23]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80057fe:	461e      	mov	r6, r3
 8005800:	b113      	cbz	r3, 8005808 <VL53L0X_perform_vhv_calibration+0x1c>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005802:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130
 8005806:	e000      	b.n	800580a <VL53L0X_perform_vhv_calibration+0x1e>
VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 8005808:	461d      	mov	r5, r3

	if (restore_config)
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800580a:	2201      	movs	r2, #1
 800580c:	4611      	mov	r1, r2
 800580e:	4620      	mov	r0, r4
 8005810:	f001 fb40 	bl	8006e94 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005814:	b9a0      	cbnz	r0, 8005840 <VL53L0X_perform_vhv_calibration+0x54>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8005816:	2140      	movs	r1, #64	; 0x40
 8005818:	4620      	mov	r0, r4
 800581a:	f7ff ff67 	bl	80056ec <VL53L0X_perform_single_ref_calibration>

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800581e:	b978      	cbnz	r0, 8005840 <VL53L0X_perform_vhv_calibration+0x54>
 8005820:	2f01      	cmp	r7, #1
 8005822:	d10d      	bne.n	8005840 <VL53L0X_perform_vhv_calibration+0x54>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005824:	f10d 0317 	add.w	r3, sp, #23
 8005828:	9003      	str	r0, [sp, #12]
 800582a:	9301      	str	r3, [sp, #4]
 800582c:	4602      	mov	r2, r0
 800582e:	4603      	mov	r3, r0
 8005830:	9702      	str	r7, [sp, #8]
 8005832:	f8cd 8000 	str.w	r8, [sp]
 8005836:	4639      	mov	r1, r7
 8005838:	4620      	mov	r0, r4
 800583a:	f7ff ff70 	bl	800571e <VL53L0X_ref_calibration_io>
 800583e:	e002      	b.n	8005846 <VL53L0X_perform_vhv_calibration+0x5a>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8005840:	2300      	movs	r3, #0
 8005842:	f888 3000 	strb.w	r3, [r8]

	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8005846:	b940      	cbnz	r0, 800585a <VL53L0X_perform_vhv_calibration+0x6e>
 8005848:	b13e      	cbz	r6, 800585a <VL53L0X_perform_vhv_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800584a:	462a      	mov	r2, r5
 800584c:	2101      	movs	r1, #1
 800584e:	4620      	mov	r0, r4
 8005850:	f001 fb20 	bl	8006e94 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005854:	b908      	cbnz	r0, 800585a <VL53L0X_perform_vhv_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005856:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 800585a:	b006      	add	sp, #24
 800585c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005860 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005864:	4604      	mov	r4, r0
 8005866:	b086      	sub	sp, #24
 8005868:	4688      	mov	r8, r1
 800586a:	4617      	mov	r7, r2

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800586c:	461e      	mov	r6, r3
 800586e:	b113      	cbz	r3, 8005876 <VL53L0X_perform_phase_calibration+0x16>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005870:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130
 8005874:	e000      	b.n	8005878 <VL53L0X_perform_phase_calibration+0x18>
VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 8005876:	461d      	mov	r5, r3

	if (restore_config)
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005878:	2202      	movs	r2, #2
 800587a:	2101      	movs	r1, #1
 800587c:	4620      	mov	r0, r4
 800587e:	f001 fb09 	bl	8006e94 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005882:	b9a0      	cbnz	r0, 80058ae <VL53L0X_perform_phase_calibration+0x4e>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8005884:	4601      	mov	r1, r0
 8005886:	4620      	mov	r0, r4
 8005888:	f7ff ff30 	bl	80056ec <VL53L0X_perform_single_ref_calibration>

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800588c:	b978      	cbnz	r0, 80058ae <VL53L0X_perform_phase_calibration+0x4e>
 800588e:	2f01      	cmp	r7, #1
 8005890:	d10d      	bne.n	80058ae <VL53L0X_perform_phase_calibration+0x4e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005892:	f10d 0317 	add.w	r3, sp, #23
 8005896:	9002      	str	r0, [sp, #8]
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	4602      	mov	r2, r0
 800589c:	4603      	mov	r3, r0
 800589e:	9703      	str	r7, [sp, #12]
 80058a0:	f8cd 8004 	str.w	r8, [sp, #4]
 80058a4:	4639      	mov	r1, r7
 80058a6:	4620      	mov	r0, r4
 80058a8:	f7ff ff39 	bl	800571e <VL53L0X_ref_calibration_io>
 80058ac:	e002      	b.n	80058b4 <VL53L0X_perform_phase_calibration+0x54>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80058ae:	2300      	movs	r3, #0
 80058b0:	f888 3000 	strb.w	r3, [r8]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80058b4:	b940      	cbnz	r0, 80058c8 <VL53L0X_perform_phase_calibration+0x68>
 80058b6:	b13e      	cbz	r6, 80058c8 <VL53L0X_perform_phase_calibration+0x68>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80058b8:	462a      	mov	r2, r5
 80058ba:	2101      	movs	r1, #1
 80058bc:	4620      	mov	r0, r4
 80058be:	f001 fae9 	bl	8006e94 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80058c2:	b908      	cbnz	r0, 80058c8 <VL53L0X_perform_phase_calibration+0x68>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80058c4:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130

	}

	return Status;
}
 80058c8:	b006      	add	sp, #24
 80058ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080058ce <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 80058ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d0:	461e      	mov	r6, r3
 80058d2:	4617      	mov	r7, r2

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 80058d4:	2300      	movs	r3, #0
 80058d6:	4632      	mov	r2, r6
	return Status;
}

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 80058d8:	4604      	mov	r4, r0

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80058da:	f890 5130 	ldrb.w	r5, [r0, #304]	; 0x130

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 80058de:	f7ff ff85 	bl	80057ec <VL53L0X_perform_vhv_calibration>
			Dev, pVhvSettings, get_data_enable, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80058e2:	b970      	cbnz	r0, 8005902 <VL53L0X_perform_ref_calibration+0x34>
		Status = VL53L0X_perform_phase_calibration(
 80058e4:	4603      	mov	r3, r0
 80058e6:	4632      	mov	r2, r6
 80058e8:	4639      	mov	r1, r7
 80058ea:	4620      	mov	r0, r4
 80058ec:	f7ff ffb8 	bl	8005860 <VL53L0X_perform_phase_calibration>
			Dev, pPhaseCal, get_data_enable, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80058f0:	b938      	cbnz	r0, 8005902 <VL53L0X_perform_ref_calibration+0x34>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80058f2:	462a      	mov	r2, r5
 80058f4:	2101      	movs	r1, #1
 80058f6:	4620      	mov	r0, r4
 80058f8:	f001 facc 	bl	8006e94 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80058fc:	b908      	cbnz	r0, 8005902 <VL53L0X_perform_ref_calibration+0x34>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80058fe:	f884 5130 	strb.w	r5, [r4, #304]	; 0x130
	}

	return Status;
}
 8005902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005904 <VL53L0X_perform_ref_spad_management>:
}

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8005904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005908:	b091      	sub	sp, #68	; 0x44
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
	uint32_t minimumSpadCount = 3;
	uint32_t maxSpadCount = 44;
	uint32_t currentSpadIndex = 0;
	uint32_t lastSpadIndex = 0;
 800590a:	2300      	movs	r3, #0
}

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800590c:	9108      	str	r1, [sp, #32]
 800590e:	9209      	str	r2, [sp, #36]	; 0x24
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005910:	f880 3124 	strb.w	r3, [r0, #292]	; 0x124
 8005914:	f880 3125 	strb.w	r3, [r0, #293]	; 0x125
 8005918:	f880 3126 	strb.w	r3, [r0, #294]	; 0x126
 800591c:	f880 3127 	strb.w	r3, [r0, #295]	; 0x127
 8005920:	f880 3128 	strb.w	r3, [r0, #296]	; 0x128
 8005924:	f880 3129 	strb.w	r3, [r0, #297]	; 0x129

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005928:	2201      	movs	r2, #1
 800592a:	21ff      	movs	r1, #255	; 0xff
}

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800592c:	4604      	mov	r4, r0
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
	uint32_t minimumSpadCount = 3;
	uint32_t maxSpadCount = 44;
	uint32_t currentSpadIndex = 0;
	uint32_t lastSpadIndex = 0;
 800592e:	930c      	str	r3, [sp, #48]	; 0x30
	int32_t nextGoodSpad = 0;
 8005930:	930d      	str	r3, [sp, #52]	; 0x34
	uint32_t index = 0;
	uint32_t spadArraySize = 6;
	uint32_t signalRateDiff = 0;
	uint32_t lastSignalRateDiff = 0;
	uint8_t complete = 0;
	uint8_t VhvSettings = 0;
 8005932:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	uint8_t PhaseCal = 0;
 8005936:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800593a:	f8b0 813c 	ldrh.w	r8, [r0, #316]	; 0x13c
	 */

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800593e:	f001 faa9 	bl	8006e94 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005942:	2800      	cmp	r0, #0
 8005944:	f040 8102 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		Status = VL53L0X_WrByte(Dev,
 8005948:	4602      	mov	r2, r0
 800594a:	214f      	movs	r1, #79	; 0x4f
 800594c:	4620      	mov	r0, r4
 800594e:	f001 faa1 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005952:	2800      	cmp	r0, #0
 8005954:	f040 80fa 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		Status = VL53L0X_WrByte(Dev,
 8005958:	222c      	movs	r2, #44	; 0x2c
 800595a:	214e      	movs	r1, #78	; 0x4e
 800595c:	4620      	mov	r0, r4
 800595e:	f001 fa99 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005962:	2800      	cmp	r0, #0
 8005964:	f040 80f2 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005968:	4602      	mov	r2, r0
 800596a:	21ff      	movs	r1, #255	; 0xff
 800596c:	4620      	mov	r0, r4
 800596e:	f001 fa91 	bl	8006e94 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8005972:	2800      	cmp	r0, #0
 8005974:	f040 80ea 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		Status = VL53L0X_WrByte(Dev,
 8005978:	22b4      	movs	r2, #180	; 0xb4
 800597a:	21b6      	movs	r1, #182	; 0xb6
 800597c:	4620      	mov	r0, r4
 800597e:	f001 fa89 	bl	8006e94 <VL53L0X_WrByte>
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	if (Status == VL53L0X_ERROR_NONE)
 8005982:	2800      	cmp	r0, #0
 8005984:	f040 80e2 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		Status = VL53L0X_WrByte(Dev,
 8005988:	4602      	mov	r2, r0
 800598a:	2180      	movs	r1, #128	; 0x80
 800598c:	4620      	mov	r0, r4
 800598e:	f001 fa81 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8005992:	2800      	cmp	r0, #0
 8005994:	f040 80da 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005998:	4603      	mov	r3, r0
 800599a:	f10d 022d 	add.w	r2, sp, #45	; 0x2d
 800599e:	a90b      	add	r1, sp, #44	; 0x2c
 80059a0:	4620      	mov	r0, r4
 80059a2:	f7ff ff94 	bl	80058ce <VL53L0X_perform_ref_calibration>
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80059a6:	2800      	cmp	r0, #0
 80059a8:	f040 80d0 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
		lastSpadIndex = currentSpadIndex;
 80059ac:	ae10      	add	r6, sp, #64	; 0x40
		needAptSpads = 0;
		Status = enable_ref_spads(Dev,
 80059ae:	2303      	movs	r3, #3
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
		lastSpadIndex = currentSpadIndex;
 80059b0:	f846 0d10 	str.w	r0, [r6, #-16]!
		needAptSpads = 0;
		Status = enable_ref_spads(Dev,
 80059b4:	2106      	movs	r1, #6
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80059b6:	f504 7a95 	add.w	sl, r4, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80059ba:	f504 7792 	add.w	r7, r4, #292	; 0x124
	if (Status == VL53L0X_ERROR_NONE) {
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
		lastSpadIndex = currentSpadIndex;
		needAptSpads = 0;
		Status = enable_ref_spads(Dev,
 80059be:	9303      	str	r3, [sp, #12]
 80059c0:	23b4      	movs	r3, #180	; 0xb4
 80059c2:	e88d 000a 	stmia.w	sp, {r1, r3}
 80059c6:	9002      	str	r0, [sp, #8]
 80059c8:	4601      	mov	r1, r0
 80059ca:	9604      	str	r6, [sp, #16]
 80059cc:	463b      	mov	r3, r7
 80059ce:	4652      	mov	r2, sl
 80059d0:	4620      	mov	r0, r4
 80059d2:	f7ff fdc2 	bl	800555a <enable_ref_spads>
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80059d6:	2800      	cmp	r0, #0
 80059d8:	f040 80b8 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
		currentSpadIndex = lastSpadIndex;

		Status = perform_ref_signal_measurement(Dev,
 80059dc:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 80059e0:	4620      	mov	r0, r4
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
		currentSpadIndex = lastSpadIndex;
 80059e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30

		Status = perform_ref_signal_measurement(Dev,
 80059e4:	f7ff fe02 	bl	80055ec <perform_ref_signal_measurement>
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80059e8:	2800      	cmp	r0, #0
 80059ea:	f040 80af 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
 80059ee:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
 80059f2:	4543      	cmp	r3, r8
 80059f4:	d934      	bls.n	8005a60 <VL53L0X_perform_ref_spad_management+0x15c>
			(peakSignalRateRef > targetRefRate)) {
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80059f6:	f884 0124 	strb.w	r0, [r4, #292]	; 0x124
 80059fa:	f884 0125 	strb.w	r0, [r4, #293]	; 0x125
 80059fe:	f884 0126 	strb.w	r0, [r4, #294]	; 0x126
 8005a02:	f884 0127 	strb.w	r0, [r4, #295]	; 0x127
 8005a06:	f884 0128 	strb.w	r0, [r4, #296]	; 0x128
 8005a0a:	f884 0129 	strb.w	r0, [r4, #297]	; 0x129


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8005a0e:	f105 00b4 	add.w	r0, r5, #180	; 0xb4
 8005a12:	f7ff fd7d 	bl	8005510 <is_aperture>
 8005a16:	b188      	cbz	r0, 8005a3c <VL53L0X_perform_ref_spad_management+0x138>
				currentSpadIndex++;
			}

			needAptSpads = 1;

			Status = enable_ref_spads(Dev,
 8005a18:	2206      	movs	r2, #6
 8005a1a:	23b4      	movs	r3, #180	; 0xb4
 8005a1c:	9604      	str	r6, [sp, #16]
 8005a1e:	2603      	movs	r6, #3
 8005a20:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005a24:	9603      	str	r6, [sp, #12]
 8005a26:	9502      	str	r5, [sp, #8]
 8005a28:	463b      	mov	r3, r7
 8005a2a:	4652      	mov	r2, sl
 8005a2c:	2101      	movs	r1, #1
 8005a2e:	4620      	mov	r0, r4
 8005a30:	f7ff fd93 	bl	800555a <enable_ref_spads>
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005a34:	2800      	cmp	r0, #0
 8005a36:	f040 8089 	bne.w	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
 8005a3a:	e003      	b.n	8005a44 <VL53L0X_perform_ref_spad_management+0x140>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8005a3c:	2d2b      	cmp	r5, #43	; 0x2b
 8005a3e:	d8eb      	bhi.n	8005a18 <VL53L0X_perform_ref_spad_management+0x114>
				currentSpadIndex++;
 8005a40:	3501      	adds	r5, #1
 8005a42:	e7e4      	b.n	8005a0e <VL53L0X_perform_ref_spad_management+0x10a>
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
				currentSpadIndex = lastSpadIndex;
				Status = perform_ref_signal_measurement(Dev,
 8005a44:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8005a48:	4620      	mov	r0, r4
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
				currentSpadIndex = lastSpadIndex;
 8005a4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
				Status = perform_ref_signal_measurement(Dev,
 8005a4c:	f7ff fdce 	bl	80055ec <perform_ref_signal_measurement>
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8005a50:	2800      	cmp	r0, #0
 8005a52:	d17b      	bne.n	8005b4c <VL53L0X_perform_ref_spad_management+0x248>
 8005a54:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
 8005a58:	4543      	cmp	r3, r8
 8005a5a:	d905      	bls.n	8005a68 <VL53L0X_perform_ref_spad_management+0x164>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	e001      	b.n	8005a64 <VL53L0X_perform_ref_spad_management+0x160>
	uint32_t lastSignalRateDiff = 0;
	uint8_t complete = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint32_t refSpadCount_int = 0;
	uint8_t	 isApertureSpads_int = 0;
 8005a60:	2000      	movs	r0, #0
	uint32_t signalRateDiff = 0;
	uint32_t lastSignalRateDiff = 0;
	uint8_t complete = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint32_t refSpadCount_int = 0;
 8005a62:	4606      	mov	r6, r0
					isApertureSpads_int = 1;
					refSpadCount_int = minimumSpadCount;
				}
			}
		} else {
			needAptSpads = 0;
 8005a64:	4681      	mov	r9, r0
 8005a66:	e002      	b.n	8005a6e <VL53L0X_perform_ref_spad_management+0x16a>
	uint32_t signalRateDiff = 0;
	uint32_t lastSignalRateDiff = 0;
	uint8_t complete = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint32_t refSpadCount_int = 0;
 8005a68:	4606      	mov	r6, r0
			while ((is_aperture(startSelect + currentSpadIndex)
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
			}

			needAptSpads = 1;
 8005a6a:	f04f 0901 	mov.w	r9, #1
			needAptSpads = 0;
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
		(peakSignalRateRef < targetRefRate)) {
 8005a6e:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
		} else {
			needAptSpads = 0;
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005a72:	4598      	cmp	r8, r3
 8005a74:	d959      	bls.n	8005b2a <VL53L0X_perform_ref_spad_management+0x226>
		isApertureSpads_int = needAptSpads;
		refSpadCount_int	= minimumSpadCount;

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005a76:	ebc8 0303 	rsb	r3, r8, r3
 8005a7a:	2b00      	cmp	r3, #0
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
		refSpadCount_int	= minimumSpadCount;

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005a7c:	6838      	ldr	r0, [r7, #0]
 8005a7e:	88ba      	ldrh	r2, [r7, #4]
 8005a80:	900e      	str	r0, [sp, #56]	; 0x38
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005a82:	bfb8      	it	lt
 8005a84:	425b      	neglt	r3, r3
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
		refSpadCount_int	= minimumSpadCount;

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005a86:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005a8a:	9307      	str	r3, [sp, #28]
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
		refSpadCount_int	= minimumSpadCount;
 8005a8c:	f04f 0b03 	mov.w	fp, #3
		lastSignalRateDiff = abs(peakSignalRateRef -
			targetRefRate);
		complete = 0;

		while (!complete) {
			get_next_good_spad(
 8005a90:	ab0d      	add	r3, sp, #52	; 0x34
 8005a92:	462a      	mov	r2, r5
 8005a94:	2106      	movs	r1, #6
 8005a96:	4650      	mov	r0, sl
 8005a98:	f7ff fd13 	bl	80054c2 <get_next_good_spad>
				Dev->Data.SpadData.RefGoodSpadMap,
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8005a9c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005a9e:	1c6b      	adds	r3, r5, #1
 8005aa0:	d056      	beq.n	8005b50 <VL53L0X_perform_ref_spad_management+0x24c>
			(refSpadCount_int)++;

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8005aa2:	f105 00b4 	add.w	r0, r5, #180	; 0xb4
 8005aa6:	f7ff fd33 	bl	8005510 <is_aperture>
 8005aaa:	4548      	cmp	r0, r9
			if (nextGoodSpad == -1) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
				break;
			}

			(refSpadCount_int)++;
 8005aac:	f10b 0601 	add.w	r6, fp, #1

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8005ab0:	d14e      	bne.n	8005b50 <VL53L0X_perform_ref_spad_management+0x24c>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
				break;
			}

			currentSpadIndex = nextGoodSpad;
			Status = enable_spad_bit(
 8005ab2:	2106      	movs	r1, #6
 8005ab4:	462a      	mov	r2, r5
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	f7ff fd34 	bl	8005524 <enable_spad_bit>
					Dev->Data.SpadData.RefSpadEnables,
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005abc:	4601      	mov	r1, r0
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d148      	bne.n	8005b54 <VL53L0X_perform_ref_spad_management+0x250>
				currentSpadIndex++;
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
 8005ac2:	4639      	mov	r1, r7
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	f7ff fd3e 	bl	8005546 <set_ref_spad_map>
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
				currentSpadIndex++;
 8005aca:	3501      	adds	r5, #1
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
			}

			if (Status != VL53L0X_ERROR_NONE)
 8005acc:	4601      	mov	r1, r0
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d140      	bne.n	8005b54 <VL53L0X_perform_ref_spad_management+0x250>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8005ad2:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f7ff fd88 	bl	80055ec <perform_ref_signal_measurement>
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8005adc:	4601      	mov	r1, r0
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d138      	bne.n	8005b54 <VL53L0X_perform_ref_spad_management+0x250>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8005ae2:	f8bd 202e 	ldrh.w	r2, [sp, #46]	; 0x2e
 8005ae6:	ebc8 0302 	rsb	r3, r8, r2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	bfb8      	it	lt
 8005aee:	425b      	neglt	r3, r3

			if (peakSignalRateRef > targetRefRate) {
 8005af0:	4590      	cmp	r8, r2
 8005af2:	d210      	bcs.n	8005b16 <VL53L0X_perform_ref_spad_management+0x212>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8005af4:	9a07      	ldr	r2, [sp, #28]
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d915      	bls.n	8005b26 <VL53L0X_perform_ref_spad_management+0x222>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8005afa:	a90e      	add	r1, sp, #56	; 0x38
 8005afc:	4620      	mov	r0, r4
 8005afe:	f7ff fd22 	bl	8005546 <set_ref_spad_map>
							lastSpadArray);
					memcpy(
 8005b02:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8005b06:	4601      	mov	r1, r0
							lastSpadArray);
					memcpy(
 8005b08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005b0a:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
 8005b0e:	80bb      	strh	r3, [r7, #4]
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005b10:	bb01      	cbnz	r1, 8005b54 <VL53L0X_perform_ref_spad_management+0x250>
 8005b12:	465e      	mov	r6, fp
 8005b14:	e007      	b.n	8005b26 <VL53L0X_perform_ref_spad_management+0x222>
				}
				complete = 1;
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
				memcpy(lastSpadArray,
 8005b16:	6838      	ldr	r0, [r7, #0]
 8005b18:	88ba      	ldrh	r2, [r7, #4]
 8005b1a:	900e      	str	r0, [sp, #56]	; 0x38
 8005b1c:	f8ad 203c 	strh.w	r2, [sp, #60]	; 0x3c
			if (nextGoodSpad == -1) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
				break;
			}

			(refSpadCount_int)++;
 8005b20:	46b3      	mov	fp, r6
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8005b22:	9307      	str	r3, [sp, #28]
 8005b24:	e7b4      	b.n	8005a90 <VL53L0X_perform_ref_spad_management+0x18c>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8005b26:	fa5f f089 	uxtb.w	r0, r9

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
		*refSpadCount = refSpadCount_int;
 8005b2a:	9b08      	ldr	r3, [sp, #32]
 8005b2c:	601e      	str	r6, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8005b2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b30:	7018      	strb	r0, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005b32:	2301      	movs	r3, #1
 8005b34:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005b38:	9b08      	ldr	r3, [sp, #32]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f884 3113 	strb.w	r3, [r4, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	f884 3114 	strb.w	r3, [r4, #276]	; 0x114
 8005b48:	2100      	movs	r1, #0
 8005b4a:	e003      	b.n	8005b54 <VL53L0X_perform_ref_spad_management+0x250>
				Dev->Data.SpadData.RefGoodSpadMap,
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005b4c:	4601      	mov	r1, r0
 8005b4e:	e001      	b.n	8005b54 <VL53L0X_perform_ref_spad_management+0x250>
 8005b50:	f06f 0131 	mvn.w	r1, #49	; 0x31
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
}
 8005b54:	4608      	mov	r0, r1
 8005b56:	b011      	add	sp, #68	; 0x44
 8005b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005b5c <VL53L0X_set_ref_calibration>:
	return Status;
}

VL53L0X_Error VL53L0X_set_ref_calibration(VL53L0X_DEV Dev,
		uint8_t VhvSettings, uint8_t PhaseCal)
{
 8005b5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t pVhvSettings;
	uint8_t pPhaseCal;

	Status = VL53L0X_ref_calibration_io(Dev, 0,
 8005b5e:	2301      	movs	r3, #1
 8005b60:	9303      	str	r3, [sp, #12]
 8005b62:	9302      	str	r3, [sp, #8]
 8005b64:	f10d 0317 	add.w	r3, sp, #23
 8005b68:	9301      	str	r3, [sp, #4]
 8005b6a:	f10d 0316 	add.w	r3, sp, #22
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	4613      	mov	r3, r2
 8005b72:	460a      	mov	r2, r1
 8005b74:	2100      	movs	r1, #0
 8005b76:	f7ff fdd2 	bl	800571e <VL53L0X_ref_calibration_io>
		VhvSettings, PhaseCal,
		&pVhvSettings, &pPhaseCal,
		1, 1);

	return Status;
}
 8005b7a:	b007      	add	sp, #28
 8005b7c:	f85d fb04 	ldr.w	pc, [sp], #4

08005b80 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005b80:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NewDataReady = 0;
 8005b82:	ad02      	add	r5, sp, #8
 8005b84:	2300      	movs	r3, #0
 8005b86:	f805 3d01 	strb.w	r3, [r5, #-1]!
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005b8a:	4606      	mov	r6, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NewDataReady = 0;
 8005b8c:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	LOG_FUNCTION_START("");

	LoopNb = 0;

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005b90:	4629      	mov	r1, r5
 8005b92:	4630      	mov	r0, r6
 8005b94:	f7ff fc5f 	bl	8005456 <VL53L0X_GetMeasurementDataReady>
		if (Status != 0)
 8005b98:	b958      	cbnz	r0, 8005bb2 <VL53L0X_measurement_poll_for_completion+0x32>
			break; /* the error is set */

		if (NewDataReady == 1)
 8005b9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d007      	beq.n	8005bb2 <VL53L0X_measurement_poll_for_completion+0x32>
			break; /* done note that status == 0 */

		LoopNb++;
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8005ba2:	3c01      	subs	r4, #1
 8005ba4:	d003      	beq.n	8005bae <VL53L0X_measurement_poll_for_completion+0x2e>
			Status = VL53L0X_ERROR_TIME_OUT;
			break;
		}

		VL53L0X_PollingDelay(Dev);
 8005ba6:	4630      	mov	r0, r6
 8005ba8:	f001 f9d3 	bl	8006f52 <VL53L0X_PollingDelay>
	} while (1);
 8005bac:	e7f0      	b.n	8005b90 <VL53L0X_measurement_poll_for_completion+0x10>
		if (NewDataReady == 1)
			break; /* done note that status == 0 */

		LoopNb++;
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
			Status = VL53L0X_ERROR_TIME_OUT;
 8005bae:	f06f 0006 	mvn.w	r0, #6
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
}
 8005bb2:	b002      	add	sp, #8
 8005bb4:	bd70      	pop	{r4, r5, r6, pc}

08005bb6 <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8005bb6:	b510      	push	{r4, lr}
 8005bb8:	4601      	mov	r1, r0
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
	uint32_t  bit = 1 << 30;
 8005bba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8005bbe:	428a      	cmp	r2, r1
 8005bc0:	d901      	bls.n	8005bc6 <VL53L0X_isqrt+0x10>
		bit >>= 2;
 8005bc2:	0892      	lsrs	r2, r2, #2
 8005bc4:	e7fb      	b.n	8005bbe <VL53L0X_isqrt+0x8>
 8005bc6:	2000      	movs	r0, #0


	while (bit != 0) {
 8005bc8:	b14a      	cbz	r2, 8005bde <VL53L0X_isqrt+0x28>
		if (num >= res + bit) {
 8005bca:	1884      	adds	r4, r0, r2
 8005bcc:	42a1      	cmp	r1, r4
 8005bce:	ea4f 0350 	mov.w	r3, r0, lsr #1
			num -= res + bit;
			res = (res >> 1) + bit;
 8005bd2:	bf26      	itte	cs
 8005bd4:	18d0      	addcs	r0, r2, r3
		bit >>= 2;


	while (bit != 0) {
		if (num >= res + bit) {
			num -= res + bit;
 8005bd6:	1b09      	subcs	r1, r1, r4
			res = (res >> 1) + bit;
		} else
			res >>= 1;
 8005bd8:	4618      	movcc	r0, r3

		bit >>= 2;
 8005bda:	0892      	lsrs	r2, r2, #2
 8005bdc:	e7f4      	b.n	8005bc8 <VL53L0X_isqrt+0x12>
	}

	return res;
}
 8005bde:	bd10      	pop	{r4, pc}

08005be0 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005be0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005be2:	2200      	movs	r2, #0
 8005be4:	2183      	movs	r1, #131	; 0x83
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005be6:	4606      	mov	r6, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005be8:	f001 f954 	bl	8006e94 <VL53L0X_WrByte>
 8005bec:	4604      	mov	r4, r0

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8005bee:	b980      	cbnz	r0, 8005c12 <VL53L0X_device_read_strobe+0x32>
 8005bf0:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
		LoopNb = 0;
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8005bf4:	f10d 0207 	add.w	r2, sp, #7
 8005bf8:	2183      	movs	r1, #131	; 0x83
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	f001 f987 	bl	8006f0e <VL53L0X_RdByte>
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8005c00:	f89d 3007 	ldrb.w	r3, [sp, #7]
	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
		LoopNb = 0;
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8005c04:	4604      	mov	r4, r0
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8005c06:	b923      	cbnz	r3, 8005c12 <VL53L0X_device_read_strobe+0x32>
 8005c08:	b918      	cbnz	r0, 8005c12 <VL53L0X_device_read_strobe+0x32>
					break;

			LoopNb = LoopNb + 1;
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8005c0a:	3d01      	subs	r5, #1
 8005c0c:	d1f2      	bne.n	8005bf4 <VL53L0X_device_read_strobe+0x14>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
			Status = VL53L0X_ERROR_TIME_OUT;
 8005c0e:	f06f 0406 	mvn.w	r4, #6

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8005c12:	2201      	movs	r2, #1
 8005c14:	2183      	movs	r1, #131	; 0x83
 8005c16:	4630      	mov	r0, r6
 8005c18:	f001 f93c 	bl	8006e94 <VL53L0X_WrByte>

	LOG_FUNCTION_END(Status);
	return Status;
 8005c1c:	4320      	orrs	r0, r4

}
 8005c1e:	b240      	sxtb	r0, r0
 8005c20:	b002      	add	sp, #8
 8005c22:	bd70      	pop	{r4, r5, r6, pc}

08005c24 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8005c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005c28:	f890 70f0 	ldrb.w	r7, [r0, #240]	; 0xf0
	return Status;

}

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8005c2c:	b091      	sub	sp, #68	; 0x44
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
	uint8_t ReferenceSpadType = 0;
	uint32_t PartUIDUpper = 0;
 8005c2e:	f04f 0800 	mov.w	r8, #0
	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8005c32:	2f07      	cmp	r7, #7
	return Status;

}

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8005c34:	4604      	mov	r4, r0
 8005c36:	4689      	mov	r9, r1
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
	uint8_t ReferenceSpadType = 0;
	uint32_t PartUIDUpper = 0;
 8005c38:	f8cd 801c 	str.w	r8, [sp, #28]
	uint32_t PartUIDLower = 0;
 8005c3c:	f8cd 8020 	str.w	r8, [sp, #32]
	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8005c40:	f000 8259 	beq.w	80060f6 <VL53L0X_get_info_from_device+0x4d2>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005c44:	2201      	movs	r2, #1
 8005c46:	2180      	movs	r1, #128	; 0x80
 8005c48:	f001 f924 	bl	8006e94 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c4c:	2201      	movs	r2, #1

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005c4e:	4606      	mov	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c50:	21ff      	movs	r1, #255	; 0xff
 8005c52:	4620      	mov	r0, r4
 8005c54:	f001 f91e 	bl	8006e94 <VL53L0X_WrByte>
 8005c58:	4330      	orrs	r0, r6
 8005c5a:	b246      	sxtb	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	4641      	mov	r1, r8
 8005c60:	4620      	mov	r0, r4
 8005c62:	f001 f917 	bl	8006e94 <VL53L0X_WrByte>
 8005c66:	4330      	orrs	r0, r6
 8005c68:	b246      	sxtb	r6, r0

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005c6a:	2206      	movs	r2, #6
 8005c6c:	21ff      	movs	r1, #255	; 0xff
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f001 f910 	bl	8006e94 <VL53L0X_WrByte>
 8005c74:	4330      	orrs	r0, r6
 8005c76:	b246      	sxtb	r6, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005c78:	f10d 0215 	add.w	r2, sp, #21
 8005c7c:	2183      	movs	r1, #131	; 0x83
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f001 f945 	bl	8006f0e <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8005c84:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005c88:	4330      	orrs	r0, r6
 8005c8a:	b246      	sxtb	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8005c8c:	f042 0204 	orr.w	r2, r2, #4
 8005c90:	2183      	movs	r1, #131	; 0x83
 8005c92:	4620      	mov	r0, r4
 8005c94:	f001 f8fe 	bl	8006e94 <VL53L0X_WrByte>
 8005c98:	4330      	orrs	r0, r6
 8005c9a:	b246      	sxtb	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8005c9c:	2207      	movs	r2, #7
 8005c9e:	21ff      	movs	r1, #255	; 0xff
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f001 f8f7 	bl	8006e94 <VL53L0X_WrByte>
 8005ca6:	4330      	orrs	r0, r6
 8005ca8:	b246      	sxtb	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8005caa:	2201      	movs	r2, #1
 8005cac:	2181      	movs	r1, #129	; 0x81
 8005cae:	4620      	mov	r0, r4
 8005cb0:	f001 f8f0 	bl	8006e94 <VL53L0X_WrByte>
 8005cb4:	4330      	orrs	r0, r6
 8005cb6:	b246      	sxtb	r6, r0

		Status |= VL53L0X_PollingDelay(Dev);
 8005cb8:	4620      	mov	r0, r4
 8005cba:	f001 f94a 	bl	8006f52 <VL53L0X_PollingDelay>
 8005cbe:	4330      	orrs	r0, r6
 8005cc0:	b246      	sxtb	r6, r0

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	2180      	movs	r1, #128	; 0x80
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	f001 f8e4 	bl	8006e94 <VL53L0X_WrByte>

		if (((option & 1) == 1) &&
 8005ccc:	f019 0a01 	ands.w	sl, r9, #1
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);

		Status |= VL53L0X_PollingDelay(Dev);

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005cd0:	ea40 0006 	orr.w	r0, r0, r6
 8005cd4:	b245      	sxtb	r5, r0

		if (((option & 1) == 1) &&
 8005cd6:	d053      	beq.n	8005d80 <VL53L0X_get_info_from_device+0x15c>
 8005cd8:	07fb      	lsls	r3, r7, #31
 8005cda:	d454      	bmi.n	8005d86 <VL53L0X_get_info_from_device+0x162>
			((ReadDataFromDeviceDone & 1) == 0)) {
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8005cdc:	226b      	movs	r2, #107	; 0x6b
 8005cde:	2194      	movs	r1, #148	; 0x94
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f001 f8d7 	bl	8006e94 <VL53L0X_WrByte>
 8005ce6:	4606      	mov	r6, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f7ff ff79 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005cee:	4330      	orrs	r0, r6
 8005cf0:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005cf2:	aa06      	add	r2, sp, #24
 8005cf4:	2190      	movs	r1, #144	; 0x90
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	f001 f920 	bl	8006f3c <VL53L0X_RdDWord>
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);

		if (((option & 1) == 1) &&
			((ReadDataFromDeviceDone & 1) == 0)) {
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
			Status |= VL53L0X_device_read_strobe(Dev);
 8005cfc:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005cfe:	4328      	orrs	r0, r5
 8005d00:	b245      	sxtb	r5, r0

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8005d02:	9806      	ldr	r0, [sp, #24]
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8005d04:	2224      	movs	r2, #36	; 0x24
 8005d06:	2194      	movs	r1, #148	; 0x94
			((ReadDataFromDeviceDone & 1) == 0)) {
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8005d08:	f3c0 2b06 	ubfx	fp, r0, #8, #7
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8005d0c:	f3c0 38c0 	ubfx	r8, r0, #15, #1

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8005d10:	4620      	mov	r0, r4
 8005d12:	f001 f8bf 	bl	8006e94 <VL53L0X_WrByte>
 8005d16:	4328      	orrs	r0, r5
 8005d18:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	f7ff ff60 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005d20:	4328      	orrs	r0, r5
 8005d22:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005d24:	aa06      	add	r2, sp, #24
 8005d26:	2190      	movs	r1, #144	; 0x90
 8005d28:	4620      	mov	r0, r4
 8005d2a:	f001 f907 	bl	8006f3c <VL53L0X_RdDWord>


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8005d2e:	9b06      	ldr	r3, [sp, #24]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8005d30:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8005d34:	0e1a      	lsrs	r2, r3, #24
 8005d36:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8005d3a:	0c1a      	lsrs	r2, r3, #16
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005d3c:	4328      	orrs	r0, r5


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8005d3e:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8005d42:	0a1a      	lsrs	r2, r3, #8
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005d44:	b245      	sxtb	r5, r0
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8005d46:	2194      	movs	r1, #148	; 0x94

			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8005d48:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	2225      	movs	r2, #37	; 0x25
 8005d50:	f001 f8a0 	bl	8006e94 <VL53L0X_WrByte>
 8005d54:	4328      	orrs	r0, r5
 8005d56:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005d58:	4620      	mov	r0, r4
 8005d5a:	f7ff ff41 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005d5e:	4328      	orrs	r0, r5
 8005d60:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005d62:	aa06      	add	r2, sp, #24
 8005d64:	2190      	movs	r1, #144	; 0x90
 8005d66:	4620      	mov	r0, r4
 8005d68:	f001 f8e8 	bl	8006f3c <VL53L0X_RdDWord>

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005d6c:	9b06      	ldr	r3, [sp, #24]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005d6e:	4328      	orrs	r0, r5

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005d70:	0e1a      	lsrs	r2, r3, #24
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8005d72:	0c1b      	lsrs	r3, r3, #16
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005d74:	b245      	sxtb	r5, r0

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005d76:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8005d7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d7e:	e003      	b.n	8005d88 <VL53L0X_get_info_from_device+0x164>
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
	uint8_t ReferenceSpadType = 0;
 8005d80:	46d0      	mov	r8, sl
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8005d82:	46d3      	mov	fp, sl
 8005d84:	e000      	b.n	8005d88 <VL53L0X_get_info_from_device+0x164>
 8005d86:	46c3      	mov	fp, r8
 8005d88:	f009 0302 	and.w	r3, r9, #2
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8005d8c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005d90:	9202      	str	r2, [sp, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f000 80de 	beq.w	8005f54 <VL53L0X_get_info_from_device+0x330>
 8005d98:	f007 0302 	and.w	r3, r7, #2
 8005d9c:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f040 80d7 	bne.w	8005f54 <VL53L0X_get_info_from_device+0x330>
			((ReadDataFromDeviceDone & 2) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8005da6:	2202      	movs	r2, #2
 8005da8:	2194      	movs	r1, #148	; 0x94
 8005daa:	4620      	mov	r0, r4
 8005dac:	f001 f872 	bl	8006e94 <VL53L0X_WrByte>
 8005db0:	9001      	str	r0, [sp, #4]
			Status |= VL53L0X_device_read_strobe(Dev);
 8005db2:	4620      	mov	r0, r4
 8005db4:	f7ff ff14 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005db8:	9b01      	ldr	r3, [sp, #4]
 8005dba:	4318      	orrs	r0, r3
 8005dbc:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8005dbe:	f10d 0216 	add.w	r2, sp, #22
 8005dc2:	2190      	movs	r1, #144	; 0x90
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f001 f8a2 	bl	8006f0e <VL53L0X_RdByte>

		if (((option & 2) == 2) &&
			((ReadDataFromDeviceDone & 2) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
			Status |= VL53L0X_device_read_strobe(Dev);
 8005dca:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8005dcc:	4328      	orrs	r0, r5
 8005dce:	b245      	sxtb	r5, r0

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8005dd0:	227b      	movs	r2, #123	; 0x7b
 8005dd2:	2194      	movs	r1, #148	; 0x94
 8005dd4:	4620      	mov	r0, r4
 8005dd6:	f001 f85d 	bl	8006e94 <VL53L0X_WrByte>
 8005dda:	4328      	orrs	r0, r5
 8005ddc:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005dde:	4620      	mov	r0, r4
 8005de0:	f7ff fefe 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005de4:	4328      	orrs	r0, r5
 8005de6:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8005de8:	f10d 0217 	add.w	r2, sp, #23
 8005dec:	2190      	movs	r1, #144	; 0x90
 8005dee:	4620      	mov	r0, r4
 8005df0:	f001 f88d 	bl	8006f0e <VL53L0X_RdByte>
 8005df4:	4328      	orrs	r0, r5
 8005df6:	b245      	sxtb	r5, r0

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8005df8:	2277      	movs	r2, #119	; 0x77
 8005dfa:	2194      	movs	r1, #148	; 0x94
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	f001 f849 	bl	8006e94 <VL53L0X_WrByte>
 8005e02:	4328      	orrs	r0, r5
 8005e04:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005e06:	4620      	mov	r0, r4
 8005e08:	f7ff feea 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005e0c:	4328      	orrs	r0, r5
 8005e0e:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e10:	aa06      	add	r2, sp, #24
 8005e12:	2190      	movs	r1, #144	; 0x90
 8005e14:	4620      	mov	r0, r4
 8005e16:	f001 f891 	bl	8006f3c <VL53L0X_RdDWord>

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8005e1a:	9b06      	ldr	r3, [sp, #24]
 8005e1c:	0e5a      	lsrs	r2, r3, #25
 8005e1e:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8005e22:	f3c3 4286 	ubfx	r2, r3, #18, #7
 8005e26:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8005e2a:	f3c3 22c6 	ubfx	r2, r3, #11, #7
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e2e:	4328      	orrs	r0, r5

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8005e30:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8005e34:	f3c3 1206 	ubfx	r2, r3, #4, #7

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8005e38:	00db      	lsls	r3, r3, #3
 8005e3a:	f003 0378 	and.w	r3, r3, #120	; 0x78
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e3e:	b245      	sxtb	r5, r0
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8005e40:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8005e42:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8005e46:	4620      	mov	r0, r4
 8005e48:	2278      	movs	r2, #120	; 0x78
			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8005e4a:	f88d 3015 	strb.w	r3, [sp, #21]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8005e4e:	f001 f821 	bl	8006e94 <VL53L0X_WrByte>
 8005e52:	4328      	orrs	r0, r5
 8005e54:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005e56:	4620      	mov	r0, r4
 8005e58:	f7ff fec2 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005e5c:	4328      	orrs	r0, r5
 8005e5e:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e60:	aa06      	add	r2, sp, #24
 8005e62:	2190      	movs	r1, #144	; 0x90
 8005e64:	4620      	mov	r0, r4
 8005e66:	f001 f869 	bl	8006f3c <VL53L0X_RdDWord>

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8005e6a:	9b06      	ldr	r3, [sp, #24]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			ProductId[4] = (char)(byte +
 8005e6c:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8005e70:	eb02 7253 	add.w	r2, r2, r3, lsr #29
 8005e74:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
					((TmpDWord >> 29) & 0x07f));
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8005e78:	f3c3 5286 	ubfx	r2, r3, #22, #7
 8005e7c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8005e80:	f3c3 32c6 	ubfx	r2, r3, #15, #7
 8005e84:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8005e88:	f3c3 2206 	ubfx	r2, r3, #8, #7

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e8c:	4328      	orrs	r0, r5

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8005e8e:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8005e92:	f3c3 0246 	ubfx	r2, r3, #1, #7

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8005e96:	019b      	lsls	r3, r3, #6
 8005e98:	f003 0340 	and.w	r3, r3, #64	; 0x40

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e9c:	b245      	sxtb	r5, r0
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);

			byte = (uint8_t)((TmpDWord & 0x001) << 6);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005e9e:	2194      	movs	r1, #148	; 0x94
			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8005ea0:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34

			byte = (uint8_t)((TmpDWord & 0x001) << 6);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005ea4:	4620      	mov	r0, r4
 8005ea6:	2279      	movs	r2, #121	; 0x79
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8005ea8:	f88d 3015 	strb.w	r3, [sp, #21]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8005eac:	f000 fff2 	bl	8006e94 <VL53L0X_WrByte>
 8005eb0:	4328      	orrs	r0, r5
 8005eb2:	b245      	sxtb	r5, r0

			Status |= VL53L0X_device_read_strobe(Dev);
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f7ff fe93 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005eba:	4328      	orrs	r0, r5
 8005ebc:	b245      	sxtb	r5, r0

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005ebe:	aa06      	add	r2, sp, #24
 8005ec0:	2190      	movs	r1, #144	; 0x90
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	f001 f83a 	bl	8006f3c <VL53L0X_RdDWord>

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8005ec8:	9b06      	ldr	r3, [sp, #24]

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			ProductId[9] = (char)(byte +
 8005eca:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8005ece:	eb02 6293 	add.w	r2, r2, r3, lsr #26
 8005ed2:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
					((TmpDWord >> 26) & 0x07f));
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8005ed6:	f3c3 42c6 	ubfx	r2, r3, #19, #7
 8005eda:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8005ede:	f3c3 3206 	ubfx	r2, r3, #12, #7

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005ee2:	4328      	orrs	r0, r5

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8005ee4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8005ee8:	f3c3 1246 	ubfx	r2, r3, #5, #7

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	f003 037c 	and.w	r3, r3, #124	; 0x7c

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005ef2:	b245      	sxtb	r5, r0
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005ef4:	2194      	movs	r1, #148	; 0x94

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8005ef6:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005efa:	4620      	mov	r0, r4
 8005efc:	227a      	movs	r2, #122	; 0x7a
					((TmpDWord >> 26) & 0x07f));
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8005efe:	f88d 3015 	strb.w	r3, [sp, #21]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8005f02:	f000 ffc7 	bl	8006e94 <VL53L0X_WrByte>
 8005f06:	4328      	orrs	r0, r5
 8005f08:	b245      	sxtb	r5, r0

			Status |= VL53L0X_device_read_strobe(Dev);
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	f7ff fe68 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005f10:	4328      	orrs	r0, r5
 8005f12:	b245      	sxtb	r5, r0

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005f14:	aa06      	add	r2, sp, #24
 8005f16:	2190      	movs	r1, #144	; 0x90
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f001 f80f 	bl	8006f3c <VL53L0X_RdDWord>

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8005f1e:	9b06      	ldr	r3, [sp, #24]

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			ProductId[13] = (char)(byte +
 8005f20:	f89d 2015 	ldrb.w	r2, [sp, #21]
					((TmpDWord >> 30) & 0x07f));
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
			ProductId[18] = '\0';
 8005f24:	f88d 603e 	strb.w	r6, [sp, #62]	; 0x3e

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			ProductId[13] = (char)(byte +
 8005f28:	eb02 7293 	add.w	r2, r2, r3, lsr #30
 8005f2c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
					((TmpDWord >> 30) & 0x07f));
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8005f30:	f3c3 52c6 	ubfx	r2, r3, #23, #7
 8005f34:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8005f38:	f3c3 4206 	ubfx	r2, r3, #16, #7

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005f3c:	4328      	orrs	r0, r5

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8005f3e:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8005f42:	f3c3 2246 	ubfx	r2, r3, #9, #7
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8005f46:	f3c3 0386 	ubfx	r3, r3, #2, #7

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);

			Status |= VL53L0X_device_read_strobe(Dev);

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005f4a:	b245      	sxtb	r5, r0

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8005f4c:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8005f50:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
 8005f54:	f009 0304 	and.w	r3, r9, #4
			ProductId[18] = '\0';

		}

		if (((option & 4) == 4) &&
 8005f58:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005f5c:	9201      	str	r2, [sp, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f000 8084 	beq.w	800606c <VL53L0X_get_info_from_device+0x448>
 8005f64:	077e      	lsls	r6, r7, #29
 8005f66:	f100 8083 	bmi.w	8006070 <VL53L0X_get_info_from_device+0x44c>
			((ReadDataFromDeviceDone & 4) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8005f6a:	227b      	movs	r2, #123	; 0x7b
 8005f6c:	2194      	movs	r1, #148	; 0x94
 8005f6e:	4620      	mov	r0, r4
 8005f70:	f000 ff90 	bl	8006e94 <VL53L0X_WrByte>
 8005f74:	4606      	mov	r6, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005f76:	4620      	mov	r0, r4
 8005f78:	f7ff fe32 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005f7c:	4330      	orrs	r0, r6
 8005f7e:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8005f80:	aa07      	add	r2, sp, #28
 8005f82:	2190      	movs	r1, #144	; 0x90
 8005f84:	4620      	mov	r0, r4
 8005f86:	f000 ffd9 	bl	8006f3c <VL53L0X_RdDWord>

		if (((option & 4) == 4) &&
			((ReadDataFromDeviceDone & 4) == 0)) {

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
			Status |= VL53L0X_device_read_strobe(Dev);
 8005f8a:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8005f8c:	4328      	orrs	r0, r5
 8005f8e:	b245      	sxtb	r5, r0

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8005f90:	227c      	movs	r2, #124	; 0x7c
 8005f92:	2194      	movs	r1, #148	; 0x94
 8005f94:	4620      	mov	r0, r4
 8005f96:	f000 ff7d 	bl	8006e94 <VL53L0X_WrByte>
 8005f9a:	4328      	orrs	r0, r5
 8005f9c:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005f9e:	4620      	mov	r0, r4
 8005fa0:	f7ff fe1e 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005fa4:	4328      	orrs	r0, r5
 8005fa6:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8005fa8:	aa08      	add	r2, sp, #32
 8005faa:	2190      	movs	r1, #144	; 0x90
 8005fac:	4620      	mov	r0, r4
 8005fae:	f000 ffc5 	bl	8006f3c <VL53L0X_RdDWord>
 8005fb2:	4328      	orrs	r0, r5
 8005fb4:	b245      	sxtb	r5, r0

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8005fb6:	2273      	movs	r2, #115	; 0x73
 8005fb8:	2194      	movs	r1, #148	; 0x94
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 ff6a 	bl	8006e94 <VL53L0X_WrByte>
 8005fc0:	4328      	orrs	r0, r5
 8005fc2:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	f7ff fe0b 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005fca:	4328      	orrs	r0, r5
 8005fcc:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005fce:	aa06      	add	r2, sp, #24
 8005fd0:	2190      	movs	r1, #144	; 0x90
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	f000 ffb2 	bl	8006f3c <VL53L0X_RdDWord>
 8005fd8:	4328      	orrs	r0, r5
 8005fda:	b245      	sxtb	r5, r0

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005fdc:	2274      	movs	r2, #116	; 0x74
 8005fde:	2194      	movs	r1, #148	; 0x94
 8005fe0:	4620      	mov	r0, r4

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8005fe2:	9e06      	ldr	r6, [sp, #24]
				0x0000000ff) << 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005fe4:	f000 ff56 	bl	8006e94 <VL53L0X_WrByte>
 8005fe8:	4328      	orrs	r0, r5
 8005fea:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 8005fec:	4620      	mov	r0, r4
 8005fee:	f7ff fdf7 	bl	8005be0 <VL53L0X_device_read_strobe>
 8005ff2:	4328      	orrs	r0, r5
 8005ff4:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005ff6:	aa06      	add	r2, sp, #24
 8005ff8:	2190      	movs	r1, #144	; 0x90
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	f000 ff9e 	bl	8006f3c <VL53L0X_RdDWord>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8006000:	0236      	lsls	r6, r6, #8

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006002:	f89d 301b 	ldrb.w	r3, [sp, #27]
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006006:	4328      	orrs	r0, r5
 8006008:	b245      	sxtb	r5, r0

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800600a:	2275      	movs	r2, #117	; 0x75
 800600c:	2194      	movs	r1, #148	; 0x94

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800600e:	b2b6      	uxth	r6, r6
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8006010:	4620      	mov	r0, r4

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006012:	431e      	orrs	r6, r3
				0xff000000) >> 24);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8006014:	f000 ff3e 	bl	8006e94 <VL53L0X_WrByte>
 8006018:	4328      	orrs	r0, r5
 800601a:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 800601c:	4620      	mov	r0, r4
 800601e:	f7ff fddf 	bl	8005be0 <VL53L0X_device_read_strobe>
 8006022:	4328      	orrs	r0, r5
 8006024:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006026:	aa06      	add	r2, sp, #24
 8006028:	2190      	movs	r1, #144	; 0x90
 800602a:	4620      	mov	r0, r4
 800602c:	f000 ff86 	bl	8006f3c <VL53L0X_RdDWord>

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8006030:	9b06      	ldr	r3, [sp, #24]
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006032:	4328      	orrs	r0, r5

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8006034:	021b      	lsls	r3, r3, #8
 8006036:	b29b      	uxth	r3, r3
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006038:	b245      	sxtb	r5, r0

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800603a:	2276      	movs	r2, #118	; 0x76
 800603c:	2194      	movs	r1, #148	; 0x94
 800603e:	4620      	mov	r0, r4

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8006040:	9303      	str	r3, [sp, #12]
							<< 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8006042:	f000 ff27 	bl	8006e94 <VL53L0X_WrByte>
 8006046:	4328      	orrs	r0, r5
 8006048:	b245      	sxtb	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
 800604a:	4620      	mov	r0, r4
 800604c:	f7ff fdc8 	bl	8005be0 <VL53L0X_device_read_strobe>
 8006050:	4328      	orrs	r0, r5
 8006052:	b245      	sxtb	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006054:	aa06      	add	r2, sp, #24
 8006056:	2190      	movs	r1, #144	; 0x90
 8006058:	4620      	mov	r0, r4
 800605a:	f000 ff6f 	bl	8006f3c <VL53L0X_RdDWord>

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800605e:	f89d 201b 	ldrb.w	r2, [sp, #27]
 8006062:	9b03      	ldr	r3, [sp, #12]
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
			Status |= VL53L0X_device_read_strobe(Dev);
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006064:	4328      	orrs	r0, r5
 8006066:	b245      	sxtb	r5, r0

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006068:	4313      	orrs	r3, r2
 800606a:	e003      	b.n	8006074 <VL53L0X_get_info_from_device+0x450>
	uint32_t PartUIDLower = 0;
	uint32_t OffsetFixed1104_mm = 0;
	int16_t OffsetMicroMeters = 0;
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
	uint32_t DistMeasFixed1104_400_mm = 0;
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800606c:	9e01      	ldr	r6, [sp, #4]
 800606e:	e000      	b.n	8006072 <VL53L0X_get_info_from_device+0x44e>
 8006070:	2600      	movs	r6, #0
	uint32_t PartUIDUpper = 0;
	uint32_t PartUIDLower = 0;
	uint32_t OffsetFixed1104_mm = 0;
	int16_t OffsetMicroMeters = 0;
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
	uint32_t DistMeasFixed1104_400_mm = 0;
 8006072:	4633      	mov	r3, r6

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8006074:	2200      	movs	r2, #0
 8006076:	2181      	movs	r1, #129	; 0x81
 8006078:	4620      	mov	r0, r4
 800607a:	9303      	str	r3, [sp, #12]
 800607c:	f000 ff0a 	bl	8006e94 <VL53L0X_WrByte>
 8006080:	4328      	orrs	r0, r5
 8006082:	b245      	sxtb	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006084:	2206      	movs	r2, #6
 8006086:	21ff      	movs	r1, #255	; 0xff
 8006088:	4620      	mov	r0, r4
 800608a:	f000 ff03 	bl	8006e94 <VL53L0X_WrByte>
 800608e:	4328      	orrs	r0, r5
 8006090:	b245      	sxtb	r5, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006092:	f10d 0215 	add.w	r2, sp, #21
 8006096:	2183      	movs	r1, #131	; 0x83
 8006098:	4620      	mov	r0, r4
 800609a:	f000 ff38 	bl	8006f0e <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800609e:	f89d 2015 	ldrb.w	r2, [sp, #21]
							>> 24);
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80060a2:	4328      	orrs	r0, r5
 80060a4:	b245      	sxtb	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80060a6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 80060aa:	2183      	movs	r1, #131	; 0x83
 80060ac:	4620      	mov	r0, r4
 80060ae:	f000 fef1 	bl	8006e94 <VL53L0X_WrByte>
 80060b2:	4328      	orrs	r0, r5
 80060b4:	b245      	sxtb	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80060b6:	2201      	movs	r2, #1
 80060b8:	21ff      	movs	r1, #255	; 0xff
 80060ba:	4620      	mov	r0, r4
 80060bc:	f000 feea 	bl	8006e94 <VL53L0X_WrByte>
 80060c0:	4328      	orrs	r0, r5
 80060c2:	b245      	sxtb	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80060c4:	2201      	movs	r2, #1
 80060c6:	2100      	movs	r1, #0
 80060c8:	4620      	mov	r0, r4
 80060ca:	f000 fee3 	bl	8006e94 <VL53L0X_WrByte>
 80060ce:	4328      	orrs	r0, r5
 80060d0:	b245      	sxtb	r5, r0

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80060d2:	2200      	movs	r2, #0
 80060d4:	21ff      	movs	r1, #255	; 0xff
 80060d6:	4620      	mov	r0, r4
 80060d8:	f000 fedc 	bl	8006e94 <VL53L0X_WrByte>
 80060dc:	4328      	orrs	r0, r5
 80060de:	b245      	sxtb	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80060e0:	2200      	movs	r2, #0
 80060e2:	2180      	movs	r1, #128	; 0x80
 80060e4:	4620      	mov	r0, r4
 80060e6:	f000 fed5 	bl	8006e94 <VL53L0X_WrByte>
 80060ea:	4328      	orrs	r0, r5
 80060ec:	b245      	sxtb	r5, r0
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80060ee:	9b03      	ldr	r3, [sp, #12]
 80060f0:	2d00      	cmp	r5, #0
 80060f2:	d145      	bne.n	8006180 <VL53L0X_get_info_from_device+0x55c>
 80060f4:	e001      	b.n	80060fa <VL53L0X_get_info_from_device+0x4d6>
 80060f6:	4645      	mov	r5, r8
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80060f8:	e042      	b.n	8006180 <VL53L0X_get_info_from_device+0x55c>
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80060fa:	f1ba 0f00 	cmp.w	sl, #0
 80060fe:	d001      	beq.n	8006104 <VL53L0X_get_info_from_device+0x4e0>
 8006100:	07f8      	lsls	r0, r7, #31
 8006102:	d502      	bpl.n	800610a <VL53L0X_get_info_from_device+0x4e6>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
			}
		}

		if (((option & 2) == 2) &&
 8006104:	9a02      	ldr	r2, [sp, #8]
 8006106:	b97a      	cbnz	r2, 8006128 <VL53L0X_get_info_from_device+0x504>
 8006108:	e01f      	b.n	800614a <VL53L0X_get_info_from_device+0x526>
	if ((Status == VL53L0X_ERROR_NONE) &&
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
			((ReadDataFromDeviceDone & 1) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800610a:	f884 b113 	strb.w	fp, [r4, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800610e:	f884 8114 	strb.w	r8, [r4, #276]	; 0x114
 8006112:	f204 1129 	addw	r1, r4, #297	; 0x129
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006116:	462a      	mov	r2, r5
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8006118:	a809      	add	r0, sp, #36	; 0x24

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800611a:	5c10      	ldrb	r0, [r2, r0]
 800611c:	f801 0f01 	strb.w	r0, [r1, #1]!
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006120:	3201      	adds	r2, #1
 8006122:	2a06      	cmp	r2, #6
 8006124:	d1f8      	bne.n	8006118 <VL53L0X_get_info_from_device+0x4f4>
 8006126:	e7ed      	b.n	8006104 <VL53L0X_get_info_from_device+0x4e0>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
			}
		}

		if (((option & 2) == 2) &&
 8006128:	07b9      	lsls	r1, r7, #30
 800612a:	d40e      	bmi.n	800614a <VL53L0X_get_info_from_device+0x526>
			((ReadDataFromDeviceDone & 2) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800612c:	f89d 2016 	ldrb.w	r2, [sp, #22]
 8006130:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006134:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8006138:	f884 20f2 	strb.w	r2, [r4, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800613c:	a90b      	add	r1, sp, #44	; 0x2c
 800613e:	f104 00f3 	add.w	r0, r4, #243	; 0xf3
 8006142:	9302      	str	r3, [sp, #8]
 8006144:	f000 ff4f 	bl	8006fe6 <strcpy>
 8006148:	9b02      	ldr	r3, [sp, #8]

		}

		if (((option & 4) == 4) &&
 800614a:	9a01      	ldr	r2, [sp, #4]
 800614c:	b1a2      	cbz	r2, 8006178 <VL53L0X_get_info_from_device+0x554>
 800614e:	077a      	lsls	r2, r7, #29
 8006150:	d412      	bmi.n	8006178 <VL53L0X_get_info_from_device+0x554>
			((ReadDataFromDeviceDone & 4) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006152:	9a07      	ldr	r2, [sp, #28]
 8006154:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118

			SignalRateMeasFixed400mmFix =
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006158:	0276      	lsls	r6, r6, #9
		if (((option & 4) == 4) &&
			((ReadDataFromDeviceDone & 4) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800615a:	9a08      	ldr	r2, [sp, #32]
 800615c:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c

			SignalRateMeasFixed400mmFix =
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006160:	f8c4 6120 	str.w	r6, [r4, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
			if (DistMeasFixed1104_400_mm != 0) {
 8006164:	b13b      	cbz	r3, 8006176 <VL53L0X_get_info_from_device+0x552>
					OffsetFixed1104_mm =
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
					OffsetMicroMeters *= -1;
 8006166:	f5a3 53c8 	sub.w	r3, r3, #6400	; 0x1900
 800616a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800616e:	4353      	muls	r3, r2
 8006170:	091b      	lsrs	r3, r3, #4
 8006172:	425b      	negs	r3, r3
 8006174:	b21b      	sxth	r3, r3
			}

			PALDevDataSet(Dev,
 8006176:	60e3      	str	r3, [r4, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8006178:	ea47 0709 	orr.w	r7, r7, r9
 800617c:	f884 70f0 	strb.w	r7, [r4, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006180:	4628      	mov	r0, r5
 8006182:	b011      	add	sp, #68	; 0x44
 8006184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006188 <VL53L0X_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_macro_clks > 0) {
 8006188:	b160      	cbz	r0, 80061a4 <VL53L0X_encode_timeout+0x1c>
		ls_byte = timeout_macro_clks - 1;
 800618a:	3801      	subs	r0, #1
 800618c:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800618e:	f030 01ff 	bics.w	r1, r0, #255	; 0xff
 8006192:	b29a      	uxth	r2, r3
 8006194:	f103 0301 	add.w	r3, r3, #1
 8006198:	d001      	beq.n	800619e <VL53L0X_encode_timeout+0x16>
			ls_byte = ls_byte >> 1;
 800619a:	0840      	lsrs	r0, r0, #1
 800619c:	e7f7      	b.n	800618e <VL53L0X_encode_timeout+0x6>
			ms_byte++;
		}

		encoded_timeout = (ms_byte << 8)
 800619e:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 80061a2:	b280      	uxth	r0, r0
				+ (uint16_t) (ls_byte & 0x000000FF);
	}

	return encoded_timeout;

}
 80061a4:	4770      	bx	lr

080061a6 <VL53L0X_decode_timeout>:
	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;

	return timeout_macro_clks;
 80061a6:	b2c3      	uxtb	r3, r0
 80061a8:	0a00      	lsrs	r0, r0, #8
 80061aa:	fa03 f000 	lsl.w	r0, r3, r0
}
 80061ae:	3001      	adds	r0, #1
 80061b0:	4770      	bx	lr
	...

080061b4 <VL53L0X_calc_timeout_mclks>:
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80061b4:	4808      	ldr	r0, [pc, #32]	; (80061d8 <VL53L0X_calc_timeout_mclks+0x24>)

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
		+ (macro_period_ns / 2)) / macro_period_ns);

    return timeout_period_mclks;
 80061b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80061ba:	4342      	muls	r2, r0
 80061bc:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
		+ (macro_period_ns / 2)) / macro_period_ns);

    return timeout_period_mclks;
 80061c0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80061c4:	fbb2 f0f0 	udiv	r0, r2, r0
 80061c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80061cc:	fb03 0001 	mla	r0, r3, r1, r0
}
 80061d0:	fbb0 f0f2 	udiv	r0, r0, r2
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	003a2f00 	.word	0x003a2f00

080061dc <VL53L0X_calc_timeout_us>:
	macro_period_ns = (macro_period_ps + 500) / 1000;

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;

	return actual_timeout_period_us;
 80061dc:	4b06      	ldr	r3, [pc, #24]	; (80061f8 <VL53L0X_calc_timeout_us+0x1c>)
 80061de:	435a      	muls	r2, r3
 80061e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061e4:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
 80061e8:	fbb2 f2f0 	udiv	r2, r2, r0
 80061ec:	4351      	muls	r1, r2
 80061ee:	f501 72fa 	add.w	r2, r1, #500	; 0x1f4
}
 80061f2:	fbb2 f0f0 	udiv	r0, r2, r0
 80061f6:	4770      	bx	lr
 80061f8:	003a2f00 	.word	0x003a2f00

080061fc <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 80061fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061fe:	b085      	sub	sp, #20
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8006200:	2400      	movs	r4, #0
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006202:	2902      	cmp	r1, #2


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8006204:	4606      	mov	r6, r0
 8006206:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8006208:	f88d 4003 	strb.w	r4, [sp, #3]
	uint32_t TimeoutMicroSeconds = 0;
	uint16_t PreRangeEncodedTimeOut = 0;
 800620c:	f8ad 4004 	strh.w	r4, [sp, #4]
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006210:	d810      	bhi.n	8006234 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006212:	f10d 0202 	add.w	r2, sp, #2
 8006216:	4621      	mov	r1, r4
 8006218:	f7fe fb42 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800621c:	4605      	mov	r5, r0
 800621e:	b930      	cbnz	r0, 800622e <get_sequence_step_timeout+0x32>
			Status = VL53L0X_RdByte(Dev,
 8006220:	f10d 0203 	add.w	r2, sp, #3
 8006224:	2146      	movs	r1, #70	; 0x46
 8006226:	4630      	mov	r0, r6
 8006228:	f000 fe71 	bl	8006f0e <VL53L0X_RdByte>
 800622c:	4605      	mov	r5, r0
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800622e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8006232:	e019      	b.n	8006268 <get_sequence_step_timeout+0x6c>

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006234:	2903      	cmp	r1, #3
 8006236:	d11d      	bne.n	8006274 <get_sequence_step_timeout+0x78>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006238:	f10d 0202 	add.w	r2, sp, #2
 800623c:	4621      	mov	r1, r4
 800623e:	f7fe fb2f 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8006242:	4605      	mov	r5, r0
 8006244:	2800      	cmp	r0, #0
 8006246:	d151      	bne.n	80062ec <get_sequence_step_timeout+0xf0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006248:	4601      	mov	r1, r0
 800624a:	f10d 0202 	add.w	r2, sp, #2
 800624e:	4630      	mov	r0, r6
 8006250:	f7fe fb26 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8006254:	4605      	mov	r5, r0
 8006256:	b928      	cbnz	r0, 8006264 <get_sequence_step_timeout+0x68>
				Status = VL53L0X_RdWord(Dev,
 8006258:	aa01      	add	r2, sp, #4
 800625a:	2151      	movs	r1, #81	; 0x51
 800625c:	4630      	mov	r0, r6
 800625e:	f000 fe62 	bl	8006f26 <VL53L0X_RdWord>
 8006262:	4605      	mov	r5, r0
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006264:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8006268:	f7ff ff9d 	bl	80061a6 <VL53L0X_decode_timeout>
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800626c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8006270:	b281      	uxth	r1, r0
 8006272:	e037      	b.n	80062e4 <get_sequence_step_timeout+0xe8>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006274:	2904      	cmp	r1, #4
 8006276:	d13b      	bne.n	80062f0 <get_sequence_step_timeout+0xf4>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006278:	a902      	add	r1, sp, #8
 800627a:	f7fe fb66 	bl	800494a <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;

		if (SchedulerSequenceSteps.PreRangeOn) {
 800627e:	f89d 100b 	ldrb.w	r1, [sp, #11]
 8006282:	b1a1      	cbz	r1, 80062ae <get_sequence_step_timeout+0xb2>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006284:	f10d 0202 	add.w	r2, sp, #2
 8006288:	4621      	mov	r1, r4
 800628a:	4630      	mov	r0, r6
 800628c:	f7fe fb08 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8006290:	4605      	mov	r5, r0
 8006292:	bb10      	cbnz	r0, 80062da <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8006294:	aa01      	add	r2, sp, #4
 8006296:	2151      	movs	r1, #81	; 0x51
 8006298:	4630      	mov	r0, r6
 800629a:	f000 fe44 	bl	8006f26 <VL53L0X_RdWord>
 800629e:	4605      	mov	r5, r0
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80062a0:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 80062a4:	f7ff ff7f 	bl	80061a6 <VL53L0X_decode_timeout>
 80062a8:	b284      	uxth	r4, r0
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 80062aa:	b9b5      	cbnz	r5, 80062da <get_sequence_step_timeout+0xde>
 80062ac:	e000      	b.n	80062b0 <get_sequence_step_timeout+0xb4>
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
		PreRangeTimeOutMClks = 0;
 80062ae:	460c      	mov	r4, r1
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80062b0:	f10d 0202 	add.w	r2, sp, #2
 80062b4:	2101      	movs	r1, #1
 80062b6:	4630      	mov	r0, r6
 80062b8:	f7fe faf2 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80062bc:	4605      	mov	r5, r0
 80062be:	b960      	cbnz	r0, 80062da <get_sequence_step_timeout+0xde>
			Status = VL53L0X_RdWord(Dev,
 80062c0:	f10d 0206 	add.w	r2, sp, #6
 80062c4:	2171      	movs	r1, #113	; 0x71
 80062c6:	4630      	mov	r0, r6
 80062c8:	f000 fe2d 	bl	8006f26 <VL53L0X_RdWord>
 80062cc:	4605      	mov	r5, r0
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 80062ce:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 80062d2:	f7ff ff68 	bl	80061a6 <VL53L0X_decode_timeout>
 80062d6:	b280      	uxth	r0, r0
 80062d8:	e000      	b.n	80062dc <get_sequence_step_timeout+0xe0>
	uint8_t EncodedTimeOutByte = 0;
	uint32_t TimeoutMicroSeconds = 0;
	uint16_t PreRangeEncodedTimeOut = 0;
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 80062da:	2000      	movs	r0, #0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80062dc:	1b01      	subs	r1, r0, r4
 80062de:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80062e2:	b289      	uxth	r1, r1
 80062e4:	4630      	mov	r0, r6
 80062e6:	f7ff ff79 	bl	80061dc <VL53L0X_calc_timeout_us>
 80062ea:	e003      	b.n	80062f4 <get_sequence_step_timeout+0xf8>
				uint32_t *pTimeOutMicroSecs)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
	uint32_t TimeoutMicroSeconds = 0;
 80062ec:	4620      	mov	r0, r4
 80062ee:	e001      	b.n	80062f4 <get_sequence_step_timeout+0xf8>
 80062f0:	4620      	mov	r0, r4

VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062f2:	4625      	mov	r5, r4
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80062f4:	6038      	str	r0, [r7, #0]

	return Status;
}
 80062f6:	4628      	mov	r0, r5
 80062f8:	b005      	add	sp, #20
 80062fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080062fc <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80062fc:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80062fe:	2902      	cmp	r1, #2


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8006300:	b085      	sub	sp, #20
 8006302:	4605      	mov	r5, r0
 8006304:	4617      	mov	r7, r2
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006306:	d81d      	bhi.n	8006344 <set_sequence_step_timeout+0x48>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006308:	f10d 0205 	add.w	r2, sp, #5
 800630c:	2100      	movs	r1, #0
 800630e:	f7fe fac7 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8006312:	4604      	mov	r4, r0
 8006314:	2800      	cmp	r0, #0
 8006316:	d171      	bne.n	80063fc <set_sequence_step_timeout+0x100>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8006318:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800631c:	4639      	mov	r1, r7
 800631e:	4628      	mov	r0, r5
 8006320:	f7ff ff48 	bl	80061b4 <VL53L0X_calc_timeout_mclks>
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8006324:	b283      	uxth	r3, r0
 8006326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
				MsrcEncodedTimeOut = 255;
			else
				MsrcEncodedTimeOut =
 800632a:	bf9a      	itte	ls
 800632c:	f100 32ff 	addls.w	r2, r0, #4294967295
 8006330:	b2d2      	uxtbls	r2, r2
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
				MsrcEncodedTimeOut = 255;
 8006332:	22ff      	movhi	r2, #255	; 0xff
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006334:	f8a5 20d8 	strh.w	r2, [r5, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_WrByte(Dev,
 8006338:	2146      	movs	r1, #70	; 0x46
 800633a:	4628      	mov	r0, r5
 800633c:	f000 fdaa 	bl	8006e94 <VL53L0X_WrByte>
 8006340:	4604      	mov	r4, r0
 8006342:	e05b      	b.n	80063fc <set_sequence_step_timeout+0x100>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006344:	2903      	cmp	r1, #3
 8006346:	d11e      	bne.n	8006386 <set_sequence_step_timeout+0x8a>

			if (Status == VL53L0X_ERROR_NONE) {
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006348:	f10d 0205 	add.w	r2, sp, #5
 800634c:	2100      	movs	r1, #0
 800634e:	f7fe faa7 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006352:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8006356:	4639      	mov	r1, r7
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {

			if (Status == VL53L0X_ERROR_NONE) {
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006358:	4604      	mov	r4, r0
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800635a:	4628      	mov	r0, r5
 800635c:	f7ff ff2a 	bl	80061b4 <VL53L0X_calc_timeout_mclks>
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8006360:	b280      	uxth	r0, r0
 8006362:	f7ff ff11 	bl	8006188 <VL53L0X_encode_timeout>
 8006366:	4602      	mov	r2, r0
 8006368:	f8ad 0006 	strh.w	r0, [sp, #6]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800636c:	f8a5 00d8 	strh.w	r0, [r5, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006370:	2c00      	cmp	r4, #0
 8006372:	d143      	bne.n	80063fc <set_sequence_step_timeout+0x100>
				Status = VL53L0X_WrWord(Dev,
 8006374:	2151      	movs	r1, #81	; 0x51
 8006376:	4628      	mov	r0, r5
 8006378:	f000 fd9d 	bl	8006eb6 <VL53L0X_WrWord>
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800637c:	4604      	mov	r4, r0
 800637e:	bbe8      	cbnz	r0, 80063fc <set_sequence_step_timeout+0x100>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006380:	f8c5 70e4 	str.w	r7, [r5, #228]	; 0xe4
 8006384:	e03a      	b.n	80063fc <set_sequence_step_timeout+0x100>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006386:	2904      	cmp	r1, #4
 8006388:	d123      	bne.n	80063d2 <set_sequence_step_timeout+0xd6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800638a:	a902      	add	r1, sp, #8
 800638c:	f7fe fadd 	bl	800494a <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
			if (SchedulerSequenceSteps.PreRangeOn) {
 8006390:	f89d 600b 	ldrb.w	r6, [sp, #11]
 8006394:	b1a6      	cbz	r6, 80063c0 <set_sequence_step_timeout+0xc4>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006396:	f10d 0205 	add.w	r2, sp, #5
 800639a:	2100      	movs	r1, #0
 800639c:	4628      	mov	r0, r5
 800639e:	f7fe fa7f 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 80063a2:	4604      	mov	r4, r0
 80063a4:	bb50      	cbnz	r0, 80063fc <set_sequence_step_timeout+0x100>
					Status = VL53L0X_RdWord(Dev, 0x51,
 80063a6:	f10d 0206 	add.w	r2, sp, #6
 80063aa:	2151      	movs	r1, #81	; 0x51
 80063ac:	4628      	mov	r0, r5
 80063ae:	f000 fdba 	bl	8006f26 <VL53L0X_RdWord>
 80063b2:	4604      	mov	r4, r0
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 80063b4:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 80063b8:	f7ff fef5 	bl	80061a6 <VL53L0X_decode_timeout>
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80063bc:	b9f4      	cbnz	r4, 80063fc <set_sequence_step_timeout+0x100>
				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
					Status = VL53L0X_RdWord(Dev, 0x51,
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
 80063be:	b286      	uxth	r6, r0
			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80063c0:	f10d 0205 	add.w	r2, sp, #5
 80063c4:	2101      	movs	r1, #1
 80063c6:	4628      	mov	r0, r5
 80063c8:	f7fe fa6a 	bl	80048a0 <VL53L0X_GetVcselPulsePeriod>
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80063cc:	4604      	mov	r4, r0
 80063ce:	b9a8      	cbnz	r0, 80063fc <set_sequence_step_timeout+0x100>
 80063d0:	e002      	b.n	80063d8 <set_sequence_step_timeout+0xdc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80063d2:	f06f 0403 	mvn.w	r4, #3
 80063d6:	e011      	b.n	80063fc <set_sequence_step_timeout+0x100>
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {

				FinalRangeTimeOutMClks =
 80063d8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80063dc:	4639      	mov	r1, r7
 80063de:	4628      	mov	r0, r5
 80063e0:	f7ff fee8 	bl	80061b4 <VL53L0X_calc_timeout_mclks>
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;

				FinalRangeEncodedTimeOut =
 80063e4:	4430      	add	r0, r6
 80063e6:	f7ff fecf 	bl	8006188 <VL53L0X_encode_timeout>
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);

				if (Status == VL53L0X_ERROR_NONE) {
					Status = VL53L0X_WrWord(Dev, 0x71,
 80063ea:	2171      	movs	r1, #113	; 0x71
 80063ec:	4602      	mov	r2, r0
 80063ee:	4628      	mov	r0, r5
 80063f0:	f000 fd61 	bl	8006eb6 <VL53L0X_WrWord>
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80063f4:	4604      	mov	r4, r0
 80063f6:	b908      	cbnz	r0, 80063fc <set_sequence_step_timeout+0x100>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80063f8:	f8c5 70dc 	str.w	r7, [r5, #220]	; 0xdc
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;

	}
	return Status;
}
 80063fc:	4620      	mov	r0, r4
 80063fe:	b005      	add	sp, #20
 8006400:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006402 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8006402:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint8_t MaxFinalVcselPeriodPCLK = 14;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8006406:	2300      	movs	r3, #0

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006408:	f012 0701 	ands.w	r7, r2, #1
	return Status;
}

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800640c:	4605      	mov	r5, r0
 800640e:	4688      	mov	r8, r1
 8006410:	4616      	mov	r6, r2
	uint8_t MaxFinalVcselPeriodPCLK = 14;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8006412:	f88d 3003 	strb.w	r3, [sp, #3]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006416:	f040 80fd 	bne.w	8006614 <VL53L0X_set_vcsel_pulse_period+0x212>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800641a:	b929      	cbnz	r1, 8006428 <VL53L0X_set_vcsel_pulse_period+0x26>
 800641c:	f1a2 030c 	sub.w	r3, r2, #12
 8006420:	2b06      	cmp	r3, #6
 8006422:	f200 80f7 	bhi.w	8006614 <VL53L0X_set_vcsel_pulse_period+0x212>
 8006426:	e008      	b.n	800643a <VL53L0X_set_vcsel_pulse_period+0x38>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8006428:	2901      	cmp	r1, #1
 800642a:	f040 80a8 	bne.w	800657e <VL53L0X_set_vcsel_pulse_period+0x17c>
 800642e:	f1a2 0308 	sub.w	r3, r2, #8
 8006432:	2b06      	cmp	r3, #6
 8006434:	f200 80ee 	bhi.w	8006614 <VL53L0X_set_vcsel_pulse_period+0x212>
 8006438:	e01e      	b.n	8006478 <VL53L0X_set_vcsel_pulse_period+0x76>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800643a:	2a0c      	cmp	r2, #12
 800643c:	d101      	bne.n	8006442 <VL53L0X_set_vcsel_pulse_period+0x40>

			Status = VL53L0X_WrByte(Dev,
 800643e:	2218      	movs	r2, #24
 8006440:	e002      	b.n	8006448 <VL53L0X_set_vcsel_pulse_period+0x46>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006442:	2a0e      	cmp	r2, #14
 8006444:	d10f      	bne.n	8006466 <VL53L0X_set_vcsel_pulse_period+0x64>

			Status = VL53L0X_WrByte(Dev,
 8006446:	2230      	movs	r2, #48	; 0x30
 8006448:	2157      	movs	r1, #87	; 0x57
 800644a:	f000 fd23 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800644e:	2208      	movs	r2, #8
 8006450:	2156      	movs	r1, #86	; 0x56
 8006452:	4628      	mov	r0, r5
 8006454:	f000 fd1e 	bl	8006e94 <VL53L0X_WrByte>
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8006458:	2800      	cmp	r0, #0
 800645a:	f040 80dd 	bne.w	8006618 <VL53L0X_set_vcsel_pulse_period+0x216>
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800645e:	0874      	lsrs	r4, r6, #1
 8006460:	3c01      	subs	r4, #1
 8006462:	b2e4      	uxtb	r4, r4
 8006464:	e095      	b.n	8006592 <VL53L0X_set_vcsel_pulse_period+0x190>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8006466:	2a10      	cmp	r2, #16
 8006468:	d101      	bne.n	800646e <VL53L0X_set_vcsel_pulse_period+0x6c>

			Status = VL53L0X_WrByte(Dev,
 800646a:	2240      	movs	r2, #64	; 0x40
 800646c:	e7ec      	b.n	8006448 <VL53L0X_set_vcsel_pulse_period+0x46>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800646e:	2a12      	cmp	r2, #18
 8006470:	f040 8085 	bne.w	800657e <VL53L0X_set_vcsel_pulse_period+0x17c>

			Status = VL53L0X_WrByte(Dev,
 8006474:	2250      	movs	r2, #80	; 0x50
 8006476:	e7e7      	b.n	8006448 <VL53L0X_set_vcsel_pulse_period+0x46>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {

		if (VCSELPulsePeriodPCLK == 8) {
 8006478:	2a08      	cmp	r2, #8
 800647a:	d121      	bne.n	80064c0 <VL53L0X_set_vcsel_pulse_period+0xbe>

			Status = VL53L0X_WrByte(Dev,
 800647c:	2210      	movs	r2, #16
 800647e:	2148      	movs	r1, #72	; 0x48
 8006480:	f000 fd08 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8006484:	4632      	mov	r2, r6
 8006486:	2147      	movs	r1, #71	; 0x47
 8006488:	4628      	mov	r0, r5
 800648a:	f000 fd03 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800648e:	2202      	movs	r2, #2
		if (VCSELPulsePeriodPCLK == 8) {

			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8006490:	4604      	mov	r4, r0
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006492:	2132      	movs	r1, #50	; 0x32
 8006494:	4628      	mov	r0, r5
 8006496:	f000 fcfd 	bl	8006e94 <VL53L0X_WrByte>
 800649a:	4320      	orrs	r0, r4
 800649c:	b244      	sxtb	r4, r0
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800649e:	220c      	movs	r2, #12
 80064a0:	2130      	movs	r1, #48	; 0x30
 80064a2:	4628      	mov	r0, r5
 80064a4:	f000 fcf6 	bl	8006e94 <VL53L0X_WrByte>
 80064a8:	4320      	orrs	r0, r4
 80064aa:	b244      	sxtb	r4, r0
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80064ac:	4642      	mov	r2, r8
 80064ae:	21ff      	movs	r1, #255	; 0xff
 80064b0:	4628      	mov	r0, r5
 80064b2:	f000 fcef 	bl	8006e94 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
 80064b6:	2230      	movs	r2, #48	; 0x30
			Status |= VL53L0X_WrByte(Dev,
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80064b8:	4320      	orrs	r0, r4
 80064ba:	b244      	sxtb	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 80064bc:	4611      	mov	r1, r2
 80064be:	e04c      	b.n	800655a <VL53L0X_set_vcsel_pulse_period+0x158>
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
		} else if (VCSELPulsePeriodPCLK == 10) {
 80064c0:	2a0a      	cmp	r2, #10
 80064c2:	d112      	bne.n	80064ea <VL53L0X_set_vcsel_pulse_period+0xe8>

			Status = VL53L0X_WrByte(Dev,
 80064c4:	2228      	movs	r2, #40	; 0x28
 80064c6:	2148      	movs	r1, #72	; 0x48
 80064c8:	f000 fce4 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 80064cc:	2208      	movs	r2, #8
 80064ce:	2147      	movs	r1, #71	; 0x47
 80064d0:	4628      	mov	r0, r5
 80064d2:	f000 fcdf 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80064d6:	2203      	movs	r2, #3
		} else if (VCSELPulsePeriodPCLK == 10) {

			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 80064d8:	4604      	mov	r4, r0
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80064da:	2132      	movs	r1, #50	; 0x32
 80064dc:	4628      	mov	r0, r5
 80064de:	f000 fcd9 	bl	8006e94 <VL53L0X_WrByte>
 80064e2:	4320      	orrs	r0, r4
 80064e4:	b244      	sxtb	r4, r0
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80064e6:	2209      	movs	r2, #9
 80064e8:	e028      	b.n	800653c <VL53L0X_set_vcsel_pulse_period+0x13a>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
			Status |= VL53L0X_WrByte(Dev,
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
		} else if (VCSELPulsePeriodPCLK == 12) {
 80064ea:	2a0c      	cmp	r2, #12
 80064ec:	d112      	bne.n	8006514 <VL53L0X_set_vcsel_pulse_period+0x112>

			Status = VL53L0X_WrByte(Dev,
 80064ee:	2238      	movs	r2, #56	; 0x38
 80064f0:	2148      	movs	r1, #72	; 0x48
 80064f2:	f000 fccf 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 80064f6:	2208      	movs	r2, #8
 80064f8:	2147      	movs	r1, #71	; 0x47
 80064fa:	4628      	mov	r0, r5
 80064fc:	f000 fcca 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006500:	2203      	movs	r2, #3
		} else if (VCSELPulsePeriodPCLK == 12) {

			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8006502:	4604      	mov	r4, r0
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006504:	2132      	movs	r1, #50	; 0x32
 8006506:	4628      	mov	r0, r5
 8006508:	f000 fcc4 	bl	8006e94 <VL53L0X_WrByte>
 800650c:	4320      	orrs	r0, r4
 800650e:	b244      	sxtb	r4, r0
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8006510:	2208      	movs	r2, #8
 8006512:	e013      	b.n	800653c <VL53L0X_set_vcsel_pulse_period+0x13a>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
			Status |= VL53L0X_WrByte(Dev,
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006514:	2a0e      	cmp	r2, #14
 8006516:	d132      	bne.n	800657e <VL53L0X_set_vcsel_pulse_period+0x17c>

			Status = VL53L0X_WrByte(Dev,
 8006518:	2248      	movs	r2, #72	; 0x48
 800651a:	4611      	mov	r1, r2
 800651c:	f000 fcba 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8006520:	2208      	movs	r2, #8
 8006522:	2147      	movs	r1, #71	; 0x47
 8006524:	4628      	mov	r0, r5
 8006526:	f000 fcb5 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800652a:	2203      	movs	r2, #3
		} else if (VCSELPulsePeriodPCLK == 14) {

			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800652c:	4604      	mov	r4, r0
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800652e:	2132      	movs	r1, #50	; 0x32
 8006530:	4628      	mov	r0, r5
 8006532:	f000 fcaf 	bl	8006e94 <VL53L0X_WrByte>
 8006536:	4320      	orrs	r0, r4
 8006538:	b244      	sxtb	r4, r0
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800653a:	2207      	movs	r2, #7
 800653c:	2130      	movs	r1, #48	; 0x30
 800653e:	4628      	mov	r0, r5
 8006540:	f000 fca8 	bl	8006e94 <VL53L0X_WrByte>
 8006544:	4320      	orrs	r0, r4
 8006546:	b244      	sxtb	r4, r0
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006548:	4642      	mov	r2, r8
 800654a:	21ff      	movs	r1, #255	; 0xff
 800654c:	4628      	mov	r0, r5
 800654e:	f000 fca1 	bl	8006e94 <VL53L0X_WrByte>
 8006552:	4320      	orrs	r0, r4
 8006554:	b244      	sxtb	r4, r0
			Status |= VL53L0X_WrByte(Dev,
 8006556:	2220      	movs	r2, #32
 8006558:	2130      	movs	r1, #48	; 0x30
 800655a:	4628      	mov	r0, r5
 800655c:	f000 fc9a 	bl	8006e94 <VL53L0X_WrByte>
 8006560:	4320      	orrs	r0, r4
 8006562:	b244      	sxtb	r4, r0
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006564:	463a      	mov	r2, r7
 8006566:	21ff      	movs	r1, #255	; 0xff
 8006568:	4628      	mov	r0, r5
 800656a:	f000 fc93 	bl	8006e94 <VL53L0X_WrByte>
 800656e:	4320      	orrs	r0, r4
 8006570:	b240      	sxtb	r0, r0
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8006572:	2800      	cmp	r0, #0
 8006574:	d150      	bne.n	8006618 <VL53L0X_set_vcsel_pulse_period+0x216>
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8006576:	0874      	lsrs	r4, r6, #1
 8006578:	3c01      	subs	r4, #1
 800657a:	b2e4      	uxtb	r4, r4
 800657c:	e029      	b.n	80065d2 <VL53L0X_set_vcsel_pulse_period+0x1d0>
 800657e:	0874      	lsrs	r4, r6, #1
 8006580:	3c01      	subs	r4, #1
 8006582:	b2e4      	uxtb	r4, r4
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8006584:	f1b8 0f00 	cmp.w	r8, #0
 8006588:	d003      	beq.n	8006592 <VL53L0X_set_vcsel_pulse_period+0x190>
 800658a:	f1b8 0f01 	cmp.w	r8, #1
 800658e:	d020      	beq.n	80065d2 <VL53L0X_set_vcsel_pulse_period+0x1d0>
 8006590:	e040      	b.n	8006614 <VL53L0X_set_vcsel_pulse_period+0x212>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8006592:	aa02      	add	r2, sp, #8
 8006594:	2103      	movs	r1, #3
 8006596:	4628      	mov	r0, r5
 8006598:	f7ff fe30 	bl	80061fc <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800659c:	b9b0      	cbnz	r0, 80065cc <VL53L0X_set_vcsel_pulse_period+0x1ca>
				Status = get_sequence_step_timeout(Dev,
 800659e:	aa03      	add	r2, sp, #12
 80065a0:	2102      	movs	r1, #2
 80065a2:	4628      	mov	r0, r5
 80065a4:	f7ff fe2a 	bl	80061fc <get_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80065a8:	b980      	cbnz	r0, 80065cc <VL53L0X_set_vcsel_pulse_period+0x1ca>
				Status = VL53L0X_WrByte(Dev,
 80065aa:	4622      	mov	r2, r4
 80065ac:	2150      	movs	r1, #80	; 0x50
 80065ae:	4628      	mov	r0, r5
 80065b0:	f000 fc70 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80065b4:	b950      	cbnz	r0, 80065cc <VL53L0X_set_vcsel_pulse_period+0x1ca>
				Status = set_sequence_step_timeout(Dev,
 80065b6:	9a02      	ldr	r2, [sp, #8]
 80065b8:	2103      	movs	r1, #3
 80065ba:	4628      	mov	r0, r5
 80065bc:	f7ff fe9e 	bl	80062fc <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 80065c0:	b920      	cbnz	r0, 80065cc <VL53L0X_set_vcsel_pulse_period+0x1ca>
				Status = set_sequence_step_timeout(Dev,
 80065c2:	9a03      	ldr	r2, [sp, #12]
 80065c4:	2102      	movs	r1, #2
 80065c6:	4628      	mov	r0, r5
 80065c8:	f7ff fe98 	bl	80062fc <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80065cc:	f885 60e8 	strb.w	r6, [r5, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80065d0:	e012      	b.n	80065f8 <VL53L0X_set_vcsel_pulse_period+0x1f6>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80065d2:	aa01      	add	r2, sp, #4
 80065d4:	2104      	movs	r1, #4
 80065d6:	4628      	mov	r0, r5
 80065d8:	f7ff fe10 	bl	80061fc <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80065dc:	b950      	cbnz	r0, 80065f4 <VL53L0X_set_vcsel_pulse_period+0x1f2>
				Status = VL53L0X_WrByte(Dev,
 80065de:	4622      	mov	r2, r4
 80065e0:	2170      	movs	r1, #112	; 0x70
 80065e2:	4628      	mov	r0, r5
 80065e4:	f000 fc56 	bl	8006e94 <VL53L0X_WrByte>
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80065e8:	b920      	cbnz	r0, 80065f4 <VL53L0X_set_vcsel_pulse_period+0x1f2>
				Status = set_sequence_step_timeout(Dev,
 80065ea:	9a01      	ldr	r2, [sp, #4]
 80065ec:	2104      	movs	r1, #4
 80065ee:	4628      	mov	r0, r5
 80065f0:	f7ff fe84 	bl	80062fc <set_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80065f4:	f885 60e0 	strb.w	r6, [r5, #224]	; 0xe0
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 80065f8:	b970      	cbnz	r0, 8006618 <VL53L0X_set_vcsel_pulse_period+0x216>
		VL53L0X_GETPARAMETERFIELD(Dev,
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80065fa:	6969      	ldr	r1, [r5, #20]
 80065fc:	4628      	mov	r0, r5
 80065fe:	f7fe f94b 	bl	8004898 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8006602:	b948      	cbnz	r0, 8006618 <VL53L0X_set_vcsel_pulse_period+0x216>
		Status = VL53L0X_perform_phase_calibration(
 8006604:	4602      	mov	r2, r0
 8006606:	2301      	movs	r3, #1
 8006608:	f10d 0103 	add.w	r1, sp, #3
 800660c:	4628      	mov	r0, r5
 800660e:	f7ff f927 	bl	8005860 <VL53L0X_perform_phase_calibration>
 8006612:	e001      	b.n	8006618 <VL53L0X_set_vcsel_pulse_period+0x216>
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006614:	f06f 0003 	mvn.w	r0, #3
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_perform_phase_calibration(
			Dev, &PhaseCalInt, 0, 1);

	return Status;
}
 8006618:	b004      	add	sp, #16
 800661a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800661e <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800661e:	b513      	push	{r0, r1, r4, lr}
 8006620:	4614      	mov	r4, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8006622:	b129      	cbz	r1, 8006630 <VL53L0X_get_vcsel_pulse_period+0x12>
 8006624:	2901      	cmp	r1, #1
 8006626:	d10f      	bne.n	8006648 <VL53L0X_get_vcsel_pulse_period+0x2a>
		Status = VL53L0X_RdByte(Dev,
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8006628:	f10d 0207 	add.w	r2, sp, #7
 800662c:	2170      	movs	r1, #112	; 0x70
 800662e:	e002      	b.n	8006636 <VL53L0X_get_vcsel_pulse_period+0x18>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8006630:	f10d 0207 	add.w	r2, sp, #7
 8006634:	2150      	movs	r1, #80	; 0x50
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8006636:	f000 fc6a 	bl	8006f0e <VL53L0X_RdByte>
	break;
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	}

	if (Status == VL53L0X_ERROR_NONE)
 800663a:	b938      	cbnz	r0, 800664c <VL53L0X_get_vcsel_pulse_period+0x2e>
		*pVCSELPulsePeriodPCLK =
 800663c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006640:	3301      	adds	r3, #1
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	7023      	strb	r3, [r4, #0]
 8006646:	e001      	b.n	800664c <VL53L0X_get_vcsel_pulse_period+0x2e>
		Status = VL53L0X_RdByte(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006648:	f06f 0003 	mvn.w	r0, #3
	if (Status == VL53L0X_ERROR_NONE)
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);

	return Status;
}
 800664c:	b002      	add	sp, #8
 800664e:	bd10      	pop	{r4, pc}

08006650 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8006650:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8006652:	2300      	movs	r3, #0
 8006654:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8006658:	e88d 000c 	stmia.w	sp, {r2, r3}
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
	uint32_t SubTimeout = 0;

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800665c:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8006660:	4299      	cmp	r1, r3



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8006662:	4605      	mov	r5, r0
 8006664:	460e      	mov	r6, r1
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
	uint32_t SubTimeout = 0;

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8006666:	d949      	bls.n	80066fc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xac>

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006668:	a902      	add	r1, sp, #8
 800666a:	f7fe f96e 	bl	800494a <VL53L0X_GetSequenceStepEnables>

	if (Status == VL53L0X_ERROR_NONE &&
 800666e:	2800      	cmp	r0, #0
 8006670:	d146      	bne.n	8006700 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb0>
 8006672:	f89d 3008 	ldrb.w	r3, [sp, #8]
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		return Status;
	}

	FinalRangeTimingBudgetMicroSeconds =
 8006676:	f6a6 3436 	subw	r4, r6, #2870	; 0xb36
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);

	if (Status == VL53L0X_ERROR_NONE &&
 800667a:	b92b      	cbnz	r3, 8006688 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x38>
		(SchedulerSequenceSteps.TccOn  ||
 800667c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8006680:	b913      	cbnz	r3, 8006688 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x38>
		SchedulerSequenceSteps.MsrcOn ||
 8006682:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8006686:	b1fb      	cbz	r3, 80066c8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x78>
		SchedulerSequenceSteps.DssOn)) {

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8006688:	466a      	mov	r2, sp
 800668a:	2102      	movs	r1, #2
 800668c:	4628      	mov	r0, r5
 800668e:	f7ff fdb5 	bl	80061fc <get_sequence_step_timeout>
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 8006692:	bba8      	cbnz	r0, 8006700 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb0>
			return Status;

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 8006694:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8006698:	b12b      	cbz	r3, 80066a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x56>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800669a:	9b00      	ldr	r3, [sp, #0]
 800669c:	f203 234e 	addw	r3, r3, #590	; 0x24e
				+ TccOverheadMicroSeconds;

			if (SubTimeout <
 80066a0:	429c      	cmp	r4, r3
 80066a2:	d92b      	bls.n	80066fc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xac>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80066a4:	1ae4      	subs	r4, r4, r3
			LOG_FUNCTION_END(Status);
			return Status;
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80066a6:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80066aa:	b123      	cbz	r3, 80066b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x66>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80066ac:	9b00      	ldr	r3, [sp, #0]
 80066ae:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 80066b2:	005b      	lsls	r3, r3, #1
 80066b4:	e005      	b.n	80066c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x72>
							-= SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 80066b6:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80066ba:	b12b      	cbz	r3, 80066c8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x78>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 80066bc:	9b00      	ldr	r3, [sp, #0]
 80066be:	f503 7325 	add.w	r3, r3, #660	; 0x294
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80066c2:	42a3      	cmp	r3, r4
 80066c4:	d21a      	bcs.n	80066fc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xac>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80066c6:	1ae4      	subs	r4, r4, r3
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 80066c8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80066cc:	b15b      	cbz	r3, 80066e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x96>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 80066ce:	aa01      	add	r2, sp, #4
 80066d0:	2103      	movs	r1, #3
 80066d2:	4628      	mov	r0, r5
 80066d4:	f7ff fd92 	bl	80061fc <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	f503 7325 	add.w	r3, r3, #660	; 0x294
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80066de:	42a3      	cmp	r3, r4
 80066e0:	d20c      	bcs.n	80066fc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xac>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 80066e2:	b968      	cbnz	r0, 8006700 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb0>

		SubTimeout = PreRangeTimeoutMicroSeconds +
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80066e4:	1ae4      	subs	r4, r4, r3
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 80066e6:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80066ea:	b148      	cbz	r0, 8006700 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb0>
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80066ec:	f2a4 2226 	subw	r2, r4, #550	; 0x226
 80066f0:	2104      	movs	r1, #4
 80066f2:	4628      	mov	r0, r5
 80066f4:	f7ff fe02 	bl	80062fc <set_sequence_step_timeout>
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80066f8:	616e      	str	r6, [r5, #20]
 80066fa:	e001      	b.n	8006700 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb0>
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80066fc:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 8006700:	b004      	add	sp, #16
 8006702:	bd70      	pop	{r4, r5, r6, pc}

08006704 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8006704:	b570      	push	{r4, r5, r6, lr}
 8006706:	b086      	sub	sp, #24
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8006708:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800670c:	9302      	str	r3, [sp, #8]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800670e:	2300      	movs	r3, #0
 8006710:	9303      	str	r3, [sp, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8006712:	f640 3336 	movw	r3, #2870	; 0xb36
 8006716:	600b      	str	r3, [r1, #0]
	return Status;
}

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8006718:	460c      	mov	r4, r1

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800671a:	a904      	add	r1, sp, #16
	return Status;
}

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800671c:	4606      	mov	r6, r0

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800671e:	f7fe f914 	bl	800494a <VL53L0X_GetSequenceStepEnables>

	if (Status != VL53L0X_ERROR_NONE) {
 8006722:	4605      	mov	r5, r0
 8006724:	2800      	cmp	r0, #0
 8006726:	d14e      	bne.n	80067c6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc2>
		LOG_FUNCTION_END(Status);
		return Status;
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8006728:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800672c:	b92b      	cbnz	r3, 800673a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x36>
 800672e:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8006732:	b913      	cbnz	r3, 800673a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x36>
		SchedulerSequenceSteps.MsrcOn ||
 8006734:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8006738:	b313      	cbz	r3, 8006780 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x7c>
		SchedulerSequenceSteps.DssOn) {

		Status = get_sequence_step_timeout(Dev,
 800673a:	aa02      	add	r2, sp, #8
 800673c:	2102      	movs	r1, #2
 800673e:	4630      	mov	r0, r6
 8006740:	f7ff fd5c 	bl	80061fc <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8006744:	2800      	cmp	r0, #0
 8006746:	d13d      	bne.n	80067c4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc0>
			if (SchedulerSequenceSteps.TccOn) {
 8006748:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800674c:	b12b      	cbz	r3, 800675a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x56>
				*pMeasurementTimingBudgetMicroSeconds +=
 800674e:	9b02      	ldr	r3, [sp, #8]
 8006750:	6822      	ldr	r2, [r4, #0]
 8006752:	f203 234e 	addw	r3, r3, #590	; 0x24e
 8006756:	4413      	add	r3, r2
 8006758:	6023      	str	r3, [r4, #0]
					MsrcDccTccTimeoutMicroSeconds +
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800675a:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800675e:	b133      	cbz	r3, 800676e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006760:	9b02      	ldr	r3, [sp, #8]
 8006762:	f203 22b2 	addw	r2, r3, #690	; 0x2b2
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800676c:	e007      	b.n	800677e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x7a>
				2 * (MsrcDccTccTimeoutMicroSeconds +
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800676e:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8006772:	b12b      	cbz	r3, 8006780 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x7c>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006774:	9b02      	ldr	r3, [sp, #8]
 8006776:	6822      	ldr	r2, [r4, #0]
 8006778:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800677c:	4413      	add	r3, r2
 800677e:	6023      	str	r3, [r4, #0]
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (SchedulerSequenceSteps.PreRangeOn) {
 8006780:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006784:	b15b      	cbz	r3, 800679e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x9a>
			Status = get_sequence_step_timeout(Dev,
 8006786:	aa03      	add	r2, sp, #12
 8006788:	2103      	movs	r1, #3
 800678a:	4630      	mov	r0, r6
 800678c:	f7ff fd36 	bl	80061fc <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8006790:	9b03      	ldr	r3, [sp, #12]
 8006792:	6822      	ldr	r2, [r4, #0]
 8006794:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006798:	4413      	add	r3, r2
 800679a:	6023      	str	r3, [r4, #0]
				PreRangeTimeoutMicroSeconds +
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800679c:	b990      	cbnz	r0, 80067c4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc0>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800679e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80067a2:	b913      	cbnz	r3, 80067aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xa6>
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		VL53L0X_SETPARAMETERFIELD(Dev,
 80067a4:	6823      	ldr	r3, [r4, #0]
 80067a6:	6173      	str	r3, [r6, #20]
 80067a8:	e00d      	b.n	80067c6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc2>
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
		if (SchedulerSequenceSteps.FinalRangeOn) {
			Status = get_sequence_step_timeout(Dev,
 80067aa:	aa01      	add	r2, sp, #4
 80067ac:	2104      	movs	r1, #4
 80067ae:	4630      	mov	r0, r6
 80067b0:	f7ff fd24 	bl	80061fc <get_sequence_step_timeout>
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80067b4:	9b01      	ldr	r3, [sp, #4]
 80067b6:	6822      	ldr	r2, [r4, #0]
 80067b8:	f203 2326 	addw	r3, r3, #550	; 0x226
 80067bc:	4413      	add	r3, r2
 80067be:	6023      	str	r3, [r4, #0]
				(FinalRangeTimeoutMicroSeconds +
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d0ef      	beq.n	80067a4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xa0>
	return Status;
}

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80067c4:	4605      	mov	r5, r0
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80067c6:	4628      	mov	r0, r5
 80067c8:	b006      	add	sp, #24
 80067ca:	bd70      	pop	{r4, r5, r6, pc}

080067cc <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80067cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 80067ce:	2200      	movs	r2, #0



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80067d0:	4606      	mov	r6, r0
 80067d2:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067d4:	4610      	mov	r0, r2
 80067d6:	af01      	add	r7, sp, #4

	LOG_FUNCTION_START("");

	Index = 0;

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80067d8:	5cab      	ldrb	r3, [r5, r2]
 80067da:	eb05 0e02 	add.w	lr, r5, r2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d047      	beq.n	8006872 <VL53L0X_load_tuning_settings+0xa6>
 80067e2:	2800      	cmp	r0, #0
 80067e4:	d145      	bne.n	8006872 <VL53L0X_load_tuning_settings+0xa6>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
		Index++;
		if (NumberOfWrites == 0xFF) {
 80067e6:	2bff      	cmp	r3, #255	; 0xff
	Index = 0;

	while ((*(pTuningSettingBuffer + Index) != 0) &&
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
		Index++;
 80067e8:	f102 0401 	add.w	r4, r2, #1
		if (NumberOfWrites == 0xFF) {
 80067ec:	d12b      	bne.n	8006846 <VL53L0X_load_tuning_settings+0x7a>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 80067ee:	5d2b      	ldrb	r3, [r5, r4]
			Index++;
 80067f0:	1c94      	adds	r4, r2, #2
			switch (SelectParam) {
 80067f2:	2b03      	cmp	r3, #3
 80067f4:	d839      	bhi.n	800686a <VL53L0X_load_tuning_settings+0x9e>
 80067f6:	e8df f003 	tbb	[pc, r3]
 80067fa:	0b02      	.short	0x0b02
 80067fc:	1d14      	.short	0x1d14
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80067fe:	5d29      	ldrb	r1, [r5, r4]
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8006800:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8006804:	eb03 2301 	add.w	r3, r3, r1, lsl #8
			switch (SelectParam) {
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
 8006808:	1d14      	adds	r4, r2, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800680a:	f8a6 3134 	strh.w	r3, [r6, #308]	; 0x134
				break;
 800680e:	e02e      	b.n	800686e <VL53L0X_load_tuning_settings+0xa2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006810:	5d29      	ldrb	r1, [r5, r4]
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8006812:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8006816:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				break;
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
 800681a:	1d14      	adds	r4, r2, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800681c:	f8a6 3136 	strh.w	r3, [r6, #310]	; 0x136
					Temp16);
				break;
 8006820:	e025      	b.n	800686e <VL53L0X_load_tuning_settings+0xa2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006822:	5d29      	ldrb	r1, [r5, r4]
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8006824:	f89e 3003 	ldrb.w	r3, [lr, #3]
 8006828:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				break;
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
 800682c:	1d14      	adds	r4, r2, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800682e:	f8a6 3138 	strh.w	r3, [r6, #312]	; 0x138
				break;
 8006832:	e01c      	b.n	800686e <VL53L0X_load_tuning_settings+0xa2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006834:	5d29      	ldrb	r1, [r5, r4]
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8006836:	f89e 3003 	ldrb.w	r3, [lr, #3]
 800683a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				break;
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
				Index++;
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
 800683e:	1d14      	adds	r4, r2, #4
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8006840:	f8a6 313c 	strh.w	r3, [r6, #316]	; 0x13c
				break;
 8006844:	e013      	b.n	800686e <VL53L0X_load_tuning_settings+0xa2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}

		} else if (NumberOfWrites <= 4) {
 8006846:	2b04      	cmp	r3, #4
 8006848:	d80f      	bhi.n	800686a <VL53L0X_load_tuning_settings+0x9e>
			Address = *(pTuningSettingBuffer + Index);
 800684a:	5d29      	ldrb	r1, [r5, r4]
			Index++;
 800684c:	3202      	adds	r2, #2

			for (i = 0; i < NumberOfWrites; i++) {
 800684e:	4298      	cmp	r0, r3
 8006850:	da05      	bge.n	800685e <VL53L0X_load_tuning_settings+0x92>
				localBuffer[i] = *(pTuningSettingBuffer +
 8006852:	eb0e 0400 	add.w	r4, lr, r0
 8006856:	78a4      	ldrb	r4, [r4, #2]
 8006858:	543c      	strb	r4, [r7, r0]

		} else if (NumberOfWrites <= 4) {
			Address = *(pTuningSettingBuffer + Index);
			Index++;

			for (i = 0; i < NumberOfWrites; i++) {
 800685a:	3001      	adds	r0, #1
 800685c:	e7f7      	b.n	800684e <VL53L0X_load_tuning_settings+0x82>
 800685e:	18d4      	adds	r4, r2, r3
				localBuffer[i] = *(pTuningSettingBuffer +
							Index);
				Index++;
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8006860:	4630      	mov	r0, r6
 8006862:	463a      	mov	r2, r7
 8006864:	f000 faf6 	bl	8006e54 <VL53L0X_WriteMulti>
 8006868:	e001      	b.n	800686e <VL53L0X_load_tuning_settings+0xa2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800686a:	f06f 0003 	mvn.w	r0, #3
 800686e:	4622      	mov	r2, r4
 8006870:	e7b2      	b.n	80067d8 <VL53L0X_load_tuning_settings+0xc>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006872:	b003      	add	sp, #12
 8006874:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006876 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8006876:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8006878:	2300      	movs	r3, #0
}

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800687a:	460e      	mov	r6, r1

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800687c:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800687e:	f10d 0107 	add.w	r1, sp, #7
}

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8006882:	4605      	mov	r5, r0
 8006884:	4614      	mov	r4, r2
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8006886:	f7fe f8ae 	bl	80049e6 <VL53L0X_GetXTalkCompensationEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 800688a:	b940      	cbnz	r0, 800689e <VL53L0X_get_total_xtalk_rate+0x28>

		if (xtalkCompEnable) {
 800688c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006890:	b12b      	cbz	r3, 800689e <VL53L0X_get_total_xtalk_rate+0x28>
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
 8006892:	8ab2      	ldrh	r2, [r6, #20]
 8006894:	6a2b      	ldr	r3, [r5, #32]
 8006896:	4353      	muls	r3, r2
 8006898:	3380      	adds	r3, #128	; 0x80
 800689a:	0a1b      	lsrs	r3, r3, #8
 800689c:	6023      	str	r3, [r4, #0]
				(totalXtalkMegaCps + 0x80) >> 8;
		}
	}

	return Status;
}
 800689e:	b002      	add	sp, #8
 80068a0:	bd70      	pop	{r4, r5, r6, pc}

080068a2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80068a2:	b513      	push	{r0, r1, r4, lr}
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 80068a4:	68cb      	ldr	r3, [r1, #12]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
 80068a6:	6013      	str	r3, [r2, #0]
}

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80068a8:	4614      	mov	r4, r2
	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;

	Status = VL53L0X_get_total_xtalk_rate(
 80068aa:	aa01      	add	r2, sp, #4
 80068ac:	f7ff ffe3 	bl	8006876 <VL53L0X_get_total_xtalk_rate>
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80068b0:	b918      	cbnz	r0, 80068ba <VL53L0X_get_total_signal_rate+0x18>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80068b2:	6822      	ldr	r2, [r4, #0]
 80068b4:	9b01      	ldr	r3, [sp, #4]
 80068b6:	4413      	add	r3, r2
 80068b8:	6023      	str	r3, [r4, #0]

	return Status;
}
 80068ba:	b002      	add	sp, #8
 80068bc:	bd10      	pop	{r4, pc}
	...

080068c0 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 80068c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
 80068c2:	f8b0 6154 	ldrh.w	r6, [r0, #340]	; 0x154

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 80068c6:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 80068ca:	9d07      	ldr	r5, [sp, #28]
 80068cc:	9f08      	ldr	r7, [sp, #32]

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 80068ce:	4370      	muls	r0, r6
 80068d0:	3080      	adds	r0, #128	; 0x80
 80068d2:	0a00      	lsrs	r0, r0, #8
	SignalAt0mm *= dmaxCalRange_mm;
 80068d4:	4346      	muls	r6, r0

	minSignalNeeded_p1 = 0;
	if (totalCorrSignalRate_mcps > 0) {
 80068d6:	b152      	cbz	r2, 80068ee <VL53L0X_calc_dmax+0x2e>
		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
 80068d8:	0850      	lsrs	r0, r2, #1
 80068da:	eb00 2181 	add.w	r1, r0, r1, lsl #10
			(totalCorrSignalRate_mcps/2);

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 80068de:	fbb1 f2f2 	udiv	r2, r1, r2

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 80068e2:	eb02 0242 	add.w	r2, r2, r2, lsl #1

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 80068e6:	4352      	muls	r2, r2
 80068e8:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80068ec:	0c12      	lsrs	r2, r2, #16
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 80068ee:	9906      	ldr	r1, [sp, #24]
 80068f0:	434b      	muls	r3, r1
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80068f2:	f505 4100 	add.w	r1, r5, #32768	; 0x8000
 80068f6:	0c09      	lsrs	r1, r1, #16
 80068f8:	2006      	movs	r0, #6
 80068fa:	3103      	adds	r1, #3
 80068fc:	fbb1 f1f0 	udiv	r1, r1, r0
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;

	if (sigmaEstP2Tmp > 0xffff) {
 8006900:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8006904:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8006908:	bf38      	it	cc
 800690a:	3503      	addcc	r5, #3
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800690c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8006910:	bf3e      	ittt	cc
 8006912:	fbb5 f5f0 	udivcc	r5, r5, r0
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8006916:	ebc5 05c5 	rsbcc	r5, r5, r5, lsl #3
 800691a:	f505 4500 	addcc.w	r5, r5, #32768	; 0x8000
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800691e:	ea4f 4313 	mov.w	r3, r3, lsr #16
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8006922:	bf34      	ite	cc
 8006924:	0c28      	lsrcc	r0, r5, #16
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;

	if (sigmaEstP2Tmp > 0xffff) {
		minSignalNeeded_p3 = 0xfff00000;
 8006926:	481b      	ldrcs	r0, [pc, #108]	; (8006994 <VL53L0X_calc_dmax+0xd4>)

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8006928:	fb03 f303 	mul.w	r3, r3, r3

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800692c:	eb03 0357 	add.w	r3, r3, r7, lsr #1
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8006930:	bf38      	it	cc
 8006932:	4340      	mulcc	r0, r0

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8006934:	4418      	add	r0, r3
	minSignalNeeded /= peakVcselDuration_us;
 8006936:	fbb0 f0f7 	udiv	r0, r0, r7

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800693a:	0383      	lsls	r3, r0, #14

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800693c:	f103 007f 	add.w	r0, r3, #127	; 0x7f
	minSignalNeeded /= minSignalNeeded_p4;
 8006940:	24fe      	movs	r4, #254	; 0xfe
 8006942:	fbb0 f3f4 	udiv	r3, r0, r4
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8006946:	f106 0020 	add.w	r0, r6, #32
 800694a:	0980      	lsrs	r0, r0, #6
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800694c:	fb03 f402 	mul.w	r4, r3, r2
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8006950:	f7ff f931 	bl	8005bb6 <VL53L0X_isqrt>
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8006954:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8006958:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
 800695c:	fbb4 f4f5 	udiv	r4, r4, r5
	minSignalNeeded <<= 4;

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8006960:	0124      	lsls	r4, r4, #4
 8006962:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8006966:	4607      	mov	r7, r0
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
	minSignalNeeded <<= 4;

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8006968:	fbb4 f5f5 	udiv	r5, r4, r5
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800696c:	b13d      	cbz	r5, 800697e <VL53L0X_calc_dmax+0xbe>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800696e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006972:	fbb4 f4f0 	udiv	r4, r4, r0
 8006976:	4434      	add	r4, r6
 8006978:	fbb4 f0f5 	udiv	r0, r4, r5
 800697c:	e000      	b.n	8006980 <VL53L0X_calc_dmax+0xc0>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800697e:	4628      	mov	r0, r5

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8006980:	f7ff f919 	bl	8005bb6 <VL53L0X_isqrt>
 8006984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006986:	4287      	cmp	r7, r0
 8006988:	bf94      	ite	ls
 800698a:	601f      	strls	r7, [r3, #0]
 800698c:	6018      	strhi	r0, [r3, #0]
		*pdmax_mm = dmaxAmbient;

	LOG_FUNCTION_END(Status);

	return Status;
}
 800698e:	2000      	movs	r0, #0
 8006990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006992:	bf00      	nop
 8006994:	fff00000 	.word	0xfff00000

08006998 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8006998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800699c:	b08f      	sub	sp, #60	; 0x3c
 800699e:	4605      	mov	r5, r0
 80069a0:	9307      	str	r3, [sp, #28]
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80069a2:	6a03      	ldr	r3, [r0, #32]
 80069a4:	930c      	str	r3, [sp, #48]	; 0x30

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 80069a6:	468a      	mov	sl, r1
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;

	correctedSignalRate_mcps =
 80069a8:	68cb      	ldr	r3, [r1, #12]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80069aa:	690e      	ldr	r6, [r1, #16]

	correctedSignalRate_mcps =
 80069ac:	9308      	str	r3, [sp, #32]

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 80069ae:	4693      	mov	fp, r2

	correctedSignalRate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 80069b0:	aa0d      	add	r2, sp, #52	; 0x34
 80069b2:	f7ff ff76 	bl	80068a2 <VL53L0X_get_total_signal_rate>
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 80069b6:	aa0c      	add	r2, sp, #48	; 0x30
 80069b8:	4651      	mov	r1, sl
 80069ba:	4628      	mov	r0, r5
 80069bc:	f7ff ff5b 	bl	8006876 <VL53L0X_get_total_xtalk_rate>
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
		xTalkCompRate_kcps = cMaxXTalk_kcps;

	if (Status == VL53L0X_ERROR_NONE) {
 80069c0:	4607      	mov	r7, r0
 80069c2:	2800      	cmp	r0, #0
 80069c4:	f040 80e9 	bne.w	8006b9a <VL53L0X_calc_sigma_estimate+0x202>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80069c8:	f8d5 30dc 	ldr.w	r3, [r5, #220]	; 0xdc
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80069cc:	f895 40e0 	ldrb.w	r4, [r5, #224]	; 0xe0
		xTalkCompRate_kcps = cMaxXTalk_kcps;

	if (Status == VL53L0X_ERROR_NONE) {

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80069d0:	9305      	str	r3, [sp, #20]
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80069d2:	4622      	mov	r2, r4
 80069d4:	4619      	mov	r1, r3
 80069d6:	4628      	mov	r0, r5
 80069d8:	f7ff fbec 	bl	80061b4 <VL53L0X_calc_timeout_mclks>
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80069dc:	f8d5 30e4 	ldr.w	r3, [r5, #228]	; 0xe4
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80069e0:	900b      	str	r0, [sp, #44]	; 0x2c
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80069e2:	4619      	mov	r1, r3
 80069e4:	f895 20e8 	ldrb.w	r2, [r5, #232]	; 0xe8

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80069e8:	9306      	str	r3, [sp, #24]
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80069ea:	4628      	mov	r0, r5
 80069ec:	f7ff fbe2 	bl	80061b4 <VL53L0X_calc_timeout_mclks>


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80069f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80069f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069f4:	9309      	str	r3, [sp, #36]	; 0x24

	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80069f6:	f44f 787a 	mov.w	r8, #1000	; 0x3e8

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
		if (finalRangeVcselPCLKS == 8)
 80069fa:	2c08      	cmp	r4, #8

	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80069fc:	fb08 f402 	mul.w	r4, r8, r2
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8006a00:	f102 0280 	add.w	r2, r2, #128	; 0x80

	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8006a04:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8006a08:	ea4f 2212 	mov.w	r2, r2, lsr #8

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8006a0c:	ea4f 2302 	mov.w	r3, r2, lsl #8
		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
		if (finalRangeVcselPCLKS == 8)
			vcselWidth = 2;
 8006a10:	bf14      	ite	ne
 8006a12:	2103      	movne	r1, #3
 8006a14:	2102      	moveq	r1, #2
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
 8006a16:	0c24      	lsrs	r4, r4, #16

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8006a18:	930a      	str	r3, [sp, #40]	; 0x28
 8006a1a:	930d      	str	r3, [sp, #52]	; 0x34
 8006a1c:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8006bac <VL53L0X_calc_sigma_estimate+0x214>
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
 8006a20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a22:	d106      	bne.n	8006a32 <VL53L0X_calc_sigma_estimate+0x9a>
		*pSigmaEstimate = cSigmaEstMax;
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
		*pDmax_mm = 0;
 8006a24:	9b07      	ldr	r3, [sp, #28]
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
		*pSigmaEstimate = cSigmaEstMax;
 8006a26:	f8cb 9000 	str.w	r9, [fp]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8006a2a:	f8c5 9140 	str.w	r9, [r5, #320]	; 0x140
		*pDmax_mm = 0;
 8006a2e:	601f      	str	r7, [r3, #0]
 8006a30:	e0b3      	b.n	8006b9a <VL53L0X_calc_sigma_estimate+0x202>
			vcselWidth = 2;


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8006a32:	4418      	add	r0, r3
 8006a34:	02c0      	lsls	r0, r0, #11
 8006a36:	4341      	muls	r1, r0
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8006a38:	f240 6777 	movw	r7, #1655	; 0x677
			vcselWidth = 2;


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8006a3c:	f501 71fa 	add.w	r1, r1, #500	; 0x1f4
 8006a40:	fbb1 f1f8 	udiv	r1, r1, r8
		peakVcselDuration_us *= cPllPeriod_ps;
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8006a44:	434f      	muls	r7, r1
 8006a46:	f507 77fa 	add.w	r7, r7, #500	; 0x1f4
 8006a4a:	fbb7 f7f8 	udiv	r7, r7, r8
		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8006a4e:	437a      	muls	r2, r7
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8006a50:	4b54      	ldr	r3, [pc, #336]	; (8006ba4 <VL53L0X_calc_sigma_estimate+0x20c>)
			vcselTotalEventsRtn = 1;

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8006a52:	fb08 f606 	mul.w	r6, r8, r6
		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8006a56:	3280      	adds	r2, #128	; 0x80
	if (peakSignalRate_kcps == 0) {
		*pSigmaEstimate = cSigmaEstMax;
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
		*pDmax_mm = 0;
	} else {
		if (vcselTotalEventsRtn < 1)
 8006a58:	0a12      	lsrs	r2, r2, #8
			vcselTotalEventsRtn = 1;

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8006a5a:	ea4f 4616 	mov.w	r6, r6, lsr #16
		*pSigmaEstimate = cSigmaEstMax;
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
		*pDmax_mm = 0;
	} else {
		if (vcselTotalEventsRtn < 1)
			vcselTotalEventsRtn = 1;
 8006a5e:	bf08      	it	eq
 8006a60:	2201      	moveq	r2, #1

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8006a62:	0436      	lsls	r6, r6, #16
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006a64:	200c      	movs	r0, #12
			vcselTotalEventsRtn = 1;

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8006a66:	fbb6 f6f4 	udiv	r6, r6, r4
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8006a6a:	429e      	cmp	r6, r3
 8006a6c:	bf28      	it	cs
 8006a6e:	461e      	movcs	r6, r3

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006a70:	4350      	muls	r0, r2
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8006a72:	f44f 7316 	mov.w	r3, #600	; 0x258
 8006a76:	435e      	muls	r6, r3

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006a78:	f7ff f89d 	bl	8005bb6 <VL53L0X_isqrt>
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8006a7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8006a7e:	f8ba 1008 	ldrh.w	r1, [sl, #8]
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8006a82:	fb08 f303 	mul.w	r3, r8, r3
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006a86:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8006a8a:	ea4f 4404 	mov.w	r4, r4, lsl #16
 8006a8e:	bf28      	it	cs
 8006a90:	f44f 1348 	movcs.w	r3, #3276800	; 0x320000
 8006a94:	eba4 0343 	sub.w	r3, r4, r3, lsl #1
 8006a98:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8006a9c:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006aa0:	fbb3 f3f8 	udiv	r3, r3, r8
		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8006aa4:	fbb4 f8f8 	udiv	r8, r4, r8
 8006aa8:	021b      	lsls	r3, r3, #8
 8006aaa:	fbb3 f8f8 	udiv	r8, r3, r8

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;

		if(pRangingMeasurementData->RangeStatus != 0){
 8006aae:	f89a 3018 	ldrb.w	r3, [sl, #24]
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006ab2:	0042      	lsls	r2, r0, #1
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;

		if(pRangingMeasurementData->RangeStatus != 0){
 8006ab4:	b9a3      	cbnz	r3, 8006ae0 <VL53L0X_calc_sigma_estimate+0x148>
			pwMult = 1 << 16;
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8006ab6:	4b3c      	ldr	r3, [pc, #240]	; (8006ba8 <VL53L0X_calc_sigma_estimate+0x210>)
 8006ab8:	fb03 f401 	mul.w	r4, r3, r1
 8006abc:	f241 235c 	movw	r3, #4700	; 0x125c
 8006ac0:	fbb4 f3f3 	udiv	r3, r4, r3
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8006ac4:	ea4f 2408 	mov.w	r4, r8, lsl #8
 8006ac8:	f5c4 3480 	rsb	r4, r4, #65536	; 0x10000
 8006acc:	435c      	muls	r4, r3
 8006ace:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
 8006ad2:	0c24      	lsrs	r4, r4, #16

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8006ad4:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8006ad8:	0864      	lsrs	r4, r4, #1
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8006ada:	4364      	muls	r4, r4

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8006adc:	0ba4      	lsrs	r4, r4, #14
 8006ade:	e001      	b.n	8006ae4 <VL53L0X_calc_sigma_estimate+0x14c>

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;

		if(pRangingMeasurementData->RangeStatus != 0){
			pwMult = 1 << 16;
 8006ae0:	f44f 3480 	mov.w	r4, #65536	; 0x10000

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006ae4:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006ae8:	fb03 f004 	mul.w	r0, r3, r4
		sqr1 *= sqr1;

		sqr2 = sigmaEstimateP2;

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8006aec:	f506 4300 	add.w	r3, r6, #32768	; 0x8000

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006af0:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
		sqr1 *= sqr1;

		sqr2 = sigmaEstimateP2;

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8006af4:	0c1b      	lsrs	r3, r3, #16

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8006af6:	435b      	muls	r3, r3

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006af8:	0c00      	lsrs	r0, r0, #16

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8006afa:	fb00 3000 	mla	r0, r0, r0, r3
 8006afe:	9209      	str	r2, [sp, #36]	; 0x24
 8006b00:	f7ff f859 	bl	8005bb6 <VL53L0X_isqrt>
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8006b04:	0400      	lsls	r0, r0, #16
 8006b06:	2364      	movs	r3, #100	; 0x64
 8006b08:	3032      	adds	r0, #50	; 0x32
 8006b0a:	fbb0 f0f3 	udiv	r0, r0, r3
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8006b0e:	f640 33b5 	movw	r3, #2997	; 0xbb5
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8006b12:	9906      	ldr	r1, [sp, #24]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8006b14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b16:	fbb0 f2f2 	udiv	r2, r0, r2
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8006b1a:	435a      	muls	r2, r3
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8006b1c:	9b05      	ldr	r3, [sp, #20]
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8006b1e:	f502 529c 	add.w	r2, r2, #4992	; 0x1380
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8006b22:	440b      	add	r3, r1

		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
 8006b24:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8006b28:	3208      	adds	r2, #8
		sigmaEstRtn		 /= 10000;
 8006b2a:	f242 7a10 	movw	sl, #10000	; 0x2710
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;

		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
 8006b2e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
		sigmaEstRtn		 /= 10000;
 8006b32:	fbb2 fafa 	udiv	sl, r2, sl
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8006b36:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 8006b3a:	f5ba 4f70 	cmp.w	sl, #61440	; 0xf000

		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
 8006b3e:	fbb2 f1f1 	udiv	r1, r2, r1
 8006b42:	fbb2 f0f8 	udiv	r0, r2, r8
 8006b46:	f501 11c8 	add.w	r1, r1, #1638400	; 0x190000
 8006b4a:	fbb1 f0f0 	udiv	r0, r1, r0
 8006b4e:	bf28      	it	cs
 8006b50:	f44f 4a70 	movcs.w	sl, #61440	; 0xf000
 8006b54:	f7ff f82f 	bl	8005bb6 <VL53L0X_isqrt>
				finalRangeIntegrationTimeMilliSecs/2)/
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8006b58:	0200      	lsls	r0, r0, #8
 8006b5a:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
 8006b5e:	fbb0 f0f8 	udiv	r0, r0, r8
		sqr1 = sigmaEstRtn * sigmaEstRtn;
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8006b62:	4340      	muls	r0, r0
 8006b64:	fb0a 000a 	mla	r0, sl, sl, r0
 8006b68:	f7ff f825 	bl	8005bb6 <VL53L0X_isqrt>
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8006b6c:	fb08 f000 	mul.w	r0, r8, r0
 8006b70:	4548      	cmp	r0, r9
				sigmaEstimate = cSigmaEstMax;
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
		Status = VL53L0X_calc_dmax(
 8006b72:	9b07      	ldr	r3, [sp, #28]
 8006b74:	9303      	str	r3, [sp, #12]
 8006b76:	bf28      	it	cs
 8006b78:	4648      	movcs	r0, r9
 8006b7a:	f44f 7348 	mov.w	r3, #800	; 0x320
		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8006b7e:	f8cb 0000 	str.w	r0, [fp]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
		Status = VL53L0X_calc_dmax(
 8006b82:	9702      	str	r7, [sp, #8]
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8006b84:	f8c5 0140 	str.w	r0, [r5, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 8006b88:	9300      	str	r3, [sp, #0]
 8006b8a:	9601      	str	r6, [sp, #4]
 8006b8c:	4623      	mov	r3, r4
 8006b8e:	9a08      	ldr	r2, [sp, #32]
 8006b90:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006b92:	4628      	mov	r0, r5
 8006b94:	f7ff fe94 	bl	80068c0 <VL53L0X_calc_dmax>
 8006b98:	4607      	mov	r7, r0
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	b00f      	add	sp, #60	; 0x3c
 8006b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba2:	bf00      	nop
 8006ba4:	00666666 	.word	0x00666666
 8006ba8:	0006999a 	.word	0x0006999a
 8006bac:	028f87ae 	.word	0x028f87ae

08006bb0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8006bb4:	ea4f 09d1 	mov.w	r9, r1, lsr #3
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006bb8:	4690      	mov	r8, r2
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8006bba:	f009 070f 	and.w	r7, r9, #15
		DeviceRangeStatusInternal == 12 ||
		DeviceRangeStatusInternal == 13 ||
		DeviceRangeStatusInternal == 14 ||
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8006bbe:	f24f 02a1 	movw	r2, #61601	; 0xf0a1
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006bc2:	b08b      	sub	sp, #44	; 0x2c
		DeviceRangeStatusInternal == 12 ||
		DeviceRangeStatusInternal == 13 ||
		DeviceRangeStatusInternal == 14 ||
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8006bc4:	40fa      	lsrs	r2, r7
 8006bc6:	f002 0201 	and.w	r2, r2, #1
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006bca:	469a      	mov	sl, r3
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
	uint8_t RangeIgnoreThresholdflag = 0;
	uint8_t SigmaLimitCheckEnable = 0;
 8006bcc:	2300      	movs	r3, #0
		DeviceRangeStatusInternal == 12 ||
		DeviceRangeStatusInternal == 13 ||
		DeviceRangeStatusInternal == 14 ||
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8006bce:	9201      	str	r2, [sp, #4]
	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	f10d 020e 	add.w	r2, sp, #14
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006bd6:	4604      	mov	r4, r0
 8006bd8:	9e15      	ldr	r6, [sp, #84]	; 0x54
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
	uint8_t RangeIgnoreThresholdflag = 0;
	uint8_t SigmaLimitCheckEnable = 0;
 8006bda:	f88d 300e 	strb.w	r3, [sp, #14]
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8006bde:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8006be2:	f88d 3010 	strb.w	r3, [sp, #16]
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8006be6:	f88d 3011 	strb.w	r3, [sp, #17]
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
	uint16_t tmpWord = 0;
 8006bea:	f8ad 3012 	strh.w	r3, [sp, #18]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8006bee:	9309      	str	r3, [sp, #36]	; 0x24
	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006bf0:	f7fd ff56 	bl	8004aa0 <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8006bf4:	f89d 500e 	ldrb.w	r5, [sp, #14]
 8006bf8:	b1d5      	cbz	r5, 8006c30 <VL53L0X_get_pal_range_status+0x80>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	f040 80c7 	bne.w	8006d8e <VL53L0X_get_pal_range_status+0x1de>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8006c00:	ab09      	add	r3, sp, #36	; 0x24
 8006c02:	aa05      	add	r2, sp, #20
 8006c04:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006c06:	4620      	mov	r0, r4
 8006c08:	f7ff fec6 	bl	8006998 <VL53L0X_calc_sigma_estimate>
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f040 80be 	bne.w	8006d8e <VL53L0X_get_pal_range_status+0x1de>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8006c12:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006c14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c16:	8153      	strh	r3, [r2, #10]

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8006c18:	4601      	mov	r1, r0
 8006c1a:	aa06      	add	r2, sp, #24
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f7fd ff7b 	bl	8004b18 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8006c22:	9d06      	ldr	r5, [sp, #24]
 8006c24:	b125      	cbz	r5, 8006c30 <VL53L0X_get_pal_range_status+0x80>
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8006c26:	9b05      	ldr	r3, [sp, #20]
 8006c28:	429d      	cmp	r5, r3
 8006c2a:	bf2c      	ite	cs
 8006c2c:	2500      	movcs	r5, #0
 8006c2e:	2501      	movcc	r5, #1

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006c30:	b920      	cbnz	r0, 8006c3c <VL53L0X_get_pal_range_status+0x8c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006c32:	aa04      	add	r2, sp, #16
 8006c34:	2102      	movs	r1, #2
 8006c36:	4620      	mov	r0, r4
 8006c38:	f7fd ff32 	bl	8004aa0 <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8006c3c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8006c40:	b333      	cbz	r3, 8006c90 <VL53L0X_get_pal_range_status+0xe0>
 8006c42:	bb70      	cbnz	r0, 8006ca2 <VL53L0X_get_pal_range_status+0xf2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8006c44:	aa07      	add	r2, sp, #28
 8006c46:	2102      	movs	r1, #2
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f7fd ff65 	bl	8004b18 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8006c4e:	b988      	cbnz	r0, 8006c74 <VL53L0X_get_pal_range_status+0xc4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006c50:	2201      	movs	r2, #1
 8006c52:	21ff      	movs	r1, #255	; 0xff
 8006c54:	4620      	mov	r0, r4
 8006c56:	f000 f91d 	bl	8006e94 <VL53L0X_WrByte>

		if (Status == VL53L0X_ERROR_NONE)
 8006c5a:	b958      	cbnz	r0, 8006c74 <VL53L0X_get_pal_range_status+0xc4>
			Status = VL53L0X_RdWord(Dev,
 8006c5c:	f10d 0212 	add.w	r2, sp, #18
 8006c60:	21b6      	movs	r1, #182	; 0xb6
 8006c62:	4620      	mov	r0, r4
 8006c64:	f000 f95f 	bl	8006f26 <VL53L0X_RdWord>
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8006c68:	b920      	cbnz	r0, 8006c74 <VL53L0X_get_pal_range_status+0xc4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	21ff      	movs	r1, #255	; 0xff
 8006c6e:	4620      	mov	r0, r4
 8006c70:	f000 f910 	bl	8006e94 <VL53L0X_WrByte>

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8006c74:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8006c78:	025a      	lsls	r2, r3, #9
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);

		if ((SignalRefClipValue > 0) &&
 8006c7a:	9b07      	ldr	r3, [sp, #28]

		if (Status == VL53L0X_ERROR_NONE)
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8006c7c:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 8006c80:	b133      	cbz	r3, 8006c90 <VL53L0X_get_pal_range_status+0xe0>
		uint8_t *pPalRangeStatus)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
 8006c82:	429a      	cmp	r2, r3
 8006c84:	bf94      	ite	ls
 8006c86:	f04f 0b00 	movls.w	fp, #0
 8006c8a:	f04f 0b01 	movhi.w	fp, #1
 8006c8e:	e000      	b.n	8006c92 <VL53L0X_get_pal_range_status+0xe2>
 8006c90:	469b      	mov	fp, r3
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006c92:	b940      	cbnz	r0, 8006ca6 <VL53L0X_get_pal_range_status+0xf6>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006c94:	f10d 0211 	add.w	r2, sp, #17
 8006c98:	2103      	movs	r1, #3
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	f7fd ff00 	bl	8004aa0 <VL53L0X_GetLimitCheckEnable>
 8006ca0:	e001      	b.n	8006ca6 <VL53L0X_get_pal_range_status+0xf6>
		uint8_t *pPalRangeStatus)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
 8006ca2:	f04f 0b00 	mov.w	fp, #0
	if (Status == VL53L0X_ERROR_NONE)
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8006ca6:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8006caa:	b1c2      	cbz	r2, 8006cde <VL53L0X_get_pal_range_status+0x12e>
 8006cac:	2800      	cmp	r0, #0
 8006cae:	d13e      	bne.n	8006d2e <VL53L0X_get_pal_range_status+0x17e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8006cb0:	f1ba 0f00 	cmp.w	sl, #0
 8006cb4:	d004      	beq.n	8006cc0 <VL53L0X_get_pal_range_status+0x110>
			SignalRatePerSpad = 0;
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8006cb6:	ea4f 2808 	mov.w	r8, r8, lsl #8
 8006cba:	fbb8 f8fa 	udiv	r8, r8, sl
 8006cbe:	e000      	b.n	8006cc2 <VL53L0X_get_pal_range_status+0x112>
	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
			SignalRatePerSpad = 0;
 8006cc0:	46d0      	mov	r8, sl
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8006cc2:	aa08      	add	r2, sp, #32
 8006cc4:	2103      	movs	r1, #3
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	f7fd ff26 	bl	8004b18 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8006ccc:	9a08      	ldr	r2, [sp, #32]
 8006cce:	b132      	cbz	r2, 8006cde <VL53L0X_get_pal_range_status+0x12e>
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
	uint8_t RangeIgnoreThresholdflag = 0;
 8006cd0:	4590      	cmp	r8, r2
 8006cd2:	bf2c      	ite	cs
 8006cd4:	f04f 0a00 	movcs.w	sl, #0
 8006cd8:	f04f 0a01 	movcc.w	sl, #1
 8006cdc:	e000      	b.n	8006ce0 <VL53L0X_get_pal_range_status+0x130>
 8006cde:	4692      	mov	sl, r2
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ce0:	bb38      	cbnz	r0, 8006d32 <VL53L0X_get_pal_range_status+0x182>
		if (NoneFlag == 1) {
 8006ce2:	9b01      	ldr	r3, [sp, #4]
 8006ce4:	b10b      	cbz	r3, 8006cea <VL53L0X_get_pal_range_status+0x13a>
			*pPalRangeStatus = 255;	 /* NONE */
 8006ce6:	22ff      	movs	r2, #255	; 0xff
 8006ce8:	e003      	b.n	8006cf2 <VL53L0X_get_pal_range_status+0x142>
		} else if (DeviceRangeStatusInternal == 1 ||
 8006cea:	1e7a      	subs	r2, r7, #1
 8006cec:	2a02      	cmp	r2, #2
 8006cee:	d802      	bhi.n	8006cf6 <VL53L0X_get_pal_range_status+0x146>
					DeviceRangeStatusInternal == 2 ||
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8006cf0:	2205      	movs	r2, #5
 8006cf2:	7032      	strb	r2, [r6, #0]
 8006cf4:	e01d      	b.n	8006d32 <VL53L0X_get_pal_range_status+0x182>
		} else if (DeviceRangeStatusInternal == 6 ||
 8006cf6:	2f06      	cmp	r7, #6
 8006cf8:	d001      	beq.n	8006cfe <VL53L0X_get_pal_range_status+0x14e>
 8006cfa:	2f09      	cmp	r7, #9
 8006cfc:	d101      	bne.n	8006d02 <VL53L0X_get_pal_range_status+0x152>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8006cfe:	2204      	movs	r2, #4
 8006d00:	e7f7      	b.n	8006cf2 <VL53L0X_get_pal_range_status+0x142>
		} else if (DeviceRangeStatusInternal == 8 ||
 8006d02:	f009 090d 	and.w	r9, r9, #13
 8006d06:	f1b9 0f08 	cmp.w	r9, #8
 8006d0a:	d002      	beq.n	8006d12 <VL53L0X_get_pal_range_status+0x162>
					DeviceRangeStatusInternal == 10 ||
 8006d0c:	f1bb 0f01 	cmp.w	fp, #1
 8006d10:	d101      	bne.n	8006d16 <VL53L0X_get_pal_range_status+0x166>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8006d12:	2203      	movs	r2, #3
 8006d14:	e7ed      	b.n	8006cf2 <VL53L0X_get_pal_range_status+0x142>
		} else if (DeviceRangeStatusInternal == 4 ||
 8006d16:	2f04      	cmp	r7, #4
 8006d18:	d002      	beq.n	8006d20 <VL53L0X_get_pal_range_status+0x170>
 8006d1a:	f1ba 0f01 	cmp.w	sl, #1
 8006d1e:	d101      	bne.n	8006d24 <VL53L0X_get_pal_range_status+0x174>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8006d20:	2202      	movs	r2, #2
 8006d22:	e7e6      	b.n	8006cf2 <VL53L0X_get_pal_range_status+0x142>
		} else if (SigmaLimitflag == 1) {
 8006d24:	2d01      	cmp	r5, #1
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8006d26:	bf06      	itte	eq
 8006d28:	2201      	moveq	r2, #1
 8006d2a:	7032      	strbeq	r2, [r6, #0]
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8006d2c:	7030      	strbne	r0, [r6, #0]
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
	uint8_t RangeIgnoreThresholdflag = 0;
 8006d2e:	f04f 0a00 	mov.w	sl, #0
			*pPalRangeStatus = 0; /* Range Valid */
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8006d32:	7832      	ldrb	r2, [r6, #0]
 8006d34:	b90a      	cbnz	r2, 8006d3a <VL53L0X_get_pal_range_status+0x18a>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8006d36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006d38:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006d3a:	f10d 020f 	add.w	r2, sp, #15
 8006d3e:	2101      	movs	r1, #1
 8006d40:	4620      	mov	r0, r4
 8006d42:	f7fd fead 	bl	8004aa0 <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8006d46:	bb20      	cbnz	r0, 8006d92 <VL53L0X_get_pal_range_status+0x1e2>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8006d48:	f89d 200e 	ldrb.w	r2, [sp, #14]
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8006d4c:	f89d 3011 	ldrb.w	r3, [sp, #17]
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
			Temp8 = 1;
 8006d50:	2a00      	cmp	r2, #0
 8006d52:	bf08      	it	eq
 8006d54:	2501      	moveq	r5, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8006d56:	2f04      	cmp	r7, #4
				(SignalRateFinalRangeLimitCheckEnable == 0))
			Temp8 = 1;
 8006d58:	bf18      	it	ne
 8006d5a:	f89d 200f 	ldrbne.w	r2, [sp, #15]
	if (Status == VL53L0X_ERROR_NONE) {
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006d5e:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
				(SignalRateFinalRangeLimitCheckEnable == 0))
			Temp8 = 1;
 8006d62:	bf1a      	itte	ne
 8006d64:	fab2 f282 	clzne	r2, r2
 8006d68:	0952      	lsrne	r2, r2, #5
 8006d6a:	2201      	moveq	r2, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006d6c:	f884 202f 	strb.w	r2, [r4, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8006d70:	f89d 2010 	ldrb.w	r2, [sp, #16]
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8006d74:	2a00      	cmp	r2, #0
 8006d76:	bf08      	it	eq
 8006d78:	f04f 0b01 	moveq.w	fp, #1
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	bf08      	it	eq
 8006d80:	f04f 0a01 	moveq.w	sl, #1
					(SignalRefClipflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006d84:	f884 b030 	strb.w	fp, [r4, #48]	; 0x30
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006d88:	f884 a031 	strb.w	sl, [r4, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006d8c:	e001      	b.n	8006d92 <VL53L0X_get_pal_range_status+0x1e2>
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8006d8e:	2500      	movs	r5, #0
 8006d90:	e754      	b.n	8006c3c <VL53L0X_get_pal_range_status+0x8c>
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 8006d92:	b00b      	add	sp, #44	; 0x2c
 8006d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d98 <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8006d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d9a:	460f      	mov	r7, r1
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 8006d9c:	2102      	movs	r1, #2


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8006d9e:	4606      	mov	r6, r0
 8006da0:	4614      	mov	r4, r2
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 8006da2:	f7fe ff3f 	bl	8005c24 <VL53L0X_get_info_from_device>

	if (Status == VL53L0X_ERROR_NONE) {
 8006da6:	4605      	mov	r5, r0
 8006da8:	b970      	cbnz	r0, 8006dc8 <VL53L0X_check_part_used+0x30>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);

	if (ModuleIdInt == 0) {
 8006daa:	f896 30f1 	ldrb.w	r3, [r6, #241]	; 0xf1
 8006dae:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8006db2:	b913      	cbnz	r3, 8006dba <VL53L0X_check_part_used+0x22>
		*Revision = 0;
 8006db4:	703d      	strb	r5, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8006db6:	4905      	ldr	r1, [pc, #20]	; (8006dcc <VL53L0X_check_part_used+0x34>)
 8006db8:	e004      	b.n	8006dc4 <VL53L0X_check_part_used+0x2c>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 8006dba:	f896 30f2 	ldrb.w	r3, [r6, #242]	; 0xf2
 8006dbe:	703b      	strb	r3, [r7, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 8006dc0:	f106 01f3 	add.w	r1, r6, #243	; 0xf3
 8006dc4:	f000 f90f 	bl	8006fe6 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8006dc8:	4628      	mov	r0, r5
 8006dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dcc:	08009e06 	.word	0x08009e06

08006dd0 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8006dd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006dd2:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8006dd4:	460a      	mov	r2, r1
 8006dd6:	f10d 0107 	add.w	r1, sp, #7
}


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8006dda:	4605      	mov	r5, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8006ddc:	f7ff ffdc 	bl	8006d98 <VL53L0X_check_part_used>

	if (Status == VL53L0X_ERROR_NONE) {
 8006de0:	bb60      	cbnz	r0, 8006e3c <VL53L0X_get_device_info+0x6c>
		if (Revision == 0) {
 8006de2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006de6:	b90b      	cbnz	r3, 8006dec <VL53L0X_get_device_info+0x1c>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8006de8:	4915      	ldr	r1, [pc, #84]	; (8006e40 <VL53L0X_get_device_info+0x70>)
 8006dea:	e00a      	b.n	8006e02 <VL53L0X_get_device_info+0x32>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 8006dec:	2b22      	cmp	r3, #34	; 0x22
 8006dee:	d803      	bhi.n	8006df8 <VL53L0X_get_device_info+0x28>
 8006df0:	2b20      	cmp	r3, #32
 8006df2:	d003      	beq.n	8006dfc <VL53L0X_get_device_info+0x2c>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8006df4:	4913      	ldr	r1, [pc, #76]	; (8006e44 <VL53L0X_get_device_info+0x74>)
 8006df6:	e004      	b.n	8006e02 <VL53L0X_get_device_info+0x32>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 8006df8:	2b26      	cmp	r3, #38	; 0x26
 8006dfa:	d801      	bhi.n	8006e00 <VL53L0X_get_device_info+0x30>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8006dfc:	4912      	ldr	r1, [pc, #72]	; (8006e48 <VL53L0X_get_device_info+0x78>)
 8006dfe:	e000      	b.n	8006e02 <VL53L0X_get_device_info+0x32>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8006e00:	4912      	ldr	r1, [pc, #72]	; (8006e4c <VL53L0X_get_device_info+0x7c>)
 8006e02:	4620      	mov	r0, r4
 8006e04:	f000 f8ef 	bl	8006fe6 <strcpy>
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8006e08:	4911      	ldr	r1, [pc, #68]	; (8006e50 <VL53L0X_get_device_info+0x80>)
 8006e0a:	f104 0020 	add.w	r0, r4, #32
 8006e0e:	f000 f8ea 	bl	8006fe6 <strcpy>
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8006e12:	f104 0260 	add.w	r2, r4, #96	; 0x60
 8006e16:	21c0      	movs	r1, #192	; 0xc0
 8006e18:	4628      	mov	r0, r5
 8006e1a:	f000 f878 	bl	8006f0e <VL53L0X_RdByte>
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006e1e:	b968      	cbnz	r0, 8006e3c <VL53L0X_get_device_info+0x6c>
		Status = VL53L0X_RdByte(Dev,
 8006e20:	f10d 0206 	add.w	r2, sp, #6
 8006e24:	21c2      	movs	r1, #194	; 0xc2
 8006e26:	4628      	mov	r0, r5
 8006e28:	f000 f871 	bl	8006f0e <VL53L0X_RdByte>
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 8006e32:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8006e36:	091b      	lsrs	r3, r3, #4
 8006e38:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
					(revision_id & 0xF0) >> 4;
	}

	return Status;
}
 8006e3c:	b003      	add	sp, #12
 8006e3e:	bd30      	pop	{r4, r5, pc}
 8006e40:	08009e07 	.word	0x08009e07
 8006e44:	08009e13 	.word	0x08009e13
 8006e48:	08009e1f 	.word	0x08009e1f
 8006e4c:	08009e2b 	.word	0x08009e2b
 8006e50:	08009e40 	.word	0x08009e40

08006e54 <VL53L0X_WriteMulti>:
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;

    return Status;
}

VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count){
 8006e54:	b510      	push	{r4, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int = 0;
	uint8_t deviceAddress;

    if (count>=VL53L0X_MAX_I2C_XFER_SIZE){
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e56:	2b3f      	cmp	r3, #63	; 0x3f
    }

	deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_write_multi(deviceAddress, index, pdata, count);
	status_int = I2C_write_multi(deviceAddress, index, pdata, count);
 8006e58:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int = 0;
	uint8_t deviceAddress;

    if (count>=VL53L0X_MAX_I2C_XFER_SIZE){
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e5c:	bf94      	ite	ls
 8006e5e:	2400      	movls	r4, #0
 8006e60:	f06f 0403 	mvnhi.w	r4, #3
    }

	deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_write_multi(deviceAddress, index, pdata, count);
	status_int = I2C_write_multi(deviceAddress, index, pdata, count);
 8006e64:	f7fc fa98 	bl	8003398 <I2C_write_multi>

	if (status_int != 0)
 8006e68:	2800      	cmp	r0, #0
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006e6a:	bf0c      	ite	eq
 8006e6c:	4620      	moveq	r0, r4
 8006e6e:	f06f 0013 	mvnne.w	r0, #19
 8006e72:	bd10      	pop	{r4, pc}

08006e74 <VL53L0X_ReadMulti>:

VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count){
 8006e74:	b510      	push	{r4, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
	uint8_t deviceAddress;

    if (count>=VL53L0X_MAX_I2C_XFER_SIZE){
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e76:	2b3f      	cmp	r3, #63	; 0x3f
    }

    deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_read_multi(deviceAddress, index, pdata, count);
	status_int = I2C_read_multi(deviceAddress, index, pdata, count);
 8006e78:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
	uint8_t deviceAddress;

    if (count>=VL53L0X_MAX_I2C_XFER_SIZE){
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e7c:	bf94      	ite	ls
 8006e7e:	2400      	movls	r4, #0
 8006e80:	f06f 0403 	mvnhi.w	r4, #3
    }

    deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_read_multi(deviceAddress, index, pdata, count);
	status_int = I2C_read_multi(deviceAddress, index, pdata, count);
 8006e84:	f7fc fa9a 	bl	80033bc <I2C_read_multi>

	if (status_int != 0)
 8006e88:	2800      	cmp	r0, #0
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006e8a:	bf0c      	ite	eq
 8006e8c:	4620      	moveq	r0, r4
 8006e8e:	f06f 0013 	mvnne.w	r0, #19
 8006e92:	bd10      	pop	{r4, pc}

08006e94 <VL53L0X_WrByte>:


VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data){
 8006e94:	b513      	push	{r0, r1, r4, lr}
 8006e96:	ac02      	add	r4, sp, #8
	uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_write_byte(deviceAddress, index, data);
	status_int = I2C_write_multi(deviceAddress, index, &data, 1);
 8006e98:	2301      	movs	r3, #1

    return Status;
}


VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data){
 8006e9a:	f804 2d01 	strb.w	r2, [r4, #-1]!
	uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_write_byte(deviceAddress, index, data);
	status_int = I2C_write_multi(deviceAddress, index, &data, 1);
 8006e9e:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	f7fc fa78 	bl	8003398 <I2C_write_multi>

	if (status_int != 0)
 8006ea8:	2800      	cmp	r0, #0
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006eaa:	bf14      	ite	ne
 8006eac:	f06f 0013 	mvnne.w	r0, #19
 8006eb0:	2000      	moveq	r0, #0
 8006eb2:	b002      	add	sp, #8
 8006eb4:	bd10      	pop	{r4, pc}

08006eb6 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data){
 8006eb6:	b508      	push	{r3, lr}
	uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;

//	status_int = VL53L0X_write_word(deviceAddress, index, data);
	status_int = I2C_write_word(deviceAddress, index, data);
 8006eb8:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
 8006ebc:	f7fc fa90 	bl	80033e0 <I2C_write_word>

	if (status_int != 0)
 8006ec0:	2800      	cmp	r0, #0
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006ec2:	bf14      	ite	ne
 8006ec4:	f06f 0013 	mvnne.w	r0, #19
 8006ec8:	2000      	moveq	r0, #0
 8006eca:	bd08      	pop	{r3, pc}

08006ecc <VL53L0X_UpdateByte>:
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData){
 8006ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
    uint8_t deviceAddress;
    uint8_t data;

    deviceAddress = Dev->I2cDevAddr;
 8006ece:	f890 415c 	ldrb.w	r4, [r0, #348]	; 0x15c
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData){
 8006ed2:	4617      	mov	r7, r2
 8006ed4:	461e      	mov	r6, r3
    uint8_t data;

    deviceAddress = Dev->I2cDevAddr;

//  status_int = VL53L0X_read_byte(deviceAddress, index, &data);
    status_int = I2C_read_multi(deviceAddress, index, &data, 1);
 8006ed6:	f10d 0207 	add.w	r2, sp, #7
 8006eda:	2301      	movs	r3, #1
 8006edc:	4620      	mov	r0, r4
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData){
 8006ede:	460d      	mov	r5, r1
    uint8_t data;

    deviceAddress = Dev->I2cDevAddr;

//  status_int = VL53L0X_read_byte(deviceAddress, index, &data);
    status_int = I2C_read_multi(deviceAddress, index, &data, 1);
 8006ee0:	f7fc fa6c 	bl	80033bc <I2C_read_multi>

    if (status_int != 0)
 8006ee4:	b110      	cbz	r0, 8006eec <VL53L0X_UpdateByte+0x20>
        data = (data & AndData) | OrData;
//      status_int = VL53L0X_write_byte(deviceAddress, index, data);
    	status_int = I2C_write_multi(deviceAddress, index, &data, 1);

        if (status_int != 0)
            Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8006ee6:	f06f 0013 	mvn.w	r0, #19
 8006eea:	e00e      	b.n	8006f0a <VL53L0X_UpdateByte+0x3e>

    if (status_int != 0)
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    if (Status == VL53L0X_ERROR_NONE) {
        data = (data & AndData) | OrData;
 8006eec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006ef0:	403b      	ands	r3, r7
 8006ef2:	4333      	orrs	r3, r6
 8006ef4:	f88d 3007 	strb.w	r3, [sp, #7]
//      status_int = VL53L0X_write_byte(deviceAddress, index, data);
    	status_int = I2C_write_multi(deviceAddress, index, &data, 1);
 8006ef8:	f10d 0207 	add.w	r2, sp, #7
 8006efc:	2301      	movs	r3, #1
 8006efe:	4629      	mov	r1, r5
 8006f00:	4620      	mov	r0, r4
 8006f02:	f7fc fa49 	bl	8003398 <I2C_write_multi>

        if (status_int != 0)
 8006f06:	2800      	cmp	r0, #0
 8006f08:	d1ed      	bne.n	8006ee6 <VL53L0X_UpdateByte+0x1a>
            Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }

    return Status;
}
 8006f0a:	b003      	add	sp, #12
 8006f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006f0e <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data){
 8006f0e:	b508      	push	{r3, lr}
    uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;

//  status_int = VL53L0X_read_byte(deviceAddress, index, data);
    status_int = I2C_read_multi(deviceAddress, index, data, 1);
 8006f10:	2301      	movs	r3, #1
 8006f12:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
 8006f16:	f7fc fa51 	bl	80033bc <I2C_read_multi>

    if (status_int != 0)
 8006f1a:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006f1c:	bf14      	ite	ne
 8006f1e:	f06f 0013 	mvnne.w	r0, #19
 8006f22:	2000      	moveq	r0, #0
 8006f24:	bd08      	pop	{r3, pc}

08006f26 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data){
 8006f26:	b508      	push	{r3, lr}
    uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;

//  status_int = VL53L0X_read_word(deviceAddress, index, data);
    status_int = I2C_read_word(deviceAddress, index, data);
 8006f28:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
 8006f2c:	f7fc fa70 	bl	8003410 <I2C_read_word>

    if (status_int != 0)
 8006f30:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006f32:	bf14      	ite	ne
 8006f34:	f06f 0013 	mvnne.w	r0, #19
 8006f38:	2000      	moveq	r0, #0
 8006f3a:	bd08      	pop	{r3, pc}

08006f3c <VL53L0X_RdDWord>:

VL53L0X_Error  VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data){
 8006f3c:	b508      	push	{r3, lr}
    uint8_t deviceAddress;

    deviceAddress = Dev->I2cDevAddr;

//  status_int = VL53L0X_read_dword(deviceAddress, index, data);
    status_int = I2C_read_dword(deviceAddress, index, data);
 8006f3e:	f890 015c 	ldrb.w	r0, [r0, #348]	; 0x15c
 8006f42:	f7fc fa81 	bl	8003448 <I2C_read_dword>

    if (status_int != 0)
 8006f46:	2800      	cmp	r0, #0
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;

    return Status;
}
 8006f48:	bf14      	ite	ne
 8006f4a:	f06f 0013 	mvnne.w	r0, #19
 8006f4e:	2000      	moveq	r0, #0
 8006f50:	bd08      	pop	{r3, pc}

08006f52 <VL53L0X_PollingDelay>:

#define VL53L0X_POLLINGDELAY_LOOPNB  250

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev){
 8006f52:	b082      	sub	sp, #8
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
    volatile uint32_t i;

    for(i=0;i<VL53L0X_POLLINGDELAY_LOOPNB;i++){
 8006f54:	2300      	movs	r3, #0
 8006f56:	9301      	str	r3, [sp, #4]
 8006f58:	9b01      	ldr	r3, [sp, #4]
 8006f5a:	2bf9      	cmp	r3, #249	; 0xf9
 8006f5c:	d802      	bhi.n	8006f64 <VL53L0X_PollingDelay+0x12>
 8006f5e:	9b01      	ldr	r3, [sp, #4]
 8006f60:	3301      	adds	r3, #1
 8006f62:	e7f8      	b.n	8006f56 <VL53L0X_PollingDelay+0x4>
        //Do nothing
    }


    return status;
}
 8006f64:	2000      	movs	r0, #0
 8006f66:	b002      	add	sp, #8
 8006f68:	4770      	bx	lr
	...

08006f6c <__libc_init_array>:
 8006f6c:	b570      	push	{r4, r5, r6, lr}
 8006f6e:	4b0e      	ldr	r3, [pc, #56]	; (8006fa8 <__libc_init_array+0x3c>)
 8006f70:	4c0e      	ldr	r4, [pc, #56]	; (8006fac <__libc_init_array+0x40>)
 8006f72:	1ae4      	subs	r4, r4, r3
 8006f74:	10a4      	asrs	r4, r4, #2
 8006f76:	2500      	movs	r5, #0
 8006f78:	461e      	mov	r6, r3
 8006f7a:	42a5      	cmp	r5, r4
 8006f7c:	d004      	beq.n	8006f88 <__libc_init_array+0x1c>
 8006f7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f82:	4798      	blx	r3
 8006f84:	3501      	adds	r5, #1
 8006f86:	e7f8      	b.n	8006f7a <__libc_init_array+0xe>
 8006f88:	f002 ff00 	bl	8009d8c <_init>
 8006f8c:	4c08      	ldr	r4, [pc, #32]	; (8006fb0 <__libc_init_array+0x44>)
 8006f8e:	4b09      	ldr	r3, [pc, #36]	; (8006fb4 <__libc_init_array+0x48>)
 8006f90:	1ae4      	subs	r4, r4, r3
 8006f92:	10a4      	asrs	r4, r4, #2
 8006f94:	2500      	movs	r5, #0
 8006f96:	461e      	mov	r6, r3
 8006f98:	42a5      	cmp	r5, r4
 8006f9a:	d004      	beq.n	8006fa6 <__libc_init_array+0x3a>
 8006f9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006fa0:	4798      	blx	r3
 8006fa2:	3501      	adds	r5, #1
 8006fa4:	e7f8      	b.n	8006f98 <__libc_init_array+0x2c>
 8006fa6:	bd70      	pop	{r4, r5, r6, pc}
 8006fa8:	0800a3ac 	.word	0x0800a3ac
 8006fac:	0800a3ac 	.word	0x0800a3ac
 8006fb0:	0800a3b0 	.word	0x0800a3b0
 8006fb4:	0800a3ac 	.word	0x0800a3ac

08006fb8 <memcmp>:
 8006fb8:	b510      	push	{r4, lr}
 8006fba:	3901      	subs	r1, #1
 8006fbc:	4402      	add	r2, r0
 8006fbe:	4290      	cmp	r0, r2
 8006fc0:	d007      	beq.n	8006fd2 <memcmp+0x1a>
 8006fc2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006fc6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006fca:	42a3      	cmp	r3, r4
 8006fcc:	d0f7      	beq.n	8006fbe <memcmp+0x6>
 8006fce:	1b18      	subs	r0, r3, r4
 8006fd0:	bd10      	pop	{r4, pc}
 8006fd2:	2000      	movs	r0, #0
 8006fd4:	bd10      	pop	{r4, pc}

08006fd6 <memset>:
 8006fd6:	4402      	add	r2, r0
 8006fd8:	4603      	mov	r3, r0
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d002      	beq.n	8006fe4 <memset+0xe>
 8006fde:	f803 1b01 	strb.w	r1, [r3], #1
 8006fe2:	e7fa      	b.n	8006fda <memset+0x4>
 8006fe4:	4770      	bx	lr

08006fe6 <strcpy>:
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fec:	f803 2b01 	strb.w	r2, [r3], #1
 8006ff0:	2a00      	cmp	r2, #0
 8006ff2:	d1f9      	bne.n	8006fe8 <strcpy+0x2>
 8006ff4:	4770      	bx	lr

08006ff6 <_vsprintf_r>:
 8006ff6:	b510      	push	{r4, lr}
 8006ff8:	b09a      	sub	sp, #104	; 0x68
 8006ffa:	f44f 7402 	mov.w	r4, #520	; 0x208
 8006ffe:	9100      	str	r1, [sp, #0]
 8007000:	9104      	str	r1, [sp, #16]
 8007002:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007006:	9102      	str	r1, [sp, #8]
 8007008:	9105      	str	r1, [sp, #20]
 800700a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800700e:	f8ad 100e 	strh.w	r1, [sp, #14]
 8007012:	4669      	mov	r1, sp
 8007014:	f8ad 400c 	strh.w	r4, [sp, #12]
 8007018:	f000 f812 	bl	8007040 <_svfprintf_r>
 800701c:	9b00      	ldr	r3, [sp, #0]
 800701e:	2200      	movs	r2, #0
 8007020:	701a      	strb	r2, [r3, #0]
 8007022:	b01a      	add	sp, #104	; 0x68
 8007024:	bd10      	pop	{r4, pc}
	...

08007028 <vsprintf>:
 8007028:	4613      	mov	r3, r2
 800702a:	460a      	mov	r2, r1
 800702c:	4601      	mov	r1, r0
 800702e:	4802      	ldr	r0, [pc, #8]	; (8007038 <vsprintf+0x10>)
 8007030:	6800      	ldr	r0, [r0, #0]
 8007032:	f7ff bfe0 	b.w	8006ff6 <_vsprintf_r>
 8007036:	bf00      	nop
 8007038:	200003b4 	.word	0x200003b4
 800703c:	00000000 	.word	0x00000000

08007040 <_svfprintf_r>:
 8007040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007044:	b0bd      	sub	sp, #244	; 0xf4
 8007046:	468b      	mov	fp, r1
 8007048:	9205      	str	r2, [sp, #20]
 800704a:	461f      	mov	r7, r3
 800704c:	4682      	mov	sl, r0
 800704e:	f001 fdeb 	bl	8008c28 <_localeconv_r>
 8007052:	6803      	ldr	r3, [r0, #0]
 8007054:	930d      	str	r3, [sp, #52]	; 0x34
 8007056:	4618      	mov	r0, r3
 8007058:	f7f9 f8ba 	bl	80001d0 <strlen>
 800705c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007060:	9008      	str	r0, [sp, #32]
 8007062:	0619      	lsls	r1, r3, #24
 8007064:	d515      	bpl.n	8007092 <_svfprintf_r+0x52>
 8007066:	f8db 3010 	ldr.w	r3, [fp, #16]
 800706a:	b993      	cbnz	r3, 8007092 <_svfprintf_r+0x52>
 800706c:	2140      	movs	r1, #64	; 0x40
 800706e:	4650      	mov	r0, sl
 8007070:	f001 fde6 	bl	8008c40 <_malloc_r>
 8007074:	f8cb 0000 	str.w	r0, [fp]
 8007078:	f8cb 0010 	str.w	r0, [fp, #16]
 800707c:	b930      	cbnz	r0, 800708c <_svfprintf_r+0x4c>
 800707e:	230c      	movs	r3, #12
 8007080:	f8ca 3000 	str.w	r3, [sl]
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	f000 bf95 	b.w	8007fb6 <_svfprintf_r+0xf76>
 800708c:	2340      	movs	r3, #64	; 0x40
 800708e:	f8cb 3014 	str.w	r3, [fp, #20]
 8007092:	ed9f 7b99 	vldr	d7, [pc, #612]	; 80072f8 <_svfprintf_r+0x2b8>
 8007096:	ed8d 7b06 	vstr	d7, [sp, #24]
 800709a:	2300      	movs	r3, #0
 800709c:	ac2c      	add	r4, sp, #176	; 0xb0
 800709e:	941f      	str	r4, [sp, #124]	; 0x7c
 80070a0:	9321      	str	r3, [sp, #132]	; 0x84
 80070a2:	9320      	str	r3, [sp, #128]	; 0x80
 80070a4:	9304      	str	r3, [sp, #16]
 80070a6:	9311      	str	r3, [sp, #68]	; 0x44
 80070a8:	9310      	str	r3, [sp, #64]	; 0x40
 80070aa:	930a      	str	r3, [sp, #40]	; 0x28
 80070ac:	9d05      	ldr	r5, [sp, #20]
 80070ae:	462b      	mov	r3, r5
 80070b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070b4:	b11a      	cbz	r2, 80070be <_svfprintf_r+0x7e>
 80070b6:	2a25      	cmp	r2, #37	; 0x25
 80070b8:	d001      	beq.n	80070be <_svfprintf_r+0x7e>
 80070ba:	461d      	mov	r5, r3
 80070bc:	e7f7      	b.n	80070ae <_svfprintf_r+0x6e>
 80070be:	9b05      	ldr	r3, [sp, #20]
 80070c0:	1aee      	subs	r6, r5, r3
 80070c2:	d017      	beq.n	80070f4 <_svfprintf_r+0xb4>
 80070c4:	e884 0048 	stmia.w	r4, {r3, r6}
 80070c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070ca:	4433      	add	r3, r6
 80070cc:	9321      	str	r3, [sp, #132]	; 0x84
 80070ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80070d0:	3301      	adds	r3, #1
 80070d2:	2b07      	cmp	r3, #7
 80070d4:	9320      	str	r3, [sp, #128]	; 0x80
 80070d6:	dc01      	bgt.n	80070dc <_svfprintf_r+0x9c>
 80070d8:	3408      	adds	r4, #8
 80070da:	e008      	b.n	80070ee <_svfprintf_r+0xae>
 80070dc:	aa1f      	add	r2, sp, #124	; 0x7c
 80070de:	4659      	mov	r1, fp
 80070e0:	4650      	mov	r0, sl
 80070e2:	f002 fac1 	bl	8009668 <__ssprint_r>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f040 862c 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80070ec:	ac2c      	add	r4, sp, #176	; 0xb0
 80070ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070f0:	4433      	add	r3, r6
 80070f2:	930a      	str	r3, [sp, #40]	; 0x28
 80070f4:	782b      	ldrb	r3, [r5, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 861d 	beq.w	8007d36 <_svfprintf_r+0xcf6>
 80070fc:	2200      	movs	r2, #0
 80070fe:	1c6b      	adds	r3, r5, #1
 8007100:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8007104:	4611      	mov	r1, r2
 8007106:	f04f 39ff 	mov.w	r9, #4294967295
 800710a:	9209      	str	r2, [sp, #36]	; 0x24
 800710c:	4615      	mov	r5, r2
 800710e:	200a      	movs	r0, #10
 8007110:	1c5e      	adds	r6, r3, #1
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	9605      	str	r6, [sp, #20]
 8007116:	9302      	str	r3, [sp, #8]
 8007118:	9b02      	ldr	r3, [sp, #8]
 800711a:	3b20      	subs	r3, #32
 800711c:	2b58      	cmp	r3, #88	; 0x58
 800711e:	f200 8263 	bhi.w	80075e8 <_svfprintf_r+0x5a8>
 8007122:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007126:	005c      	.short	0x005c
 8007128:	02610261 	.word	0x02610261
 800712c:	0261006b 	.word	0x0261006b
 8007130:	02610261 	.word	0x02610261
 8007134:	02610261 	.word	0x02610261
 8007138:	006e0261 	.word	0x006e0261
 800713c:	02610059 	.word	0x02610059
 8007140:	007c0079 	.word	0x007c0079
 8007144:	00a30261 	.word	0x00a30261
 8007148:	00a600a6 	.word	0x00a600a6
 800714c:	00a600a6 	.word	0x00a600a6
 8007150:	00a600a6 	.word	0x00a600a6
 8007154:	00a600a6 	.word	0x00a600a6
 8007158:	026100a6 	.word	0x026100a6
 800715c:	02610261 	.word	0x02610261
 8007160:	02610261 	.word	0x02610261
 8007164:	02610261 	.word	0x02610261
 8007168:	02610261 	.word	0x02610261
 800716c:	00d60261 	.word	0x00d60261
 8007170:	0261010b 	.word	0x0261010b
 8007174:	0261010b 	.word	0x0261010b
 8007178:	02610261 	.word	0x02610261
 800717c:	00b90261 	.word	0x00b90261
 8007180:	02610261 	.word	0x02610261
 8007184:	02610152 	.word	0x02610152
 8007188:	02610261 	.word	0x02610261
 800718c:	02610261 	.word	0x02610261
 8007190:	02610199 	.word	0x02610199
 8007194:	00660261 	.word	0x00660261
 8007198:	02610261 	.word	0x02610261
 800719c:	02610261 	.word	0x02610261
 80071a0:	02610261 	.word	0x02610261
 80071a4:	02610261 	.word	0x02610261
 80071a8:	02610261 	.word	0x02610261
 80071ac:	006100cd 	.word	0x006100cd
 80071b0:	010b010b 	.word	0x010b010b
 80071b4:	00bc010b 	.word	0x00bc010b
 80071b8:	02610061 	.word	0x02610061
 80071bc:	00bf0261 	.word	0x00bf0261
 80071c0:	01340261 	.word	0x01340261
 80071c4:	016f0154 	.word	0x016f0154
 80071c8:	026100ca 	.word	0x026100ca
 80071cc:	02610180 	.word	0x02610180
 80071d0:	0261019b 	.word	0x0261019b
 80071d4:	01b30261 	.word	0x01b30261
 80071d8:	2201      	movs	r2, #1
 80071da:	212b      	movs	r1, #43	; 0x2b
 80071dc:	e002      	b.n	80071e4 <_svfprintf_r+0x1a4>
 80071de:	b909      	cbnz	r1, 80071e4 <_svfprintf_r+0x1a4>
 80071e0:	2201      	movs	r2, #1
 80071e2:	2120      	movs	r1, #32
 80071e4:	9b05      	ldr	r3, [sp, #20]
 80071e6:	e793      	b.n	8007110 <_svfprintf_r+0xd0>
 80071e8:	2a00      	cmp	r2, #0
 80071ea:	d077      	beq.n	80072dc <_svfprintf_r+0x29c>
 80071ec:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80071f0:	e074      	b.n	80072dc <_svfprintf_r+0x29c>
 80071f2:	b10a      	cbz	r2, 80071f8 <_svfprintf_r+0x1b8>
 80071f4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80071f8:	4b41      	ldr	r3, [pc, #260]	; (8007300 <_svfprintf_r+0x2c0>)
 80071fa:	e14b      	b.n	8007494 <_svfprintf_r+0x454>
 80071fc:	f045 0501 	orr.w	r5, r5, #1
 8007200:	e7f0      	b.n	80071e4 <_svfprintf_r+0x1a4>
 8007202:	683e      	ldr	r6, [r7, #0]
 8007204:	9609      	str	r6, [sp, #36]	; 0x24
 8007206:	2e00      	cmp	r6, #0
 8007208:	f107 0304 	add.w	r3, r7, #4
 800720c:	db01      	blt.n	8007212 <_svfprintf_r+0x1d2>
 800720e:	461f      	mov	r7, r3
 8007210:	e7e8      	b.n	80071e4 <_svfprintf_r+0x1a4>
 8007212:	4276      	negs	r6, r6
 8007214:	9609      	str	r6, [sp, #36]	; 0x24
 8007216:	461f      	mov	r7, r3
 8007218:	f045 0504 	orr.w	r5, r5, #4
 800721c:	e7e2      	b.n	80071e4 <_svfprintf_r+0x1a4>
 800721e:	9e05      	ldr	r6, [sp, #20]
 8007220:	9b05      	ldr	r3, [sp, #20]
 8007222:	7836      	ldrb	r6, [r6, #0]
 8007224:	9602      	str	r6, [sp, #8]
 8007226:	2e2a      	cmp	r6, #42	; 0x2a
 8007228:	f103 0301 	add.w	r3, r3, #1
 800722c:	d002      	beq.n	8007234 <_svfprintf_r+0x1f4>
 800722e:	f04f 0900 	mov.w	r9, #0
 8007232:	e00a      	b.n	800724a <_svfprintf_r+0x20a>
 8007234:	f8d7 9000 	ldr.w	r9, [r7]
 8007238:	9305      	str	r3, [sp, #20]
 800723a:	1d3e      	adds	r6, r7, #4
 800723c:	f1b9 0f00 	cmp.w	r9, #0
 8007240:	4637      	mov	r7, r6
 8007242:	dacf      	bge.n	80071e4 <_svfprintf_r+0x1a4>
 8007244:	f04f 39ff 	mov.w	r9, #4294967295
 8007248:	e7cc      	b.n	80071e4 <_svfprintf_r+0x1a4>
 800724a:	9305      	str	r3, [sp, #20]
 800724c:	9b02      	ldr	r3, [sp, #8]
 800724e:	3b30      	subs	r3, #48	; 0x30
 8007250:	2b09      	cmp	r3, #9
 8007252:	d808      	bhi.n	8007266 <_svfprintf_r+0x226>
 8007254:	fb00 3909 	mla	r9, r0, r9, r3
 8007258:	9b05      	ldr	r3, [sp, #20]
 800725a:	461e      	mov	r6, r3
 800725c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8007260:	9302      	str	r3, [sp, #8]
 8007262:	4633      	mov	r3, r6
 8007264:	e7f1      	b.n	800724a <_svfprintf_r+0x20a>
 8007266:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 800726a:	e755      	b.n	8007118 <_svfprintf_r+0xd8>
 800726c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8007270:	e7b8      	b.n	80071e4 <_svfprintf_r+0x1a4>
 8007272:	2300      	movs	r3, #0
 8007274:	9309      	str	r3, [sp, #36]	; 0x24
 8007276:	9b02      	ldr	r3, [sp, #8]
 8007278:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800727a:	3b30      	subs	r3, #48	; 0x30
 800727c:	fb00 3306 	mla	r3, r0, r6, r3
 8007280:	9309      	str	r3, [sp, #36]	; 0x24
 8007282:	9b05      	ldr	r3, [sp, #20]
 8007284:	461e      	mov	r6, r3
 8007286:	f816 3b01 	ldrb.w	r3, [r6], #1
 800728a:	9302      	str	r3, [sp, #8]
 800728c:	9b02      	ldr	r3, [sp, #8]
 800728e:	9605      	str	r6, [sp, #20]
 8007290:	3b30      	subs	r3, #48	; 0x30
 8007292:	2b09      	cmp	r3, #9
 8007294:	d9ef      	bls.n	8007276 <_svfprintf_r+0x236>
 8007296:	e73f      	b.n	8007118 <_svfprintf_r+0xd8>
 8007298:	f045 0508 	orr.w	r5, r5, #8
 800729c:	e7a2      	b.n	80071e4 <_svfprintf_r+0x1a4>
 800729e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80072a2:	e79f      	b.n	80071e4 <_svfprintf_r+0x1a4>
 80072a4:	9b05      	ldr	r3, [sp, #20]
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	2b6c      	cmp	r3, #108	; 0x6c
 80072aa:	d103      	bne.n	80072b4 <_svfprintf_r+0x274>
 80072ac:	9b05      	ldr	r3, [sp, #20]
 80072ae:	3301      	adds	r3, #1
 80072b0:	9305      	str	r3, [sp, #20]
 80072b2:	e002      	b.n	80072ba <_svfprintf_r+0x27a>
 80072b4:	f045 0510 	orr.w	r5, r5, #16
 80072b8:	e794      	b.n	80071e4 <_svfprintf_r+0x1a4>
 80072ba:	f045 0520 	orr.w	r5, r5, #32
 80072be:	e791      	b.n	80071e4 <_svfprintf_r+0x1a4>
 80072c0:	1d3b      	adds	r3, r7, #4
 80072c2:	9303      	str	r3, [sp, #12]
 80072c4:	2600      	movs	r6, #0
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80072cc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80072d0:	e199      	b.n	8007606 <_svfprintf_r+0x5c6>
 80072d2:	b10a      	cbz	r2, 80072d8 <_svfprintf_r+0x298>
 80072d4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80072d8:	f045 0510 	orr.w	r5, r5, #16
 80072dc:	06aa      	lsls	r2, r5, #26
 80072de:	d511      	bpl.n	8007304 <_svfprintf_r+0x2c4>
 80072e0:	3707      	adds	r7, #7
 80072e2:	f027 0707 	bic.w	r7, r7, #7
 80072e6:	f107 0308 	add.w	r3, r7, #8
 80072ea:	9303      	str	r3, [sp, #12]
 80072ec:	e9d7 6700 	ldrd	r6, r7, [r7]
 80072f0:	e017      	b.n	8007322 <_svfprintf_r+0x2e2>
 80072f2:	bf00      	nop
 80072f4:	f3af 8000 	nop.w
	...
 8007300:	0800a25e 	.word	0x0800a25e
 8007304:	f015 0f10 	tst.w	r5, #16
 8007308:	f107 0304 	add.w	r3, r7, #4
 800730c:	d002      	beq.n	8007314 <_svfprintf_r+0x2d4>
 800730e:	9303      	str	r3, [sp, #12]
 8007310:	683e      	ldr	r6, [r7, #0]
 8007312:	e005      	b.n	8007320 <_svfprintf_r+0x2e0>
 8007314:	683e      	ldr	r6, [r7, #0]
 8007316:	9303      	str	r3, [sp, #12]
 8007318:	f015 0f40 	tst.w	r5, #64	; 0x40
 800731c:	bf18      	it	ne
 800731e:	b236      	sxthne	r6, r6
 8007320:	17f7      	asrs	r7, r6, #31
 8007322:	2e00      	cmp	r6, #0
 8007324:	f177 0300 	sbcs.w	r3, r7, #0
 8007328:	f280 80de 	bge.w	80074e8 <_svfprintf_r+0x4a8>
 800732c:	4276      	negs	r6, r6
 800732e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8007332:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007336:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800733a:	e0d5      	b.n	80074e8 <_svfprintf_r+0x4a8>
 800733c:	b10a      	cbz	r2, 8007342 <_svfprintf_r+0x302>
 800733e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8007342:	3707      	adds	r7, #7
 8007344:	f027 0707 	bic.w	r7, r7, #7
 8007348:	f107 0308 	add.w	r3, r7, #8
 800734c:	9303      	str	r3, [sp, #12]
 800734e:	ed97 7b00 	vldr	d7, [r7]
 8007352:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007356:	9b06      	ldr	r3, [sp, #24]
 8007358:	9312      	str	r3, [sp, #72]	; 0x48
 800735a:	9b07      	ldr	r3, [sp, #28]
 800735c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007360:	9313      	str	r3, [sp, #76]	; 0x4c
 8007362:	f04f 32ff 	mov.w	r2, #4294967295
 8007366:	4bab      	ldr	r3, [pc, #684]	; (8007614 <_svfprintf_r+0x5d4>)
 8007368:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800736c:	f7f9 fbda 	bl	8000b24 <__aeabi_dcmpun>
 8007370:	2800      	cmp	r0, #0
 8007372:	f040 84f1 	bne.w	8007d58 <_svfprintf_r+0xd18>
 8007376:	f04f 32ff 	mov.w	r2, #4294967295
 800737a:	4ba6      	ldr	r3, [pc, #664]	; (8007614 <_svfprintf_r+0x5d4>)
 800737c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8007380:	f7f9 fbb2 	bl	8000ae8 <__aeabi_dcmple>
 8007384:	2800      	cmp	r0, #0
 8007386:	f040 84e7 	bne.w	8007d58 <_svfprintf_r+0xd18>
 800738a:	f000 bdfd 	b.w	8007f88 <_svfprintf_r+0xf48>
 800738e:	b10a      	cbz	r2, 8007394 <_svfprintf_r+0x354>
 8007390:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8007394:	f015 0f20 	tst.w	r5, #32
 8007398:	f107 0304 	add.w	r3, r7, #4
 800739c:	d007      	beq.n	80073ae <_svfprintf_r+0x36e>
 800739e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073a0:	683a      	ldr	r2, [r7, #0]
 80073a2:	17ce      	asrs	r6, r1, #31
 80073a4:	4608      	mov	r0, r1
 80073a6:	4631      	mov	r1, r6
 80073a8:	e9c2 0100 	strd	r0, r1, [r2]
 80073ac:	e00b      	b.n	80073c6 <_svfprintf_r+0x386>
 80073ae:	06e9      	lsls	r1, r5, #27
 80073b0:	d406      	bmi.n	80073c0 <_svfprintf_r+0x380>
 80073b2:	066a      	lsls	r2, r5, #25
 80073b4:	d504      	bpl.n	80073c0 <_svfprintf_r+0x380>
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80073bc:	8011      	strh	r1, [r2, #0]
 80073be:	e002      	b.n	80073c6 <_svfprintf_r+0x386>
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073c4:	6011      	str	r1, [r2, #0]
 80073c6:	461f      	mov	r7, r3
 80073c8:	e670      	b.n	80070ac <_svfprintf_r+0x6c>
 80073ca:	f045 0510 	orr.w	r5, r5, #16
 80073ce:	f015 0320 	ands.w	r3, r5, #32
 80073d2:	d009      	beq.n	80073e8 <_svfprintf_r+0x3a8>
 80073d4:	3707      	adds	r7, #7
 80073d6:	f027 0707 	bic.w	r7, r7, #7
 80073da:	f107 0308 	add.w	r3, r7, #8
 80073de:	e9d7 6700 	ldrd	r6, r7, [r7]
 80073e2:	9303      	str	r3, [sp, #12]
 80073e4:	2300      	movs	r3, #0
 80073e6:	e07b      	b.n	80074e0 <_svfprintf_r+0x4a0>
 80073e8:	1d3a      	adds	r2, r7, #4
 80073ea:	f015 0110 	ands.w	r1, r5, #16
 80073ee:	9203      	str	r2, [sp, #12]
 80073f0:	d105      	bne.n	80073fe <_svfprintf_r+0x3be>
 80073f2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80073f6:	d002      	beq.n	80073fe <_svfprintf_r+0x3be>
 80073f8:	883e      	ldrh	r6, [r7, #0]
 80073fa:	2700      	movs	r7, #0
 80073fc:	e7f2      	b.n	80073e4 <_svfprintf_r+0x3a4>
 80073fe:	683e      	ldr	r6, [r7, #0]
 8007400:	2700      	movs	r7, #0
 8007402:	e06d      	b.n	80074e0 <_svfprintf_r+0x4a0>
 8007404:	1d3b      	adds	r3, r7, #4
 8007406:	9303      	str	r3, [sp, #12]
 8007408:	2330      	movs	r3, #48	; 0x30
 800740a:	2278      	movs	r2, #120	; 0x78
 800740c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007410:	4b81      	ldr	r3, [pc, #516]	; (8007618 <_svfprintf_r+0x5d8>)
 8007412:	683e      	ldr	r6, [r7, #0]
 8007414:	9311      	str	r3, [sp, #68]	; 0x44
 8007416:	2700      	movs	r7, #0
 8007418:	f045 0502 	orr.w	r5, r5, #2
 800741c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8007420:	2302      	movs	r3, #2
 8007422:	9202      	str	r2, [sp, #8]
 8007424:	e05c      	b.n	80074e0 <_svfprintf_r+0x4a0>
 8007426:	2600      	movs	r6, #0
 8007428:	1d3b      	adds	r3, r7, #4
 800742a:	45b1      	cmp	r9, r6
 800742c:	9303      	str	r3, [sp, #12]
 800742e:	f8d7 8000 	ldr.w	r8, [r7]
 8007432:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8007436:	db0a      	blt.n	800744e <_svfprintf_r+0x40e>
 8007438:	464a      	mov	r2, r9
 800743a:	4631      	mov	r1, r6
 800743c:	4640      	mov	r0, r8
 800743e:	f7f8 fecf 	bl	80001e0 <memchr>
 8007442:	2800      	cmp	r0, #0
 8007444:	f000 80ea 	beq.w	800761c <_svfprintf_r+0x5dc>
 8007448:	ebc8 0900 	rsb	r9, r8, r0
 800744c:	e0e7      	b.n	800761e <_svfprintf_r+0x5de>
 800744e:	4640      	mov	r0, r8
 8007450:	f7f8 febe 	bl	80001d0 <strlen>
 8007454:	4681      	mov	r9, r0
 8007456:	e0e2      	b.n	800761e <_svfprintf_r+0x5de>
 8007458:	f045 0510 	orr.w	r5, r5, #16
 800745c:	06ae      	lsls	r6, r5, #26
 800745e:	d508      	bpl.n	8007472 <_svfprintf_r+0x432>
 8007460:	3707      	adds	r7, #7
 8007462:	f027 0707 	bic.w	r7, r7, #7
 8007466:	f107 0308 	add.w	r3, r7, #8
 800746a:	9303      	str	r3, [sp, #12]
 800746c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007470:	e00a      	b.n	8007488 <_svfprintf_r+0x448>
 8007472:	1d3b      	adds	r3, r7, #4
 8007474:	f015 0f10 	tst.w	r5, #16
 8007478:	9303      	str	r3, [sp, #12]
 800747a:	d103      	bne.n	8007484 <_svfprintf_r+0x444>
 800747c:	0668      	lsls	r0, r5, #25
 800747e:	d501      	bpl.n	8007484 <_svfprintf_r+0x444>
 8007480:	883e      	ldrh	r6, [r7, #0]
 8007482:	e000      	b.n	8007486 <_svfprintf_r+0x446>
 8007484:	683e      	ldr	r6, [r7, #0]
 8007486:	2700      	movs	r7, #0
 8007488:	2301      	movs	r3, #1
 800748a:	e029      	b.n	80074e0 <_svfprintf_r+0x4a0>
 800748c:	b10a      	cbz	r2, 8007492 <_svfprintf_r+0x452>
 800748e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8007492:	4b61      	ldr	r3, [pc, #388]	; (8007618 <_svfprintf_r+0x5d8>)
 8007494:	9311      	str	r3, [sp, #68]	; 0x44
 8007496:	06a9      	lsls	r1, r5, #26
 8007498:	d508      	bpl.n	80074ac <_svfprintf_r+0x46c>
 800749a:	3707      	adds	r7, #7
 800749c:	f027 0707 	bic.w	r7, r7, #7
 80074a0:	f107 0308 	add.w	r3, r7, #8
 80074a4:	9303      	str	r3, [sp, #12]
 80074a6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80074aa:	e00a      	b.n	80074c2 <_svfprintf_r+0x482>
 80074ac:	1d3b      	adds	r3, r7, #4
 80074ae:	f015 0f10 	tst.w	r5, #16
 80074b2:	9303      	str	r3, [sp, #12]
 80074b4:	d103      	bne.n	80074be <_svfprintf_r+0x47e>
 80074b6:	066a      	lsls	r2, r5, #25
 80074b8:	d501      	bpl.n	80074be <_svfprintf_r+0x47e>
 80074ba:	883e      	ldrh	r6, [r7, #0]
 80074bc:	e000      	b.n	80074c0 <_svfprintf_r+0x480>
 80074be:	683e      	ldr	r6, [r7, #0]
 80074c0:	2700      	movs	r7, #0
 80074c2:	07eb      	lsls	r3, r5, #31
 80074c4:	d50b      	bpl.n	80074de <_svfprintf_r+0x49e>
 80074c6:	ea56 0307 	orrs.w	r3, r6, r7
 80074ca:	d008      	beq.n	80074de <_svfprintf_r+0x49e>
 80074cc:	2330      	movs	r3, #48	; 0x30
 80074ce:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80074d2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80074d6:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80074da:	f045 0502 	orr.w	r5, r5, #2
 80074de:	2302      	movs	r3, #2
 80074e0:	2200      	movs	r2, #0
 80074e2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80074e6:	e000      	b.n	80074ea <_svfprintf_r+0x4aa>
 80074e8:	2301      	movs	r3, #1
 80074ea:	f1b9 0f00 	cmp.w	r9, #0
 80074ee:	f2c0 855c 	blt.w	8007faa <_svfprintf_r+0xf6a>
 80074f2:	ea56 0207 	orrs.w	r2, r6, r7
 80074f6:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 80074fa:	d103      	bne.n	8007504 <_svfprintf_r+0x4c4>
 80074fc:	f1b9 0f00 	cmp.w	r9, #0
 8007500:	d05f      	beq.n	80075c2 <_svfprintf_r+0x582>
 8007502:	e006      	b.n	8007512 <_svfprintf_r+0x4d2>
 8007504:	460d      	mov	r5, r1
 8007506:	2b01      	cmp	r3, #1
 8007508:	d025      	beq.n	8007556 <_svfprintf_r+0x516>
 800750a:	2b02      	cmp	r3, #2
 800750c:	d046      	beq.n	800759c <_svfprintf_r+0x55c>
 800750e:	4629      	mov	r1, r5
 8007510:	e007      	b.n	8007522 <_svfprintf_r+0x4e2>
 8007512:	460d      	mov	r5, r1
 8007514:	2b01      	cmp	r3, #1
 8007516:	d022      	beq.n	800755e <_svfprintf_r+0x51e>
 8007518:	2b02      	cmp	r3, #2
 800751a:	d03d      	beq.n	8007598 <_svfprintf_r+0x558>
 800751c:	4629      	mov	r1, r5
 800751e:	2600      	movs	r6, #0
 8007520:	2700      	movs	r7, #0
 8007522:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8007526:	08f2      	lsrs	r2, r6, #3
 8007528:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800752c:	08f8      	lsrs	r0, r7, #3
 800752e:	f006 0307 	and.w	r3, r6, #7
 8007532:	4607      	mov	r7, r0
 8007534:	4616      	mov	r6, r2
 8007536:	3330      	adds	r3, #48	; 0x30
 8007538:	ea56 0207 	orrs.w	r2, r6, r7
 800753c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8007540:	d1f1      	bne.n	8007526 <_svfprintf_r+0x4e6>
 8007542:	07e8      	lsls	r0, r5, #31
 8007544:	d548      	bpl.n	80075d8 <_svfprintf_r+0x598>
 8007546:	2b30      	cmp	r3, #48	; 0x30
 8007548:	d046      	beq.n	80075d8 <_svfprintf_r+0x598>
 800754a:	2330      	movs	r3, #48	; 0x30
 800754c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8007550:	f108 38ff 	add.w	r8, r8, #4294967295
 8007554:	e040      	b.n	80075d8 <_svfprintf_r+0x598>
 8007556:	2f00      	cmp	r7, #0
 8007558:	bf08      	it	eq
 800755a:	2e0a      	cmpeq	r6, #10
 800755c:	d205      	bcs.n	800756a <_svfprintf_r+0x52a>
 800755e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8007562:	3630      	adds	r6, #48	; 0x30
 8007564:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8007568:	e029      	b.n	80075be <_svfprintf_r+0x57e>
 800756a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800756e:	4630      	mov	r0, r6
 8007570:	4639      	mov	r1, r7
 8007572:	220a      	movs	r2, #10
 8007574:	2300      	movs	r3, #0
 8007576:	f7f9 fb13 	bl	8000ba0 <__aeabi_uldivmod>
 800757a:	3230      	adds	r2, #48	; 0x30
 800757c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8007580:	2300      	movs	r3, #0
 8007582:	4630      	mov	r0, r6
 8007584:	4639      	mov	r1, r7
 8007586:	220a      	movs	r2, #10
 8007588:	f7f9 fb0a 	bl	8000ba0 <__aeabi_uldivmod>
 800758c:	4606      	mov	r6, r0
 800758e:	460f      	mov	r7, r1
 8007590:	ea56 0307 	orrs.w	r3, r6, r7
 8007594:	d1eb      	bne.n	800756e <_svfprintf_r+0x52e>
 8007596:	e012      	b.n	80075be <_svfprintf_r+0x57e>
 8007598:	2600      	movs	r6, #0
 800759a:	2700      	movs	r7, #0
 800759c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80075a0:	f006 030f 	and.w	r3, r6, #15
 80075a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075a6:	5cd3      	ldrb	r3, [r2, r3]
 80075a8:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80075ac:	0933      	lsrs	r3, r6, #4
 80075ae:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80075b2:	093a      	lsrs	r2, r7, #4
 80075b4:	461e      	mov	r6, r3
 80075b6:	4617      	mov	r7, r2
 80075b8:	ea56 0307 	orrs.w	r3, r6, r7
 80075bc:	d1f0      	bne.n	80075a0 <_svfprintf_r+0x560>
 80075be:	4629      	mov	r1, r5
 80075c0:	e00a      	b.n	80075d8 <_svfprintf_r+0x598>
 80075c2:	b93b      	cbnz	r3, 80075d4 <_svfprintf_r+0x594>
 80075c4:	07ea      	lsls	r2, r5, #31
 80075c6:	d505      	bpl.n	80075d4 <_svfprintf_r+0x594>
 80075c8:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80075cc:	2330      	movs	r3, #48	; 0x30
 80075ce:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80075d2:	e001      	b.n	80075d8 <_svfprintf_r+0x598>
 80075d4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80075d8:	464e      	mov	r6, r9
 80075da:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80075de:	ebc8 0909 	rsb	r9, r8, r9
 80075e2:	460d      	mov	r5, r1
 80075e4:	2700      	movs	r7, #0
 80075e6:	e01b      	b.n	8007620 <_svfprintf_r+0x5e0>
 80075e8:	b10a      	cbz	r2, 80075ee <_svfprintf_r+0x5ae>
 80075ea:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80075ee:	9b02      	ldr	r3, [sp, #8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 83a0 	beq.w	8007d36 <_svfprintf_r+0xcf6>
 80075f6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80075fa:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80075fe:	2600      	movs	r6, #0
 8007600:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8007604:	9703      	str	r7, [sp, #12]
 8007606:	f04f 0901 	mov.w	r9, #1
 800760a:	4637      	mov	r7, r6
 800760c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007610:	e006      	b.n	8007620 <_svfprintf_r+0x5e0>
 8007612:	bf00      	nop
 8007614:	7fefffff 	.word	0x7fefffff
 8007618:	0800a26f 	.word	0x0800a26f
 800761c:	4606      	mov	r6, r0
 800761e:	4637      	mov	r7, r6
 8007620:	454e      	cmp	r6, r9
 8007622:	4633      	mov	r3, r6
 8007624:	bfb8      	it	lt
 8007626:	464b      	movlt	r3, r9
 8007628:	930b      	str	r3, [sp, #44]	; 0x2c
 800762a:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800762e:	b113      	cbz	r3, 8007636 <_svfprintf_r+0x5f6>
 8007630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007632:	3301      	adds	r3, #1
 8007634:	930b      	str	r3, [sp, #44]	; 0x2c
 8007636:	f015 0302 	ands.w	r3, r5, #2
 800763a:	9314      	str	r3, [sp, #80]	; 0x50
 800763c:	bf1e      	ittt	ne
 800763e:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8007640:	3302      	addne	r3, #2
 8007642:	930b      	strne	r3, [sp, #44]	; 0x2c
 8007644:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8007648:	9315      	str	r3, [sp, #84]	; 0x54
 800764a:	d139      	bne.n	80076c0 <_svfprintf_r+0x680>
 800764c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800764e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007650:	1a9b      	subs	r3, r3, r2
 8007652:	2b00      	cmp	r3, #0
 8007654:	930c      	str	r3, [sp, #48]	; 0x30
 8007656:	dd33      	ble.n	80076c0 <_svfprintf_r+0x680>
 8007658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800765a:	2b10      	cmp	r3, #16
 800765c:	4ba6      	ldr	r3, [pc, #664]	; (80078f8 <_svfprintf_r+0x8b8>)
 800765e:	6023      	str	r3, [r4, #0]
 8007660:	dd18      	ble.n	8007694 <_svfprintf_r+0x654>
 8007662:	2310      	movs	r3, #16
 8007664:	6063      	str	r3, [r4, #4]
 8007666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007668:	3310      	adds	r3, #16
 800766a:	9321      	str	r3, [sp, #132]	; 0x84
 800766c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800766e:	3301      	adds	r3, #1
 8007670:	2b07      	cmp	r3, #7
 8007672:	9320      	str	r3, [sp, #128]	; 0x80
 8007674:	dc01      	bgt.n	800767a <_svfprintf_r+0x63a>
 8007676:	3408      	adds	r4, #8
 8007678:	e008      	b.n	800768c <_svfprintf_r+0x64c>
 800767a:	aa1f      	add	r2, sp, #124	; 0x7c
 800767c:	4659      	mov	r1, fp
 800767e:	4650      	mov	r0, sl
 8007680:	f001 fff2 	bl	8009668 <__ssprint_r>
 8007684:	2800      	cmp	r0, #0
 8007686:	f040 835d 	bne.w	8007d44 <_svfprintf_r+0xd04>
 800768a:	ac2c      	add	r4, sp, #176	; 0xb0
 800768c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800768e:	3b10      	subs	r3, #16
 8007690:	930c      	str	r3, [sp, #48]	; 0x30
 8007692:	e7e1      	b.n	8007658 <_svfprintf_r+0x618>
 8007694:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007696:	6063      	str	r3, [r4, #4]
 8007698:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800769a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800769c:	4413      	add	r3, r2
 800769e:	9321      	str	r3, [sp, #132]	; 0x84
 80076a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80076a2:	3301      	adds	r3, #1
 80076a4:	2b07      	cmp	r3, #7
 80076a6:	9320      	str	r3, [sp, #128]	; 0x80
 80076a8:	dc01      	bgt.n	80076ae <_svfprintf_r+0x66e>
 80076aa:	3408      	adds	r4, #8
 80076ac:	e008      	b.n	80076c0 <_svfprintf_r+0x680>
 80076ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80076b0:	4659      	mov	r1, fp
 80076b2:	4650      	mov	r0, sl
 80076b4:	f001 ffd8 	bl	8009668 <__ssprint_r>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	f040 8343 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80076be:	ac2c      	add	r4, sp, #176	; 0xb0
 80076c0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80076c4:	b1bb      	cbz	r3, 80076f6 <_svfprintf_r+0x6b6>
 80076c6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80076ca:	6023      	str	r3, [r4, #0]
 80076cc:	2301      	movs	r3, #1
 80076ce:	6063      	str	r3, [r4, #4]
 80076d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076d2:	3301      	adds	r3, #1
 80076d4:	9321      	str	r3, [sp, #132]	; 0x84
 80076d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80076d8:	3301      	adds	r3, #1
 80076da:	2b07      	cmp	r3, #7
 80076dc:	9320      	str	r3, [sp, #128]	; 0x80
 80076de:	dc01      	bgt.n	80076e4 <_svfprintf_r+0x6a4>
 80076e0:	3408      	adds	r4, #8
 80076e2:	e008      	b.n	80076f6 <_svfprintf_r+0x6b6>
 80076e4:	aa1f      	add	r2, sp, #124	; 0x7c
 80076e6:	4659      	mov	r1, fp
 80076e8:	4650      	mov	r0, sl
 80076ea:	f001 ffbd 	bl	8009668 <__ssprint_r>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	f040 8328 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80076f4:	ac2c      	add	r4, sp, #176	; 0xb0
 80076f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076f8:	b1b3      	cbz	r3, 8007728 <_svfprintf_r+0x6e8>
 80076fa:	ab18      	add	r3, sp, #96	; 0x60
 80076fc:	6023      	str	r3, [r4, #0]
 80076fe:	2302      	movs	r3, #2
 8007700:	6063      	str	r3, [r4, #4]
 8007702:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007704:	3302      	adds	r3, #2
 8007706:	9321      	str	r3, [sp, #132]	; 0x84
 8007708:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800770a:	3301      	adds	r3, #1
 800770c:	2b07      	cmp	r3, #7
 800770e:	9320      	str	r3, [sp, #128]	; 0x80
 8007710:	dc01      	bgt.n	8007716 <_svfprintf_r+0x6d6>
 8007712:	3408      	adds	r4, #8
 8007714:	e008      	b.n	8007728 <_svfprintf_r+0x6e8>
 8007716:	aa1f      	add	r2, sp, #124	; 0x7c
 8007718:	4659      	mov	r1, fp
 800771a:	4650      	mov	r0, sl
 800771c:	f001 ffa4 	bl	8009668 <__ssprint_r>
 8007720:	2800      	cmp	r0, #0
 8007722:	f040 830f 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007726:	ac2c      	add	r4, sp, #176	; 0xb0
 8007728:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800772a:	2b80      	cmp	r3, #128	; 0x80
 800772c:	d135      	bne.n	800779a <_svfprintf_r+0x75a>
 800772e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007730:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007732:	1a9b      	subs	r3, r3, r2
 8007734:	2b00      	cmp	r3, #0
 8007736:	dd30      	ble.n	800779a <_svfprintf_r+0x75a>
 8007738:	4a70      	ldr	r2, [pc, #448]	; (80078fc <_svfprintf_r+0x8bc>)
 800773a:	6022      	str	r2, [r4, #0]
 800773c:	2b10      	cmp	r3, #16
 800773e:	dd18      	ble.n	8007772 <_svfprintf_r+0x732>
 8007740:	2210      	movs	r2, #16
 8007742:	6062      	str	r2, [r4, #4]
 8007744:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007746:	3210      	adds	r2, #16
 8007748:	9221      	str	r2, [sp, #132]	; 0x84
 800774a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800774c:	3201      	adds	r2, #1
 800774e:	2a07      	cmp	r2, #7
 8007750:	9220      	str	r2, [sp, #128]	; 0x80
 8007752:	dc01      	bgt.n	8007758 <_svfprintf_r+0x718>
 8007754:	3408      	adds	r4, #8
 8007756:	e00a      	b.n	800776e <_svfprintf_r+0x72e>
 8007758:	aa1f      	add	r2, sp, #124	; 0x7c
 800775a:	4659      	mov	r1, fp
 800775c:	4650      	mov	r0, sl
 800775e:	930c      	str	r3, [sp, #48]	; 0x30
 8007760:	f001 ff82 	bl	8009668 <__ssprint_r>
 8007764:	2800      	cmp	r0, #0
 8007766:	f040 82ed 	bne.w	8007d44 <_svfprintf_r+0xd04>
 800776a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800776c:	ac2c      	add	r4, sp, #176	; 0xb0
 800776e:	3b10      	subs	r3, #16
 8007770:	e7e2      	b.n	8007738 <_svfprintf_r+0x6f8>
 8007772:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007774:	6063      	str	r3, [r4, #4]
 8007776:	4413      	add	r3, r2
 8007778:	9321      	str	r3, [sp, #132]	; 0x84
 800777a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800777c:	3301      	adds	r3, #1
 800777e:	2b07      	cmp	r3, #7
 8007780:	9320      	str	r3, [sp, #128]	; 0x80
 8007782:	dc01      	bgt.n	8007788 <_svfprintf_r+0x748>
 8007784:	3408      	adds	r4, #8
 8007786:	e008      	b.n	800779a <_svfprintf_r+0x75a>
 8007788:	aa1f      	add	r2, sp, #124	; 0x7c
 800778a:	4659      	mov	r1, fp
 800778c:	4650      	mov	r0, sl
 800778e:	f001 ff6b 	bl	8009668 <__ssprint_r>
 8007792:	2800      	cmp	r0, #0
 8007794:	f040 82d6 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007798:	ac2c      	add	r4, sp, #176	; 0xb0
 800779a:	ebc9 0606 	rsb	r6, r9, r6
 800779e:	2e00      	cmp	r6, #0
 80077a0:	dd2e      	ble.n	8007800 <_svfprintf_r+0x7c0>
 80077a2:	4b56      	ldr	r3, [pc, #344]	; (80078fc <_svfprintf_r+0x8bc>)
 80077a4:	6023      	str	r3, [r4, #0]
 80077a6:	2e10      	cmp	r6, #16
 80077a8:	dd16      	ble.n	80077d8 <_svfprintf_r+0x798>
 80077aa:	2310      	movs	r3, #16
 80077ac:	6063      	str	r3, [r4, #4]
 80077ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077b0:	3310      	adds	r3, #16
 80077b2:	9321      	str	r3, [sp, #132]	; 0x84
 80077b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80077b6:	3301      	adds	r3, #1
 80077b8:	2b07      	cmp	r3, #7
 80077ba:	9320      	str	r3, [sp, #128]	; 0x80
 80077bc:	dc01      	bgt.n	80077c2 <_svfprintf_r+0x782>
 80077be:	3408      	adds	r4, #8
 80077c0:	e008      	b.n	80077d4 <_svfprintf_r+0x794>
 80077c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80077c4:	4659      	mov	r1, fp
 80077c6:	4650      	mov	r0, sl
 80077c8:	f001 ff4e 	bl	8009668 <__ssprint_r>
 80077cc:	2800      	cmp	r0, #0
 80077ce:	f040 82b9 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80077d2:	ac2c      	add	r4, sp, #176	; 0xb0
 80077d4:	3e10      	subs	r6, #16
 80077d6:	e7e4      	b.n	80077a2 <_svfprintf_r+0x762>
 80077d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80077da:	9821      	ldr	r0, [sp, #132]	; 0x84
 80077dc:	6066      	str	r6, [r4, #4]
 80077de:	3301      	adds	r3, #1
 80077e0:	4406      	add	r6, r0
 80077e2:	2b07      	cmp	r3, #7
 80077e4:	9621      	str	r6, [sp, #132]	; 0x84
 80077e6:	9320      	str	r3, [sp, #128]	; 0x80
 80077e8:	dc01      	bgt.n	80077ee <_svfprintf_r+0x7ae>
 80077ea:	3408      	adds	r4, #8
 80077ec:	e008      	b.n	8007800 <_svfprintf_r+0x7c0>
 80077ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80077f0:	4659      	mov	r1, fp
 80077f2:	4650      	mov	r0, sl
 80077f4:	f001 ff38 	bl	8009668 <__ssprint_r>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	f040 82a3 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80077fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8007800:	05eb      	lsls	r3, r5, #23
 8007802:	d414      	bmi.n	800782e <_svfprintf_r+0x7ee>
 8007804:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007806:	e884 0300 	stmia.w	r4, {r8, r9}
 800780a:	444b      	add	r3, r9
 800780c:	9321      	str	r3, [sp, #132]	; 0x84
 800780e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007810:	3301      	adds	r3, #1
 8007812:	2b07      	cmp	r3, #7
 8007814:	9320      	str	r3, [sp, #128]	; 0x80
 8007816:	f340 8244 	ble.w	8007ca2 <_svfprintf_r+0xc62>
 800781a:	aa1f      	add	r2, sp, #124	; 0x7c
 800781c:	4659      	mov	r1, fp
 800781e:	4650      	mov	r0, sl
 8007820:	f001 ff22 	bl	8009668 <__ssprint_r>
 8007824:	2800      	cmp	r0, #0
 8007826:	f040 828d 	bne.w	8007d44 <_svfprintf_r+0xd04>
 800782a:	ac2c      	add	r4, sp, #176	; 0xb0
 800782c:	e23a      	b.n	8007ca4 <_svfprintf_r+0xc64>
 800782e:	9b02      	ldr	r3, [sp, #8]
 8007830:	2b65      	cmp	r3, #101	; 0x65
 8007832:	f340 81ad 	ble.w	8007b90 <_svfprintf_r+0xb50>
 8007836:	2200      	movs	r2, #0
 8007838:	2300      	movs	r3, #0
 800783a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800783e:	f7f9 f93f 	bl	8000ac0 <__aeabi_dcmpeq>
 8007842:	2800      	cmp	r0, #0
 8007844:	d05e      	beq.n	8007904 <_svfprintf_r+0x8c4>
 8007846:	4b2e      	ldr	r3, [pc, #184]	; (8007900 <_svfprintf_r+0x8c0>)
 8007848:	6023      	str	r3, [r4, #0]
 800784a:	2301      	movs	r3, #1
 800784c:	6063      	str	r3, [r4, #4]
 800784e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007850:	3301      	adds	r3, #1
 8007852:	9321      	str	r3, [sp, #132]	; 0x84
 8007854:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007856:	3301      	adds	r3, #1
 8007858:	2b07      	cmp	r3, #7
 800785a:	9320      	str	r3, [sp, #128]	; 0x80
 800785c:	dc01      	bgt.n	8007862 <_svfprintf_r+0x822>
 800785e:	3408      	adds	r4, #8
 8007860:	e008      	b.n	8007874 <_svfprintf_r+0x834>
 8007862:	aa1f      	add	r2, sp, #124	; 0x7c
 8007864:	4659      	mov	r1, fp
 8007866:	4650      	mov	r0, sl
 8007868:	f001 fefe 	bl	8009668 <__ssprint_r>
 800786c:	2800      	cmp	r0, #0
 800786e:	f040 8269 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007872:	ac2c      	add	r4, sp, #176	; 0xb0
 8007874:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007876:	9a04      	ldr	r2, [sp, #16]
 8007878:	4293      	cmp	r3, r2
 800787a:	db02      	blt.n	8007882 <_svfprintf_r+0x842>
 800787c:	07ee      	lsls	r6, r5, #31
 800787e:	f140 8211 	bpl.w	8007ca4 <_svfprintf_r+0xc64>
 8007882:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007884:	6023      	str	r3, [r4, #0]
 8007886:	9b08      	ldr	r3, [sp, #32]
 8007888:	6063      	str	r3, [r4, #4]
 800788a:	9a08      	ldr	r2, [sp, #32]
 800788c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800788e:	4413      	add	r3, r2
 8007890:	9321      	str	r3, [sp, #132]	; 0x84
 8007892:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007894:	3301      	adds	r3, #1
 8007896:	2b07      	cmp	r3, #7
 8007898:	9320      	str	r3, [sp, #128]	; 0x80
 800789a:	dc01      	bgt.n	80078a0 <_svfprintf_r+0x860>
 800789c:	3408      	adds	r4, #8
 800789e:	e008      	b.n	80078b2 <_svfprintf_r+0x872>
 80078a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80078a2:	4659      	mov	r1, fp
 80078a4:	4650      	mov	r0, sl
 80078a6:	f001 fedf 	bl	8009668 <__ssprint_r>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	f040 824a 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80078b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80078b2:	9b04      	ldr	r3, [sp, #16]
 80078b4:	1e5e      	subs	r6, r3, #1
 80078b6:	2e00      	cmp	r6, #0
 80078b8:	f340 81f4 	ble.w	8007ca4 <_svfprintf_r+0xc64>
 80078bc:	4f0f      	ldr	r7, [pc, #60]	; (80078fc <_svfprintf_r+0x8bc>)
 80078be:	f04f 0810 	mov.w	r8, #16
 80078c2:	2e10      	cmp	r6, #16
 80078c4:	f340 8159 	ble.w	8007b7a <_svfprintf_r+0xb3a>
 80078c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078ca:	3310      	adds	r3, #16
 80078cc:	9321      	str	r3, [sp, #132]	; 0x84
 80078ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80078d0:	3301      	adds	r3, #1
 80078d2:	2b07      	cmp	r3, #7
 80078d4:	e884 0180 	stmia.w	r4, {r7, r8}
 80078d8:	9320      	str	r3, [sp, #128]	; 0x80
 80078da:	dc01      	bgt.n	80078e0 <_svfprintf_r+0x8a0>
 80078dc:	3408      	adds	r4, #8
 80078de:	e008      	b.n	80078f2 <_svfprintf_r+0x8b2>
 80078e0:	aa1f      	add	r2, sp, #124	; 0x7c
 80078e2:	4659      	mov	r1, fp
 80078e4:	4650      	mov	r0, sl
 80078e6:	f001 febf 	bl	8009668 <__ssprint_r>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	f040 822a 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80078f0:	ac2c      	add	r4, sp, #176	; 0xb0
 80078f2:	3e10      	subs	r6, #16
 80078f4:	e7e5      	b.n	80078c2 <_svfprintf_r+0x882>
 80078f6:	bf00      	nop
 80078f8:	0800a280 	.word	0x0800a280
 80078fc:	0800a23e 	.word	0x0800a23e
 8007900:	08009e11 	.word	0x08009e11
 8007904:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007906:	2b00      	cmp	r3, #0
 8007908:	dc7c      	bgt.n	8007a04 <_svfprintf_r+0x9c4>
 800790a:	4b9f      	ldr	r3, [pc, #636]	; (8007b88 <_svfprintf_r+0xb48>)
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	2301      	movs	r3, #1
 8007910:	6063      	str	r3, [r4, #4]
 8007912:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007914:	3301      	adds	r3, #1
 8007916:	9321      	str	r3, [sp, #132]	; 0x84
 8007918:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800791a:	3301      	adds	r3, #1
 800791c:	2b07      	cmp	r3, #7
 800791e:	9320      	str	r3, [sp, #128]	; 0x80
 8007920:	dc01      	bgt.n	8007926 <_svfprintf_r+0x8e6>
 8007922:	3408      	adds	r4, #8
 8007924:	e008      	b.n	8007938 <_svfprintf_r+0x8f8>
 8007926:	aa1f      	add	r2, sp, #124	; 0x7c
 8007928:	4659      	mov	r1, fp
 800792a:	4650      	mov	r0, sl
 800792c:	f001 fe9c 	bl	8009668 <__ssprint_r>
 8007930:	2800      	cmp	r0, #0
 8007932:	f040 8207 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007936:	ac2c      	add	r4, sp, #176	; 0xb0
 8007938:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800793a:	b923      	cbnz	r3, 8007946 <_svfprintf_r+0x906>
 800793c:	9b04      	ldr	r3, [sp, #16]
 800793e:	b913      	cbnz	r3, 8007946 <_svfprintf_r+0x906>
 8007940:	07e8      	lsls	r0, r5, #31
 8007942:	f140 81af 	bpl.w	8007ca4 <_svfprintf_r+0xc64>
 8007946:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	9b08      	ldr	r3, [sp, #32]
 800794c:	6063      	str	r3, [r4, #4]
 800794e:	9a08      	ldr	r2, [sp, #32]
 8007950:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007952:	4413      	add	r3, r2
 8007954:	9321      	str	r3, [sp, #132]	; 0x84
 8007956:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007958:	3301      	adds	r3, #1
 800795a:	2b07      	cmp	r3, #7
 800795c:	9320      	str	r3, [sp, #128]	; 0x80
 800795e:	dc02      	bgt.n	8007966 <_svfprintf_r+0x926>
 8007960:	f104 0308 	add.w	r3, r4, #8
 8007964:	e008      	b.n	8007978 <_svfprintf_r+0x938>
 8007966:	aa1f      	add	r2, sp, #124	; 0x7c
 8007968:	4659      	mov	r1, fp
 800796a:	4650      	mov	r0, sl
 800796c:	f001 fe7c 	bl	8009668 <__ssprint_r>
 8007970:	2800      	cmp	r0, #0
 8007972:	f040 81e7 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007976:	ab2c      	add	r3, sp, #176	; 0xb0
 8007978:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800797a:	4276      	negs	r6, r6
 800797c:	2e00      	cmp	r6, #0
 800797e:	dd30      	ble.n	80079e2 <_svfprintf_r+0x9a2>
 8007980:	4f82      	ldr	r7, [pc, #520]	; (8007b8c <_svfprintf_r+0xb4c>)
 8007982:	2410      	movs	r4, #16
 8007984:	2e10      	cmp	r6, #16
 8007986:	dd16      	ble.n	80079b6 <_svfprintf_r+0x976>
 8007988:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800798a:	601f      	str	r7, [r3, #0]
 800798c:	3210      	adds	r2, #16
 800798e:	9221      	str	r2, [sp, #132]	; 0x84
 8007990:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007992:	605c      	str	r4, [r3, #4]
 8007994:	3201      	adds	r2, #1
 8007996:	2a07      	cmp	r2, #7
 8007998:	9220      	str	r2, [sp, #128]	; 0x80
 800799a:	dc01      	bgt.n	80079a0 <_svfprintf_r+0x960>
 800799c:	3308      	adds	r3, #8
 800799e:	e008      	b.n	80079b2 <_svfprintf_r+0x972>
 80079a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80079a2:	4659      	mov	r1, fp
 80079a4:	4650      	mov	r0, sl
 80079a6:	f001 fe5f 	bl	8009668 <__ssprint_r>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	f040 81ca 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80079b0:	ab2c      	add	r3, sp, #176	; 0xb0
 80079b2:	3e10      	subs	r6, #16
 80079b4:	e7e6      	b.n	8007984 <_svfprintf_r+0x944>
 80079b6:	4a75      	ldr	r2, [pc, #468]	; (8007b8c <_svfprintf_r+0xb4c>)
 80079b8:	e883 0044 	stmia.w	r3, {r2, r6}
 80079bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079be:	4416      	add	r6, r2
 80079c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079c2:	9621      	str	r6, [sp, #132]	; 0x84
 80079c4:	3201      	adds	r2, #1
 80079c6:	2a07      	cmp	r2, #7
 80079c8:	9220      	str	r2, [sp, #128]	; 0x80
 80079ca:	dc01      	bgt.n	80079d0 <_svfprintf_r+0x990>
 80079cc:	3308      	adds	r3, #8
 80079ce:	e008      	b.n	80079e2 <_svfprintf_r+0x9a2>
 80079d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80079d2:	4659      	mov	r1, fp
 80079d4:	4650      	mov	r0, sl
 80079d6:	f001 fe47 	bl	8009668 <__ssprint_r>
 80079da:	2800      	cmp	r0, #0
 80079dc:	f040 81b2 	bne.w	8007d44 <_svfprintf_r+0xd04>
 80079e0:	ab2c      	add	r3, sp, #176	; 0xb0
 80079e2:	9a04      	ldr	r2, [sp, #16]
 80079e4:	605a      	str	r2, [r3, #4]
 80079e6:	9904      	ldr	r1, [sp, #16]
 80079e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079ea:	f8c3 8000 	str.w	r8, [r3]
 80079ee:	440a      	add	r2, r1
 80079f0:	9221      	str	r2, [sp, #132]	; 0x84
 80079f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079f4:	3201      	adds	r2, #1
 80079f6:	2a07      	cmp	r2, #7
 80079f8:	9220      	str	r2, [sp, #128]	; 0x80
 80079fa:	f73f af0e 	bgt.w	800781a <_svfprintf_r+0x7da>
 80079fe:	f103 0408 	add.w	r4, r3, #8
 8007a02:	e14f      	b.n	8007ca4 <_svfprintf_r+0xc64>
 8007a04:	9b04      	ldr	r3, [sp, #16]
 8007a06:	42bb      	cmp	r3, r7
 8007a08:	bfa8      	it	ge
 8007a0a:	463b      	movge	r3, r7
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	461e      	mov	r6, r3
 8007a10:	dd15      	ble.n	8007a3e <_svfprintf_r+0x9fe>
 8007a12:	6063      	str	r3, [r4, #4]
 8007a14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a16:	f8c4 8000 	str.w	r8, [r4]
 8007a1a:	4433      	add	r3, r6
 8007a1c:	9321      	str	r3, [sp, #132]	; 0x84
 8007a1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a20:	3301      	adds	r3, #1
 8007a22:	2b07      	cmp	r3, #7
 8007a24:	9320      	str	r3, [sp, #128]	; 0x80
 8007a26:	dc01      	bgt.n	8007a2c <_svfprintf_r+0x9ec>
 8007a28:	3408      	adds	r4, #8
 8007a2a:	e008      	b.n	8007a3e <_svfprintf_r+0x9fe>
 8007a2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8007a2e:	4659      	mov	r1, fp
 8007a30:	4650      	mov	r0, sl
 8007a32:	f001 fe19 	bl	8009668 <__ssprint_r>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	f040 8184 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007a3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8007a3e:	2e00      	cmp	r6, #0
 8007a40:	bfac      	ite	ge
 8007a42:	1bbe      	subge	r6, r7, r6
 8007a44:	463e      	movlt	r6, r7
 8007a46:	2e00      	cmp	r6, #0
 8007a48:	dd30      	ble.n	8007aac <_svfprintf_r+0xa6c>
 8007a4a:	f04f 0910 	mov.w	r9, #16
 8007a4e:	4b4f      	ldr	r3, [pc, #316]	; (8007b8c <_svfprintf_r+0xb4c>)
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	2e10      	cmp	r6, #16
 8007a54:	dd16      	ble.n	8007a84 <_svfprintf_r+0xa44>
 8007a56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a58:	f8c4 9004 	str.w	r9, [r4, #4]
 8007a5c:	3310      	adds	r3, #16
 8007a5e:	9321      	str	r3, [sp, #132]	; 0x84
 8007a60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a62:	3301      	adds	r3, #1
 8007a64:	2b07      	cmp	r3, #7
 8007a66:	9320      	str	r3, [sp, #128]	; 0x80
 8007a68:	dc01      	bgt.n	8007a6e <_svfprintf_r+0xa2e>
 8007a6a:	3408      	adds	r4, #8
 8007a6c:	e008      	b.n	8007a80 <_svfprintf_r+0xa40>
 8007a6e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007a70:	4659      	mov	r1, fp
 8007a72:	4650      	mov	r0, sl
 8007a74:	f001 fdf8 	bl	8009668 <__ssprint_r>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	f040 8163 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007a7e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007a80:	3e10      	subs	r6, #16
 8007a82:	e7e4      	b.n	8007a4e <_svfprintf_r+0xa0e>
 8007a84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a86:	6066      	str	r6, [r4, #4]
 8007a88:	441e      	add	r6, r3
 8007a8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a8c:	9621      	str	r6, [sp, #132]	; 0x84
 8007a8e:	3301      	adds	r3, #1
 8007a90:	2b07      	cmp	r3, #7
 8007a92:	9320      	str	r3, [sp, #128]	; 0x80
 8007a94:	dc01      	bgt.n	8007a9a <_svfprintf_r+0xa5a>
 8007a96:	3408      	adds	r4, #8
 8007a98:	e008      	b.n	8007aac <_svfprintf_r+0xa6c>
 8007a9a:	aa1f      	add	r2, sp, #124	; 0x7c
 8007a9c:	4659      	mov	r1, fp
 8007a9e:	4650      	mov	r0, sl
 8007aa0:	f001 fde2 	bl	8009668 <__ssprint_r>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	f040 814d 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007aaa:	ac2c      	add	r4, sp, #176	; 0xb0
 8007aac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007aae:	9a04      	ldr	r2, [sp, #16]
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	4447      	add	r7, r8
 8007ab4:	db01      	blt.n	8007aba <_svfprintf_r+0xa7a>
 8007ab6:	07e9      	lsls	r1, r5, #31
 8007ab8:	d517      	bpl.n	8007aea <_svfprintf_r+0xaaa>
 8007aba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007abc:	6023      	str	r3, [r4, #0]
 8007abe:	9b08      	ldr	r3, [sp, #32]
 8007ac0:	6063      	str	r3, [r4, #4]
 8007ac2:	9a08      	ldr	r2, [sp, #32]
 8007ac4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ac6:	4413      	add	r3, r2
 8007ac8:	9321      	str	r3, [sp, #132]	; 0x84
 8007aca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007acc:	3301      	adds	r3, #1
 8007ace:	2b07      	cmp	r3, #7
 8007ad0:	9320      	str	r3, [sp, #128]	; 0x80
 8007ad2:	dc01      	bgt.n	8007ad8 <_svfprintf_r+0xa98>
 8007ad4:	3408      	adds	r4, #8
 8007ad6:	e008      	b.n	8007aea <_svfprintf_r+0xaaa>
 8007ad8:	aa1f      	add	r2, sp, #124	; 0x7c
 8007ada:	4659      	mov	r1, fp
 8007adc:	4650      	mov	r0, sl
 8007ade:	f001 fdc3 	bl	8009668 <__ssprint_r>
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	f040 812e 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007ae8:	ac2c      	add	r4, sp, #176	; 0xb0
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	9a04      	ldr	r2, [sp, #16]
 8007aee:	eb08 0603 	add.w	r6, r8, r3
 8007af2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007af4:	1bf6      	subs	r6, r6, r7
 8007af6:	1ad3      	subs	r3, r2, r3
 8007af8:	429e      	cmp	r6, r3
 8007afa:	bfa8      	it	ge
 8007afc:	461e      	movge	r6, r3
 8007afe:	2e00      	cmp	r6, #0
 8007b00:	dd14      	ble.n	8007b2c <_svfprintf_r+0xaec>
 8007b02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b04:	6027      	str	r7, [r4, #0]
 8007b06:	4433      	add	r3, r6
 8007b08:	9321      	str	r3, [sp, #132]	; 0x84
 8007b0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b0c:	6066      	str	r6, [r4, #4]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	2b07      	cmp	r3, #7
 8007b12:	9320      	str	r3, [sp, #128]	; 0x80
 8007b14:	dc01      	bgt.n	8007b1a <_svfprintf_r+0xada>
 8007b16:	3408      	adds	r4, #8
 8007b18:	e008      	b.n	8007b2c <_svfprintf_r+0xaec>
 8007b1a:	aa1f      	add	r2, sp, #124	; 0x7c
 8007b1c:	4659      	mov	r1, fp
 8007b1e:	4650      	mov	r0, sl
 8007b20:	f001 fda2 	bl	8009668 <__ssprint_r>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	f040 810d 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007b2a:	ac2c      	add	r4, sp, #176	; 0xb0
 8007b2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007b2e:	9a04      	ldr	r2, [sp, #16]
 8007b30:	2e00      	cmp	r6, #0
 8007b32:	eba2 0303 	sub.w	r3, r2, r3
 8007b36:	bfac      	ite	ge
 8007b38:	1b9e      	subge	r6, r3, r6
 8007b3a:	461e      	movlt	r6, r3
 8007b3c:	2e00      	cmp	r6, #0
 8007b3e:	f340 80b1 	ble.w	8007ca4 <_svfprintf_r+0xc64>
 8007b42:	4f12      	ldr	r7, [pc, #72]	; (8007b8c <_svfprintf_r+0xb4c>)
 8007b44:	f04f 0810 	mov.w	r8, #16
 8007b48:	2e10      	cmp	r6, #16
 8007b4a:	dd16      	ble.n	8007b7a <_svfprintf_r+0xb3a>
 8007b4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b4e:	3310      	adds	r3, #16
 8007b50:	9321      	str	r3, [sp, #132]	; 0x84
 8007b52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b54:	3301      	adds	r3, #1
 8007b56:	2b07      	cmp	r3, #7
 8007b58:	e884 0180 	stmia.w	r4, {r7, r8}
 8007b5c:	9320      	str	r3, [sp, #128]	; 0x80
 8007b5e:	dc01      	bgt.n	8007b64 <_svfprintf_r+0xb24>
 8007b60:	3408      	adds	r4, #8
 8007b62:	e008      	b.n	8007b76 <_svfprintf_r+0xb36>
 8007b64:	aa1f      	add	r2, sp, #124	; 0x7c
 8007b66:	4659      	mov	r1, fp
 8007b68:	4650      	mov	r0, sl
 8007b6a:	f001 fd7d 	bl	8009668 <__ssprint_r>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	f040 80e8 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007b74:	ac2c      	add	r4, sp, #176	; 0xb0
 8007b76:	3e10      	subs	r6, #16
 8007b78:	e7e6      	b.n	8007b48 <_svfprintf_r+0xb08>
 8007b7a:	4b04      	ldr	r3, [pc, #16]	; (8007b8c <_svfprintf_r+0xb4c>)
 8007b7c:	e884 0048 	stmia.w	r4, {r3, r6}
 8007b80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b82:	441e      	add	r6, r3
 8007b84:	9621      	str	r6, [sp, #132]	; 0x84
 8007b86:	e642      	b.n	800780e <_svfprintf_r+0x7ce>
 8007b88:	08009e11 	.word	0x08009e11
 8007b8c:	0800a23e 	.word	0x0800a23e
 8007b90:	9b04      	ldr	r3, [sp, #16]
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	dc01      	bgt.n	8007b9a <_svfprintf_r+0xb5a>
 8007b96:	07ea      	lsls	r2, r5, #31
 8007b98:	d573      	bpl.n	8007c82 <_svfprintf_r+0xc42>
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	6063      	str	r3, [r4, #4]
 8007b9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ba0:	f8c4 8000 	str.w	r8, [r4]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	9321      	str	r3, [sp, #132]	; 0x84
 8007ba8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007baa:	3301      	adds	r3, #1
 8007bac:	2b07      	cmp	r3, #7
 8007bae:	9320      	str	r3, [sp, #128]	; 0x80
 8007bb0:	dc01      	bgt.n	8007bb6 <_svfprintf_r+0xb76>
 8007bb2:	3408      	adds	r4, #8
 8007bb4:	e008      	b.n	8007bc8 <_svfprintf_r+0xb88>
 8007bb6:	aa1f      	add	r2, sp, #124	; 0x7c
 8007bb8:	4659      	mov	r1, fp
 8007bba:	4650      	mov	r0, sl
 8007bbc:	f001 fd54 	bl	8009668 <__ssprint_r>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	f040 80bf 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007bc6:	ac2c      	add	r4, sp, #176	; 0xb0
 8007bc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bca:	6023      	str	r3, [r4, #0]
 8007bcc:	9b08      	ldr	r3, [sp, #32]
 8007bce:	6063      	str	r3, [r4, #4]
 8007bd0:	9a08      	ldr	r2, [sp, #32]
 8007bd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bd4:	4413      	add	r3, r2
 8007bd6:	9321      	str	r3, [sp, #132]	; 0x84
 8007bd8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007bda:	3301      	adds	r3, #1
 8007bdc:	2b07      	cmp	r3, #7
 8007bde:	9320      	str	r3, [sp, #128]	; 0x80
 8007be0:	dc01      	bgt.n	8007be6 <_svfprintf_r+0xba6>
 8007be2:	3408      	adds	r4, #8
 8007be4:	e008      	b.n	8007bf8 <_svfprintf_r+0xbb8>
 8007be6:	aa1f      	add	r2, sp, #124	; 0x7c
 8007be8:	4659      	mov	r1, fp
 8007bea:	4650      	mov	r0, sl
 8007bec:	f001 fd3c 	bl	8009668 <__ssprint_r>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	f040 80a7 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007bf6:	ac2c      	add	r4, sp, #176	; 0xb0
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c00:	f7f8 ff5e 	bl	8000ac0 <__aeabi_dcmpeq>
 8007c04:	9b04      	ldr	r3, [sp, #16]
 8007c06:	1e5e      	subs	r6, r3, #1
 8007c08:	b9b8      	cbnz	r0, 8007c3a <_svfprintf_r+0xbfa>
 8007c0a:	f108 0301 	add.w	r3, r8, #1
 8007c0e:	e884 0048 	stmia.w	r4, {r3, r6}
 8007c12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c14:	9a04      	ldr	r2, [sp, #16]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	4413      	add	r3, r2
 8007c1a:	9321      	str	r3, [sp, #132]	; 0x84
 8007c1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c1e:	3301      	adds	r3, #1
 8007c20:	2b07      	cmp	r3, #7
 8007c22:	9320      	str	r3, [sp, #128]	; 0x80
 8007c24:	dd34      	ble.n	8007c90 <_svfprintf_r+0xc50>
 8007c26:	aa1f      	add	r2, sp, #124	; 0x7c
 8007c28:	4659      	mov	r1, fp
 8007c2a:	4650      	mov	r0, sl
 8007c2c:	f001 fd1c 	bl	8009668 <__ssprint_r>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	f040 8087 	bne.w	8007d44 <_svfprintf_r+0xd04>
 8007c36:	ac2c      	add	r4, sp, #176	; 0xb0
 8007c38:	e02b      	b.n	8007c92 <_svfprintf_r+0xc52>
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	dd29      	ble.n	8007c92 <_svfprintf_r+0xc52>
 8007c3e:	4fa7      	ldr	r7, [pc, #668]	; (8007edc <_svfprintf_r+0xe9c>)
 8007c40:	f04f 0810 	mov.w	r8, #16
 8007c44:	2e10      	cmp	r6, #16
 8007c46:	dd15      	ble.n	8007c74 <_svfprintf_r+0xc34>
 8007c48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c4a:	3310      	adds	r3, #16
 8007c4c:	9321      	str	r3, [sp, #132]	; 0x84
 8007c4e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c50:	3301      	adds	r3, #1
 8007c52:	2b07      	cmp	r3, #7
 8007c54:	e884 0180 	stmia.w	r4, {r7, r8}
 8007c58:	9320      	str	r3, [sp, #128]	; 0x80
 8007c5a:	dc01      	bgt.n	8007c60 <_svfprintf_r+0xc20>
 8007c5c:	3408      	adds	r4, #8
 8007c5e:	e007      	b.n	8007c70 <_svfprintf_r+0xc30>
 8007c60:	aa1f      	add	r2, sp, #124	; 0x7c
 8007c62:	4659      	mov	r1, fp
 8007c64:	4650      	mov	r0, sl
 8007c66:	f001 fcff 	bl	8009668 <__ssprint_r>
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	d16a      	bne.n	8007d44 <_svfprintf_r+0xd04>
 8007c6e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007c70:	3e10      	subs	r6, #16
 8007c72:	e7e7      	b.n	8007c44 <_svfprintf_r+0xc04>
 8007c74:	4b99      	ldr	r3, [pc, #612]	; (8007edc <_svfprintf_r+0xe9c>)
 8007c76:	e884 0048 	stmia.w	r4, {r3, r6}
 8007c7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c7c:	441e      	add	r6, r3
 8007c7e:	9621      	str	r6, [sp, #132]	; 0x84
 8007c80:	e7cc      	b.n	8007c1c <_svfprintf_r+0xbdc>
 8007c82:	2301      	movs	r3, #1
 8007c84:	6063      	str	r3, [r4, #4]
 8007c86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c88:	f8c4 8000 	str.w	r8, [r4]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	e7c4      	b.n	8007c1a <_svfprintf_r+0xbda>
 8007c90:	3408      	adds	r4, #8
 8007c92:	ab1b      	add	r3, sp, #108	; 0x6c
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c98:	6063      	str	r3, [r4, #4]
 8007c9a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c9e:	4413      	add	r3, r2
 8007ca0:	e5b4      	b.n	800780c <_svfprintf_r+0x7cc>
 8007ca2:	3408      	adds	r4, #8
 8007ca4:	076b      	lsls	r3, r5, #29
 8007ca6:	d40b      	bmi.n	8007cc0 <_svfprintf_r+0xc80>
 8007ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007caa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007cae:	428a      	cmp	r2, r1
 8007cb0:	bfac      	ite	ge
 8007cb2:	189b      	addge	r3, r3, r2
 8007cb4:	185b      	addlt	r3, r3, r1
 8007cb6:	930a      	str	r3, [sp, #40]	; 0x28
 8007cb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d035      	beq.n	8007d2a <_svfprintf_r+0xcea>
 8007cbe:	e02e      	b.n	8007d1e <_svfprintf_r+0xcde>
 8007cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cc4:	1a9d      	subs	r5, r3, r2
 8007cc6:	2d00      	cmp	r5, #0
 8007cc8:	ddee      	ble.n	8007ca8 <_svfprintf_r+0xc68>
 8007cca:	2610      	movs	r6, #16
 8007ccc:	4b84      	ldr	r3, [pc, #528]	; (8007ee0 <_svfprintf_r+0xea0>)
 8007cce:	6023      	str	r3, [r4, #0]
 8007cd0:	2d10      	cmp	r5, #16
 8007cd2:	dd13      	ble.n	8007cfc <_svfprintf_r+0xcbc>
 8007cd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cd6:	6066      	str	r6, [r4, #4]
 8007cd8:	3310      	adds	r3, #16
 8007cda:	9321      	str	r3, [sp, #132]	; 0x84
 8007cdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007cde:	3301      	adds	r3, #1
 8007ce0:	2b07      	cmp	r3, #7
 8007ce2:	9320      	str	r3, [sp, #128]	; 0x80
 8007ce4:	dc01      	bgt.n	8007cea <_svfprintf_r+0xcaa>
 8007ce6:	3408      	adds	r4, #8
 8007ce8:	e006      	b.n	8007cf8 <_svfprintf_r+0xcb8>
 8007cea:	aa1f      	add	r2, sp, #124	; 0x7c
 8007cec:	4659      	mov	r1, fp
 8007cee:	4650      	mov	r0, sl
 8007cf0:	f001 fcba 	bl	8009668 <__ssprint_r>
 8007cf4:	bb30      	cbnz	r0, 8007d44 <_svfprintf_r+0xd04>
 8007cf6:	ac2c      	add	r4, sp, #176	; 0xb0
 8007cf8:	3d10      	subs	r5, #16
 8007cfa:	e7e7      	b.n	8007ccc <_svfprintf_r+0xc8c>
 8007cfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cfe:	6065      	str	r5, [r4, #4]
 8007d00:	441d      	add	r5, r3
 8007d02:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d04:	9521      	str	r5, [sp, #132]	; 0x84
 8007d06:	3301      	adds	r3, #1
 8007d08:	2b07      	cmp	r3, #7
 8007d0a:	9320      	str	r3, [sp, #128]	; 0x80
 8007d0c:	ddcc      	ble.n	8007ca8 <_svfprintf_r+0xc68>
 8007d0e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007d10:	4659      	mov	r1, fp
 8007d12:	4650      	mov	r0, sl
 8007d14:	f001 fca8 	bl	8009668 <__ssprint_r>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	d0c5      	beq.n	8007ca8 <_svfprintf_r+0xc68>
 8007d1c:	e012      	b.n	8007d44 <_svfprintf_r+0xd04>
 8007d1e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007d20:	4659      	mov	r1, fp
 8007d22:	4650      	mov	r0, sl
 8007d24:	f001 fca0 	bl	8009668 <__ssprint_r>
 8007d28:	b960      	cbnz	r0, 8007d44 <_svfprintf_r+0xd04>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	9320      	str	r3, [sp, #128]	; 0x80
 8007d2e:	9f03      	ldr	r7, [sp, #12]
 8007d30:	ac2c      	add	r4, sp, #176	; 0xb0
 8007d32:	f7ff b9bb 	b.w	80070ac <_svfprintf_r+0x6c>
 8007d36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d38:	b123      	cbz	r3, 8007d44 <_svfprintf_r+0xd04>
 8007d3a:	aa1f      	add	r2, sp, #124	; 0x7c
 8007d3c:	4659      	mov	r1, fp
 8007d3e:	4650      	mov	r0, sl
 8007d40:	f001 fc92 	bl	8009668 <__ssprint_r>
 8007d44:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007d48:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d4e:	bf18      	it	ne
 8007d50:	f04f 33ff 	movne.w	r3, #4294967295
 8007d54:	4618      	mov	r0, r3
 8007d56:	e12e      	b.n	8007fb6 <_svfprintf_r+0xf76>
 8007d58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d5c:	4610      	mov	r0, r2
 8007d5e:	4619      	mov	r1, r3
 8007d60:	f7f8 fee0 	bl	8000b24 <__aeabi_dcmpun>
 8007d64:	b160      	cbz	r0, 8007d80 <_svfprintf_r+0xd40>
 8007d66:	4b5f      	ldr	r3, [pc, #380]	; (8007ee4 <_svfprintf_r+0xea4>)
 8007d68:	4a5f      	ldr	r2, [pc, #380]	; (8007ee8 <_svfprintf_r+0xea8>)
 8007d6a:	9902      	ldr	r1, [sp, #8]
 8007d6c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8007d70:	2947      	cmp	r1, #71	; 0x47
 8007d72:	bfcc      	ite	gt
 8007d74:	4690      	movgt	r8, r2
 8007d76:	4698      	movle	r8, r3
 8007d78:	f04f 0903 	mov.w	r9, #3
 8007d7c:	2600      	movs	r6, #0
 8007d7e:	e44e      	b.n	800761e <_svfprintf_r+0x5de>
 8007d80:	f1b9 3fff 	cmp.w	r9, #4294967295
 8007d84:	d00a      	beq.n	8007d9c <_svfprintf_r+0xd5c>
 8007d86:	9b02      	ldr	r3, [sp, #8]
 8007d88:	f023 0320 	bic.w	r3, r3, #32
 8007d8c:	2b47      	cmp	r3, #71	; 0x47
 8007d8e:	d107      	bne.n	8007da0 <_svfprintf_r+0xd60>
 8007d90:	f1b9 0f00 	cmp.w	r9, #0
 8007d94:	bf08      	it	eq
 8007d96:	f04f 0901 	moveq.w	r9, #1
 8007d9a:	e001      	b.n	8007da0 <_svfprintf_r+0xd60>
 8007d9c:	f04f 0906 	mov.w	r9, #6
 8007da0:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8007da4:	930c      	str	r3, [sp, #48]	; 0x30
 8007da6:	9b07      	ldr	r3, [sp, #28]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	da07      	bge.n	8007dbc <_svfprintf_r+0xd7c>
 8007dac:	9b06      	ldr	r3, [sp, #24]
 8007dae:	930e      	str	r3, [sp, #56]	; 0x38
 8007db0:	9b07      	ldr	r3, [sp, #28]
 8007db2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007db6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007db8:	232d      	movs	r3, #45	; 0x2d
 8007dba:	e004      	b.n	8007dc6 <_svfprintf_r+0xd86>
 8007dbc:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007dc0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dc8:	9b02      	ldr	r3, [sp, #8]
 8007dca:	f023 0720 	bic.w	r7, r3, #32
 8007dce:	2f46      	cmp	r7, #70	; 0x46
 8007dd0:	d004      	beq.n	8007ddc <_svfprintf_r+0xd9c>
 8007dd2:	2f45      	cmp	r7, #69	; 0x45
 8007dd4:	d105      	bne.n	8007de2 <_svfprintf_r+0xda2>
 8007dd6:	f109 0601 	add.w	r6, r9, #1
 8007dda:	e003      	b.n	8007de4 <_svfprintf_r+0xda4>
 8007ddc:	464e      	mov	r6, r9
 8007dde:	2103      	movs	r1, #3
 8007de0:	e001      	b.n	8007de6 <_svfprintf_r+0xda6>
 8007de2:	464e      	mov	r6, r9
 8007de4:	2102      	movs	r1, #2
 8007de6:	ab1d      	add	r3, sp, #116	; 0x74
 8007de8:	9301      	str	r3, [sp, #4]
 8007dea:	ab1a      	add	r3, sp, #104	; 0x68
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	4632      	mov	r2, r6
 8007df0:	ab19      	add	r3, sp, #100	; 0x64
 8007df2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8007df6:	4650      	mov	r0, sl
 8007df8:	f000 f976 	bl	80080e8 <_dtoa_r>
 8007dfc:	2f47      	cmp	r7, #71	; 0x47
 8007dfe:	4680      	mov	r8, r0
 8007e00:	d102      	bne.n	8007e08 <_svfprintf_r+0xdc8>
 8007e02:	07eb      	lsls	r3, r5, #31
 8007e04:	f140 80cd 	bpl.w	8007fa2 <_svfprintf_r+0xf62>
 8007e08:	eb08 0306 	add.w	r3, r8, r6
 8007e0c:	2f46      	cmp	r7, #70	; 0x46
 8007e0e:	9304      	str	r3, [sp, #16]
 8007e10:	d111      	bne.n	8007e36 <_svfprintf_r+0xdf6>
 8007e12:	f898 3000 	ldrb.w	r3, [r8]
 8007e16:	2b30      	cmp	r3, #48	; 0x30
 8007e18:	d109      	bne.n	8007e2e <_svfprintf_r+0xdee>
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007e22:	f7f8 fe4d 	bl	8000ac0 <__aeabi_dcmpeq>
 8007e26:	b910      	cbnz	r0, 8007e2e <_svfprintf_r+0xdee>
 8007e28:	f1c6 0601 	rsb	r6, r6, #1
 8007e2c:	9619      	str	r6, [sp, #100]	; 0x64
 8007e2e:	9a04      	ldr	r2, [sp, #16]
 8007e30:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e32:	441a      	add	r2, r3
 8007e34:	9204      	str	r2, [sp, #16]
 8007e36:	2200      	movs	r2, #0
 8007e38:	2300      	movs	r3, #0
 8007e3a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007e3e:	f7f8 fe3f 	bl	8000ac0 <__aeabi_dcmpeq>
 8007e42:	b908      	cbnz	r0, 8007e48 <_svfprintf_r+0xe08>
 8007e44:	2230      	movs	r2, #48	; 0x30
 8007e46:	e002      	b.n	8007e4e <_svfprintf_r+0xe0e>
 8007e48:	9b04      	ldr	r3, [sp, #16]
 8007e4a:	931d      	str	r3, [sp, #116]	; 0x74
 8007e4c:	e007      	b.n	8007e5e <_svfprintf_r+0xe1e>
 8007e4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007e50:	9904      	ldr	r1, [sp, #16]
 8007e52:	4299      	cmp	r1, r3
 8007e54:	d903      	bls.n	8007e5e <_svfprintf_r+0xe1e>
 8007e56:	1c59      	adds	r1, r3, #1
 8007e58:	911d      	str	r1, [sp, #116]	; 0x74
 8007e5a:	701a      	strb	r2, [r3, #0]
 8007e5c:	e7f7      	b.n	8007e4e <_svfprintf_r+0xe0e>
 8007e5e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007e60:	2f47      	cmp	r7, #71	; 0x47
 8007e62:	ebc8 0303 	rsb	r3, r8, r3
 8007e66:	9304      	str	r3, [sp, #16]
 8007e68:	d108      	bne.n	8007e7c <_svfprintf_r+0xe3c>
 8007e6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e6c:	1cdf      	adds	r7, r3, #3
 8007e6e:	db01      	blt.n	8007e74 <_svfprintf_r+0xe34>
 8007e70:	4599      	cmp	r9, r3
 8007e72:	da68      	bge.n	8007f46 <_svfprintf_r+0xf06>
 8007e74:	9b02      	ldr	r3, [sp, #8]
 8007e76:	3b02      	subs	r3, #2
 8007e78:	9302      	str	r3, [sp, #8]
 8007e7a:	e002      	b.n	8007e82 <_svfprintf_r+0xe42>
 8007e7c:	9b02      	ldr	r3, [sp, #8]
 8007e7e:	2b65      	cmp	r3, #101	; 0x65
 8007e80:	dc4a      	bgt.n	8007f18 <_svfprintf_r+0xed8>
 8007e82:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e84:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8007e88:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	9319      	str	r3, [sp, #100]	; 0x64
 8007e92:	bfba      	itte	lt
 8007e94:	425b      	neglt	r3, r3
 8007e96:	222d      	movlt	r2, #45	; 0x2d
 8007e98:	222b      	movge	r2, #43	; 0x2b
 8007e9a:	2b09      	cmp	r3, #9
 8007e9c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8007ea0:	dd24      	ble.n	8007eec <_svfprintf_r+0xeac>
 8007ea2:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8007ea6:	200a      	movs	r0, #10
 8007ea8:	fb93 f1f0 	sdiv	r1, r3, r0
 8007eac:	fb00 3311 	mls	r3, r0, r1, r3
 8007eb0:	3330      	adds	r3, #48	; 0x30
 8007eb2:	2909      	cmp	r1, #9
 8007eb4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007eb8:	460b      	mov	r3, r1
 8007eba:	dcf5      	bgt.n	8007ea8 <_svfprintf_r+0xe68>
 8007ebc:	3330      	adds	r3, #48	; 0x30
 8007ebe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ec2:	1e51      	subs	r1, r2, #1
 8007ec4:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8007ec8:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8007ecc:	4281      	cmp	r1, r0
 8007ece:	461a      	mov	r2, r3
 8007ed0:	d213      	bcs.n	8007efa <_svfprintf_r+0xeba>
 8007ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ed6:	f803 2b01 	strb.w	r2, [r3], #1
 8007eda:	e7f7      	b.n	8007ecc <_svfprintf_r+0xe8c>
 8007edc:	0800a23e 	.word	0x0800a23e
 8007ee0:	0800a280 	.word	0x0800a280
 8007ee4:	0800a256 	.word	0x0800a256
 8007ee8:	0800a25a 	.word	0x0800a25a
 8007eec:	2230      	movs	r2, #48	; 0x30
 8007eee:	4413      	add	r3, r2
 8007ef0:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8007ef4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8007ef8:	aa1c      	add	r2, sp, #112	; 0x70
 8007efa:	ab1b      	add	r3, sp, #108	; 0x6c
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	9a04      	ldr	r2, [sp, #16]
 8007f00:	9310      	str	r3, [sp, #64]	; 0x40
 8007f02:	2a01      	cmp	r2, #1
 8007f04:	eb03 0902 	add.w	r9, r3, r2
 8007f08:	dc02      	bgt.n	8007f10 <_svfprintf_r+0xed0>
 8007f0a:	f015 0701 	ands.w	r7, r5, #1
 8007f0e:	d032      	beq.n	8007f76 <_svfprintf_r+0xf36>
 8007f10:	9b08      	ldr	r3, [sp, #32]
 8007f12:	2700      	movs	r7, #0
 8007f14:	4499      	add	r9, r3
 8007f16:	e02e      	b.n	8007f76 <_svfprintf_r+0xf36>
 8007f18:	9b02      	ldr	r3, [sp, #8]
 8007f1a:	2b66      	cmp	r3, #102	; 0x66
 8007f1c:	d113      	bne.n	8007f46 <_svfprintf_r+0xf06>
 8007f1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	dd07      	ble.n	8007f34 <_svfprintf_r+0xef4>
 8007f24:	f1b9 0f00 	cmp.w	r9, #0
 8007f28:	d101      	bne.n	8007f2e <_svfprintf_r+0xeee>
 8007f2a:	07ee      	lsls	r6, r5, #31
 8007f2c:	d521      	bpl.n	8007f72 <_svfprintf_r+0xf32>
 8007f2e:	9a08      	ldr	r2, [sp, #32]
 8007f30:	4413      	add	r3, r2
 8007f32:	e006      	b.n	8007f42 <_svfprintf_r+0xf02>
 8007f34:	f1b9 0f00 	cmp.w	r9, #0
 8007f38:	d101      	bne.n	8007f3e <_svfprintf_r+0xefe>
 8007f3a:	07ed      	lsls	r5, r5, #31
 8007f3c:	d514      	bpl.n	8007f68 <_svfprintf_r+0xf28>
 8007f3e:	9b08      	ldr	r3, [sp, #32]
 8007f40:	3301      	adds	r3, #1
 8007f42:	444b      	add	r3, r9
 8007f44:	e015      	b.n	8007f72 <_svfprintf_r+0xf32>
 8007f46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f48:	9a04      	ldr	r2, [sp, #16]
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	db03      	blt.n	8007f56 <_svfprintf_r+0xf16>
 8007f4e:	07e8      	lsls	r0, r5, #31
 8007f50:	d50d      	bpl.n	8007f6e <_svfprintf_r+0xf2e>
 8007f52:	9a08      	ldr	r2, [sp, #32]
 8007f54:	e006      	b.n	8007f64 <_svfprintf_r+0xf24>
 8007f56:	9a04      	ldr	r2, [sp, #16]
 8007f58:	9908      	ldr	r1, [sp, #32]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	440a      	add	r2, r1
 8007f5e:	dc05      	bgt.n	8007f6c <_svfprintf_r+0xf2c>
 8007f60:	f1c3 0301 	rsb	r3, r3, #1
 8007f64:	4413      	add	r3, r2
 8007f66:	e002      	b.n	8007f6e <_svfprintf_r+0xf2e>
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e002      	b.n	8007f72 <_svfprintf_r+0xf32>
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	2267      	movs	r2, #103	; 0x67
 8007f70:	9202      	str	r2, [sp, #8]
 8007f72:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8007f74:	4699      	mov	r9, r3
 8007f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f78:	b113      	cbz	r3, 8007f80 <_svfprintf_r+0xf40>
 8007f7a:	232d      	movs	r3, #45	; 0x2d
 8007f7c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8007f80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f82:	2600      	movs	r6, #0
 8007f84:	f7ff bb4c 	b.w	8007620 <_svfprintf_r+0x5e0>
 8007f88:	2200      	movs	r2, #0
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f90:	f7f8 fda0 	bl	8000ad4 <__aeabi_dcmplt>
 8007f94:	b110      	cbz	r0, 8007f9c <_svfprintf_r+0xf5c>
 8007f96:	232d      	movs	r3, #45	; 0x2d
 8007f98:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8007f9c:	4b07      	ldr	r3, [pc, #28]	; (8007fbc <_svfprintf_r+0xf7c>)
 8007f9e:	4a08      	ldr	r2, [pc, #32]	; (8007fc0 <_svfprintf_r+0xf80>)
 8007fa0:	e6e3      	b.n	8007d6a <_svfprintf_r+0xd2a>
 8007fa2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007fa4:	1a1b      	subs	r3, r3, r0
 8007fa6:	9304      	str	r3, [sp, #16]
 8007fa8:	e75f      	b.n	8007e6a <_svfprintf_r+0xe2a>
 8007faa:	ea56 0207 	orrs.w	r2, r6, r7
 8007fae:	f47f aaaa 	bne.w	8007506 <_svfprintf_r+0x4c6>
 8007fb2:	f7ff baaf 	b.w	8007514 <_svfprintf_r+0x4d4>
 8007fb6:	b03d      	add	sp, #244	; 0xf4
 8007fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbc:	0800a24e 	.word	0x0800a24e
 8007fc0:	0800a252 	.word	0x0800a252

08007fc4 <quorem>:
 8007fc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc8:	6903      	ldr	r3, [r0, #16]
 8007fca:	690c      	ldr	r4, [r1, #16]
 8007fcc:	429c      	cmp	r4, r3
 8007fce:	4680      	mov	r8, r0
 8007fd0:	f300 8083 	bgt.w	80080da <quorem+0x116>
 8007fd4:	3c01      	subs	r4, #1
 8007fd6:	f101 0714 	add.w	r7, r1, #20
 8007fda:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8007fde:	f100 0614 	add.w	r6, r0, #20
 8007fe2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007fe6:	eb06 030e 	add.w	r3, r6, lr
 8007fea:	9301      	str	r3, [sp, #4]
 8007fec:	3501      	adds	r5, #1
 8007fee:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8007ff2:	fbb3 f5f5 	udiv	r5, r3, r5
 8007ff6:	eb07 090e 	add.w	r9, r7, lr
 8007ffa:	2d00      	cmp	r5, #0
 8007ffc:	d039      	beq.n	8008072 <quorem+0xae>
 8007ffe:	f04f 0a00 	mov.w	sl, #0
 8008002:	4638      	mov	r0, r7
 8008004:	46b4      	mov	ip, r6
 8008006:	46d3      	mov	fp, sl
 8008008:	f850 2b04 	ldr.w	r2, [r0], #4
 800800c:	b293      	uxth	r3, r2
 800800e:	fb05 a303 	mla	r3, r5, r3, sl
 8008012:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008016:	b29b      	uxth	r3, r3
 8008018:	ebc3 030b 	rsb	r3, r3, fp
 800801c:	0c12      	lsrs	r2, r2, #16
 800801e:	f8bc b000 	ldrh.w	fp, [ip]
 8008022:	fb05 a202 	mla	r2, r5, r2, sl
 8008026:	fa13 f38b 	uxtah	r3, r3, fp
 800802a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800802e:	fa1f fb82 	uxth.w	fp, r2
 8008032:	f8dc 2000 	ldr.w	r2, [ip]
 8008036:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800803a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800803e:	b29b      	uxth	r3, r3
 8008040:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008044:	4581      	cmp	r9, r0
 8008046:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800804a:	f84c 3b04 	str.w	r3, [ip], #4
 800804e:	d2db      	bcs.n	8008008 <quorem+0x44>
 8008050:	f856 300e 	ldr.w	r3, [r6, lr]
 8008054:	b96b      	cbnz	r3, 8008072 <quorem+0xae>
 8008056:	9b01      	ldr	r3, [sp, #4]
 8008058:	3b04      	subs	r3, #4
 800805a:	429e      	cmp	r6, r3
 800805c:	461a      	mov	r2, r3
 800805e:	d302      	bcc.n	8008066 <quorem+0xa2>
 8008060:	f8c8 4010 	str.w	r4, [r8, #16]
 8008064:	e005      	b.n	8008072 <quorem+0xae>
 8008066:	6812      	ldr	r2, [r2, #0]
 8008068:	3b04      	subs	r3, #4
 800806a:	2a00      	cmp	r2, #0
 800806c:	d1f8      	bne.n	8008060 <quorem+0x9c>
 800806e:	3c01      	subs	r4, #1
 8008070:	e7f3      	b.n	800805a <quorem+0x96>
 8008072:	4640      	mov	r0, r8
 8008074:	f001 fa1f 	bl	80094b6 <__mcmp>
 8008078:	2800      	cmp	r0, #0
 800807a:	db2c      	blt.n	80080d6 <quorem+0x112>
 800807c:	3501      	adds	r5, #1
 800807e:	4630      	mov	r0, r6
 8008080:	f04f 0e00 	mov.w	lr, #0
 8008084:	f857 1b04 	ldr.w	r1, [r7], #4
 8008088:	f8d0 c000 	ldr.w	ip, [r0]
 800808c:	b28a      	uxth	r2, r1
 800808e:	ebc2 030e 	rsb	r3, r2, lr
 8008092:	0c09      	lsrs	r1, r1, #16
 8008094:	fa13 f38c 	uxtah	r3, r3, ip
 8008098:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 800809c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080a6:	45b9      	cmp	r9, r7
 80080a8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80080ac:	f840 3b04 	str.w	r3, [r0], #4
 80080b0:	d2e8      	bcs.n	8008084 <quorem+0xc0>
 80080b2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80080b6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80080ba:	b962      	cbnz	r2, 80080d6 <quorem+0x112>
 80080bc:	3b04      	subs	r3, #4
 80080be:	429e      	cmp	r6, r3
 80080c0:	461a      	mov	r2, r3
 80080c2:	d302      	bcc.n	80080ca <quorem+0x106>
 80080c4:	f8c8 4010 	str.w	r4, [r8, #16]
 80080c8:	e005      	b.n	80080d6 <quorem+0x112>
 80080ca:	6812      	ldr	r2, [r2, #0]
 80080cc:	3b04      	subs	r3, #4
 80080ce:	2a00      	cmp	r2, #0
 80080d0:	d1f8      	bne.n	80080c4 <quorem+0x100>
 80080d2:	3c01      	subs	r4, #1
 80080d4:	e7f3      	b.n	80080be <quorem+0xfa>
 80080d6:	4628      	mov	r0, r5
 80080d8:	e000      	b.n	80080dc <quorem+0x118>
 80080da:	2000      	movs	r0, #0
 80080dc:	b003      	add	sp, #12
 80080de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e2:	0000      	movs	r0, r0
 80080e4:	0000      	movs	r0, r0
	...

080080e8 <_dtoa_r>:
 80080e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ec:	ec59 8b10 	vmov	r8, r9, d0
 80080f0:	b097      	sub	sp, #92	; 0x5c
 80080f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80080f4:	9106      	str	r1, [sp, #24]
 80080f6:	4682      	mov	sl, r0
 80080f8:	9209      	str	r2, [sp, #36]	; 0x24
 80080fa:	9310      	str	r3, [sp, #64]	; 0x40
 80080fc:	9c20      	ldr	r4, [sp, #128]	; 0x80
 80080fe:	e9cd 8900 	strd	r8, r9, [sp]
 8008102:	b945      	cbnz	r5, 8008116 <_dtoa_r+0x2e>
 8008104:	2010      	movs	r0, #16
 8008106:	f000 fd93 	bl	8008c30 <malloc>
 800810a:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 800810e:	6045      	str	r5, [r0, #4]
 8008110:	6085      	str	r5, [r0, #8]
 8008112:	6005      	str	r5, [r0, #0]
 8008114:	60c5      	str	r5, [r0, #12]
 8008116:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800811a:	6819      	ldr	r1, [r3, #0]
 800811c:	b159      	cbz	r1, 8008136 <_dtoa_r+0x4e>
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	604a      	str	r2, [r1, #4]
 8008122:	2301      	movs	r3, #1
 8008124:	4093      	lsls	r3, r2
 8008126:	608b      	str	r3, [r1, #8]
 8008128:	4650      	mov	r0, sl
 800812a:	f000 ffeb 	bl	8009104 <_Bfree>
 800812e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8008132:	2200      	movs	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
 8008136:	9b01      	ldr	r3, [sp, #4]
 8008138:	4a9f      	ldr	r2, [pc, #636]	; (80083b8 <_dtoa_r+0x2d0>)
 800813a:	2b00      	cmp	r3, #0
 800813c:	bfbf      	itttt	lt
 800813e:	2301      	movlt	r3, #1
 8008140:	6023      	strlt	r3, [r4, #0]
 8008142:	9b01      	ldrlt	r3, [sp, #4]
 8008144:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008148:	bfb8      	it	lt
 800814a:	9301      	strlt	r3, [sp, #4]
 800814c:	9f01      	ldr	r7, [sp, #4]
 800814e:	bfa4      	itt	ge
 8008150:	2300      	movge	r3, #0
 8008152:	6023      	strge	r3, [r4, #0]
 8008154:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8008158:	0d1b      	lsrs	r3, r3, #20
 800815a:	051b      	lsls	r3, r3, #20
 800815c:	4293      	cmp	r3, r2
 800815e:	d11d      	bne.n	800819c <_dtoa_r+0xb4>
 8008160:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008162:	f242 730f 	movw	r3, #9999	; 0x270f
 8008166:	6013      	str	r3, [r2, #0]
 8008168:	9b00      	ldr	r3, [sp, #0]
 800816a:	b943      	cbnz	r3, 800817e <_dtoa_r+0x96>
 800816c:	4a93      	ldr	r2, [pc, #588]	; (80083bc <_dtoa_r+0x2d4>)
 800816e:	4b94      	ldr	r3, [pc, #592]	; (80083c0 <_dtoa_r+0x2d8>)
 8008170:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8008174:	2800      	cmp	r0, #0
 8008176:	bf14      	ite	ne
 8008178:	4618      	movne	r0, r3
 800817a:	4610      	moveq	r0, r2
 800817c:	e000      	b.n	8008180 <_dtoa_r+0x98>
 800817e:	4890      	ldr	r0, [pc, #576]	; (80083c0 <_dtoa_r+0x2d8>)
 8008180:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008182:	2b00      	cmp	r3, #0
 8008184:	f000 854a 	beq.w	8008c1c <_dtoa_r+0xb34>
 8008188:	78c3      	ldrb	r3, [r0, #3]
 800818a:	b113      	cbz	r3, 8008192 <_dtoa_r+0xaa>
 800818c:	f100 0308 	add.w	r3, r0, #8
 8008190:	e000      	b.n	8008194 <_dtoa_r+0xac>
 8008192:	1cc3      	adds	r3, r0, #3
 8008194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008196:	6013      	str	r3, [r2, #0]
 8008198:	f000 bd40 	b.w	8008c1c <_dtoa_r+0xb34>
 800819c:	e9dd 4500 	ldrd	r4, r5, [sp]
 80081a0:	2200      	movs	r2, #0
 80081a2:	2300      	movs	r3, #0
 80081a4:	4620      	mov	r0, r4
 80081a6:	4629      	mov	r1, r5
 80081a8:	f7f8 fc8a 	bl	8000ac0 <__aeabi_dcmpeq>
 80081ac:	4680      	mov	r8, r0
 80081ae:	b158      	cbz	r0, 80081c8 <_dtoa_r+0xe0>
 80081b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80081b2:	2301      	movs	r3, #1
 80081b4:	6013      	str	r3, [r2, #0]
 80081b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	f000 8522 	beq.w	8008c02 <_dtoa_r+0xb1a>
 80081be:	4881      	ldr	r0, [pc, #516]	; (80083c4 <_dtoa_r+0x2dc>)
 80081c0:	6018      	str	r0, [r3, #0]
 80081c2:	3801      	subs	r0, #1
 80081c4:	f000 bd2a 	b.w	8008c1c <_dtoa_r+0xb34>
 80081c8:	aa14      	add	r2, sp, #80	; 0x50
 80081ca:	a915      	add	r1, sp, #84	; 0x54
 80081cc:	ec45 4b10 	vmov	d0, r4, r5
 80081d0:	4650      	mov	r0, sl
 80081d2:	f001 f9eb 	bl	80095ac <__d2b>
 80081d6:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80081da:	9002      	str	r0, [sp, #8]
 80081dc:	b15e      	cbz	r6, 80081f6 <_dtoa_r+0x10e>
 80081de:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80081e2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80081e6:	4620      	mov	r0, r4
 80081e8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80081ec:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 80081f0:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 80081f4:	e01d      	b.n	8008232 <_dtoa_r+0x14a>
 80081f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081f8:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80081fa:	441e      	add	r6, r3
 80081fc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008200:	2b20      	cmp	r3, #32
 8008202:	dd0a      	ble.n	800821a <_dtoa_r+0x132>
 8008204:	9a00      	ldr	r2, [sp, #0]
 8008206:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800820a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800820e:	fa22 f000 	lsr.w	r0, r2, r0
 8008212:	fa07 f303 	lsl.w	r3, r7, r3
 8008216:	4318      	orrs	r0, r3
 8008218:	e004      	b.n	8008224 <_dtoa_r+0x13c>
 800821a:	f1c3 0020 	rsb	r0, r3, #32
 800821e:	9b00      	ldr	r3, [sp, #0]
 8008220:	fa03 f000 	lsl.w	r0, r3, r0
 8008224:	f7f8 f96e 	bl	8000504 <__aeabi_ui2d>
 8008228:	2301      	movs	r3, #1
 800822a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800822e:	3e01      	subs	r6, #1
 8008230:	9311      	str	r3, [sp, #68]	; 0x44
 8008232:	2200      	movs	r2, #0
 8008234:	4b64      	ldr	r3, [pc, #400]	; (80083c8 <_dtoa_r+0x2e0>)
 8008236:	f7f8 f827 	bl	8000288 <__aeabi_dsub>
 800823a:	a359      	add	r3, pc, #356	; (adr r3, 80083a0 <_dtoa_r+0x2b8>)
 800823c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008240:	f7f8 f9d6 	bl	80005f0 <__aeabi_dmul>
 8008244:	a358      	add	r3, pc, #352	; (adr r3, 80083a8 <_dtoa_r+0x2c0>)
 8008246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824a:	f7f8 f81f 	bl	800028c <__adddf3>
 800824e:	4604      	mov	r4, r0
 8008250:	4630      	mov	r0, r6
 8008252:	460d      	mov	r5, r1
 8008254:	f7f8 f966 	bl	8000524 <__aeabi_i2d>
 8008258:	a355      	add	r3, pc, #340	; (adr r3, 80083b0 <_dtoa_r+0x2c8>)
 800825a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825e:	f7f8 f9c7 	bl	80005f0 <__aeabi_dmul>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4620      	mov	r0, r4
 8008268:	4629      	mov	r1, r5
 800826a:	f7f8 f80f 	bl	800028c <__adddf3>
 800826e:	4604      	mov	r4, r0
 8008270:	460d      	mov	r5, r1
 8008272:	f7f8 fc6d 	bl	8000b50 <__aeabi_d2iz>
 8008276:	2200      	movs	r2, #0
 8008278:	4683      	mov	fp, r0
 800827a:	2300      	movs	r3, #0
 800827c:	4620      	mov	r0, r4
 800827e:	4629      	mov	r1, r5
 8008280:	f7f8 fc28 	bl	8000ad4 <__aeabi_dcmplt>
 8008284:	b158      	cbz	r0, 800829e <_dtoa_r+0x1b6>
 8008286:	4658      	mov	r0, fp
 8008288:	f7f8 f94c 	bl	8000524 <__aeabi_i2d>
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	4620      	mov	r0, r4
 8008292:	4629      	mov	r1, r5
 8008294:	f7f8 fc14 	bl	8000ac0 <__aeabi_dcmpeq>
 8008298:	b908      	cbnz	r0, 800829e <_dtoa_r+0x1b6>
 800829a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800829e:	f1bb 0f16 	cmp.w	fp, #22
 80082a2:	d80d      	bhi.n	80082c0 <_dtoa_r+0x1d8>
 80082a4:	4949      	ldr	r1, [pc, #292]	; (80083cc <_dtoa_r+0x2e4>)
 80082a6:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80082aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082b2:	f7f8 fc2d 	bl	8000b10 <__aeabi_dcmpgt>
 80082b6:	b130      	cbz	r0, 80082c6 <_dtoa_r+0x1de>
 80082b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80082bc:	2300      	movs	r3, #0
 80082be:	e000      	b.n	80082c2 <_dtoa_r+0x1da>
 80082c0:	2301      	movs	r3, #1
 80082c2:	930d      	str	r3, [sp, #52]	; 0x34
 80082c4:	e000      	b.n	80082c8 <_dtoa_r+0x1e0>
 80082c6:	900d      	str	r0, [sp, #52]	; 0x34
 80082c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082ca:	1b9e      	subs	r6, r3, r6
 80082cc:	1e73      	subs	r3, r6, #1
 80082ce:	9305      	str	r3, [sp, #20]
 80082d0:	bf43      	ittte	mi
 80082d2:	f1c3 0900 	rsbmi	r9, r3, #0
 80082d6:	2300      	movmi	r3, #0
 80082d8:	9305      	strmi	r3, [sp, #20]
 80082da:	f04f 0900 	movpl.w	r9, #0
 80082de:	f1bb 0f00 	cmp.w	fp, #0
 80082e2:	db07      	blt.n	80082f4 <_dtoa_r+0x20c>
 80082e4:	9b05      	ldr	r3, [sp, #20]
 80082e6:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80082ea:	445b      	add	r3, fp
 80082ec:	9305      	str	r3, [sp, #20]
 80082ee:	2300      	movs	r3, #0
 80082f0:	9307      	str	r3, [sp, #28]
 80082f2:	e006      	b.n	8008302 <_dtoa_r+0x21a>
 80082f4:	f1cb 0300 	rsb	r3, fp, #0
 80082f8:	9307      	str	r3, [sp, #28]
 80082fa:	2300      	movs	r3, #0
 80082fc:	ebcb 0909 	rsb	r9, fp, r9
 8008300:	930c      	str	r3, [sp, #48]	; 0x30
 8008302:	9b06      	ldr	r3, [sp, #24]
 8008304:	2b09      	cmp	r3, #9
 8008306:	d827      	bhi.n	8008358 <_dtoa_r+0x270>
 8008308:	2b05      	cmp	r3, #5
 800830a:	bfc4      	itt	gt
 800830c:	3b04      	subgt	r3, #4
 800830e:	9306      	strgt	r3, [sp, #24]
 8008310:	9b06      	ldr	r3, [sp, #24]
 8008312:	f1a3 0302 	sub.w	r3, r3, #2
 8008316:	bfcc      	ite	gt
 8008318:	2500      	movgt	r5, #0
 800831a:	2501      	movle	r5, #1
 800831c:	2b03      	cmp	r3, #3
 800831e:	d820      	bhi.n	8008362 <_dtoa_r+0x27a>
 8008320:	e8df f003 	tbb	[pc, r3]
 8008324:	04020e06 	.word	0x04020e06
 8008328:	2301      	movs	r3, #1
 800832a:	e002      	b.n	8008332 <_dtoa_r+0x24a>
 800832c:	2301      	movs	r3, #1
 800832e:	e008      	b.n	8008342 <_dtoa_r+0x25a>
 8008330:	2300      	movs	r3, #0
 8008332:	9308      	str	r3, [sp, #32]
 8008334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008336:	2b00      	cmp	r3, #0
 8008338:	dd1c      	ble.n	8008374 <_dtoa_r+0x28c>
 800833a:	9303      	str	r3, [sp, #12]
 800833c:	4698      	mov	r8, r3
 800833e:	e01e      	b.n	800837e <_dtoa_r+0x296>
 8008340:	2300      	movs	r3, #0
 8008342:	9308      	str	r3, [sp, #32]
 8008344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008346:	445b      	add	r3, fp
 8008348:	f103 0801 	add.w	r8, r3, #1
 800834c:	9303      	str	r3, [sp, #12]
 800834e:	4643      	mov	r3, r8
 8008350:	2b01      	cmp	r3, #1
 8008352:	bfb8      	it	lt
 8008354:	2301      	movlt	r3, #1
 8008356:	e012      	b.n	800837e <_dtoa_r+0x296>
 8008358:	2501      	movs	r5, #1
 800835a:	2300      	movs	r3, #0
 800835c:	9306      	str	r3, [sp, #24]
 800835e:	9508      	str	r5, [sp, #32]
 8008360:	e001      	b.n	8008366 <_dtoa_r+0x27e>
 8008362:	2301      	movs	r3, #1
 8008364:	9308      	str	r3, [sp, #32]
 8008366:	f04f 33ff 	mov.w	r3, #4294967295
 800836a:	9303      	str	r3, [sp, #12]
 800836c:	4698      	mov	r8, r3
 800836e:	2200      	movs	r2, #0
 8008370:	2312      	movs	r3, #18
 8008372:	e003      	b.n	800837c <_dtoa_r+0x294>
 8008374:	2301      	movs	r3, #1
 8008376:	9303      	str	r3, [sp, #12]
 8008378:	4698      	mov	r8, r3
 800837a:	461a      	mov	r2, r3
 800837c:	9209      	str	r2, [sp, #36]	; 0x24
 800837e:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8008382:	2200      	movs	r2, #0
 8008384:	6062      	str	r2, [r4, #4]
 8008386:	2104      	movs	r1, #4
 8008388:	f101 0214 	add.w	r2, r1, #20
 800838c:	429a      	cmp	r2, r3
 800838e:	d81f      	bhi.n	80083d0 <_dtoa_r+0x2e8>
 8008390:	6862      	ldr	r2, [r4, #4]
 8008392:	3201      	adds	r2, #1
 8008394:	6062      	str	r2, [r4, #4]
 8008396:	0049      	lsls	r1, r1, #1
 8008398:	e7f6      	b.n	8008388 <_dtoa_r+0x2a0>
 800839a:	bf00      	nop
 800839c:	f3af 8000 	nop.w
 80083a0:	636f4361 	.word	0x636f4361
 80083a4:	3fd287a7 	.word	0x3fd287a7
 80083a8:	8b60c8b3 	.word	0x8b60c8b3
 80083ac:	3fc68a28 	.word	0x3fc68a28
 80083b0:	509f79fb 	.word	0x509f79fb
 80083b4:	3fd34413 	.word	0x3fd34413
 80083b8:	7ff00000 	.word	0x7ff00000
 80083bc:	0800a290 	.word	0x0800a290
 80083c0:	0800a299 	.word	0x0800a299
 80083c4:	08009e12 	.word	0x08009e12
 80083c8:	3ff80000 	.word	0x3ff80000
 80083cc:	0800a2a8 	.word	0x0800a2a8
 80083d0:	6861      	ldr	r1, [r4, #4]
 80083d2:	4650      	mov	r0, sl
 80083d4:	f000 fe61 	bl	800909a <_Balloc>
 80083d8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80083dc:	6020      	str	r0, [r4, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	9304      	str	r3, [sp, #16]
 80083e2:	f1b8 0f0e 	cmp.w	r8, #14
 80083e6:	f200 815d 	bhi.w	80086a4 <_dtoa_r+0x5bc>
 80083ea:	2d00      	cmp	r5, #0
 80083ec:	f000 815a 	beq.w	80086a4 <_dtoa_r+0x5bc>
 80083f0:	ed9d 7b00 	vldr	d7, [sp]
 80083f4:	f1bb 0f00 	cmp.w	fp, #0
 80083f8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80083fc:	dd31      	ble.n	8008462 <_dtoa_r+0x37a>
 80083fe:	4aa0      	ldr	r2, [pc, #640]	; (8008680 <_dtoa_r+0x598>)
 8008400:	f00b 030f 	and.w	r3, fp, #15
 8008404:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008408:	ed93 7b00 	vldr	d7, [r3]
 800840c:	ea4f 142b 	mov.w	r4, fp, asr #4
 8008410:	06e2      	lsls	r2, r4, #27
 8008412:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008416:	d50c      	bpl.n	8008432 <_dtoa_r+0x34a>
 8008418:	4b9a      	ldr	r3, [pc, #616]	; (8008684 <_dtoa_r+0x59c>)
 800841a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800841e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008422:	f7f8 fa0f 	bl	8000844 <__aeabi_ddiv>
 8008426:	f004 040f 	and.w	r4, r4, #15
 800842a:	e9cd 0100 	strd	r0, r1, [sp]
 800842e:	2603      	movs	r6, #3
 8008430:	e000      	b.n	8008434 <_dtoa_r+0x34c>
 8008432:	2602      	movs	r6, #2
 8008434:	4d93      	ldr	r5, [pc, #588]	; (8008684 <_dtoa_r+0x59c>)
 8008436:	b16c      	cbz	r4, 8008454 <_dtoa_r+0x36c>
 8008438:	07e3      	lsls	r3, r4, #31
 800843a:	d508      	bpl.n	800844e <_dtoa_r+0x366>
 800843c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008440:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008444:	f7f8 f8d4 	bl	80005f0 <__aeabi_dmul>
 8008448:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800844c:	3601      	adds	r6, #1
 800844e:	1064      	asrs	r4, r4, #1
 8008450:	3508      	adds	r5, #8
 8008452:	e7f0      	b.n	8008436 <_dtoa_r+0x34e>
 8008454:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008458:	e9dd 0100 	ldrd	r0, r1, [sp]
 800845c:	f7f8 f9f2 	bl	8000844 <__aeabi_ddiv>
 8008460:	e020      	b.n	80084a4 <_dtoa_r+0x3bc>
 8008462:	f1cb 0400 	rsb	r4, fp, #0
 8008466:	b304      	cbz	r4, 80084aa <_dtoa_r+0x3c2>
 8008468:	4b85      	ldr	r3, [pc, #532]	; (8008680 <_dtoa_r+0x598>)
 800846a:	4d86      	ldr	r5, [pc, #536]	; (8008684 <_dtoa_r+0x59c>)
 800846c:	f004 020f 	and.w	r2, r4, #15
 8008470:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008478:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800847c:	f7f8 f8b8 	bl	80005f0 <__aeabi_dmul>
 8008480:	e9cd 0100 	strd	r0, r1, [sp]
 8008484:	1124      	asrs	r4, r4, #4
 8008486:	2300      	movs	r3, #0
 8008488:	2602      	movs	r6, #2
 800848a:	b154      	cbz	r4, 80084a2 <_dtoa_r+0x3ba>
 800848c:	07e7      	lsls	r7, r4, #31
 800848e:	d505      	bpl.n	800849c <_dtoa_r+0x3b4>
 8008490:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008494:	f7f8 f8ac 	bl	80005f0 <__aeabi_dmul>
 8008498:	3601      	adds	r6, #1
 800849a:	2301      	movs	r3, #1
 800849c:	1064      	asrs	r4, r4, #1
 800849e:	3508      	adds	r5, #8
 80084a0:	e7f3      	b.n	800848a <_dtoa_r+0x3a2>
 80084a2:	b11b      	cbz	r3, 80084ac <_dtoa_r+0x3c4>
 80084a4:	e9cd 0100 	strd	r0, r1, [sp]
 80084a8:	e000      	b.n	80084ac <_dtoa_r+0x3c4>
 80084aa:	2602      	movs	r6, #2
 80084ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084ae:	b1eb      	cbz	r3, 80084ec <_dtoa_r+0x404>
 80084b0:	e9dd 4500 	ldrd	r4, r5, [sp]
 80084b4:	2200      	movs	r2, #0
 80084b6:	4b74      	ldr	r3, [pc, #464]	; (8008688 <_dtoa_r+0x5a0>)
 80084b8:	4620      	mov	r0, r4
 80084ba:	4629      	mov	r1, r5
 80084bc:	f7f8 fb0a 	bl	8000ad4 <__aeabi_dcmplt>
 80084c0:	b1a0      	cbz	r0, 80084ec <_dtoa_r+0x404>
 80084c2:	f1b8 0f00 	cmp.w	r8, #0
 80084c6:	d011      	beq.n	80084ec <_dtoa_r+0x404>
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	f340 80e6 	ble.w	800869c <_dtoa_r+0x5b4>
 80084d0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80084d4:	930a      	str	r3, [sp, #40]	; 0x28
 80084d6:	2200      	movs	r2, #0
 80084d8:	4b6c      	ldr	r3, [pc, #432]	; (800868c <_dtoa_r+0x5a4>)
 80084da:	4620      	mov	r0, r4
 80084dc:	4629      	mov	r1, r5
 80084de:	f7f8 f887 	bl	80005f0 <__aeabi_dmul>
 80084e2:	3601      	adds	r6, #1
 80084e4:	e9cd 0100 	strd	r0, r1, [sp]
 80084e8:	9f03      	ldr	r7, [sp, #12]
 80084ea:	e002      	b.n	80084f2 <_dtoa_r+0x40a>
 80084ec:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80084f0:	4647      	mov	r7, r8
 80084f2:	4630      	mov	r0, r6
 80084f4:	f7f8 f816 	bl	8000524 <__aeabi_i2d>
 80084f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084fc:	f7f8 f878 	bl	80005f0 <__aeabi_dmul>
 8008500:	2200      	movs	r2, #0
 8008502:	4b63      	ldr	r3, [pc, #396]	; (8008690 <_dtoa_r+0x5a8>)
 8008504:	f7f7 fec2 	bl	800028c <__adddf3>
 8008508:	4604      	mov	r4, r0
 800850a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800850e:	b9cf      	cbnz	r7, 8008544 <_dtoa_r+0x45c>
 8008510:	2200      	movs	r2, #0
 8008512:	4b60      	ldr	r3, [pc, #384]	; (8008694 <_dtoa_r+0x5ac>)
 8008514:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008518:	f7f7 feb6 	bl	8000288 <__aeabi_dsub>
 800851c:	4622      	mov	r2, r4
 800851e:	462b      	mov	r3, r5
 8008520:	e9cd 0100 	strd	r0, r1, [sp]
 8008524:	f7f8 faf4 	bl	8000b10 <__aeabi_dcmpgt>
 8008528:	2800      	cmp	r0, #0
 800852a:	f040 8241 	bne.w	80089b0 <_dtoa_r+0x8c8>
 800852e:	4622      	mov	r2, r4
 8008530:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008534:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008538:	f7f8 facc 	bl	8000ad4 <__aeabi_dcmplt>
 800853c:	2800      	cmp	r0, #0
 800853e:	f040 822e 	bne.w	800899e <_dtoa_r+0x8b6>
 8008542:	e0ab      	b.n	800869c <_dtoa_r+0x5b4>
 8008544:	9a08      	ldr	r2, [sp, #32]
 8008546:	4b4e      	ldr	r3, [pc, #312]	; (8008680 <_dtoa_r+0x598>)
 8008548:	1e79      	subs	r1, r7, #1
 800854a:	2a00      	cmp	r2, #0
 800854c:	d04a      	beq.n	80085e4 <_dtoa_r+0x4fc>
 800854e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008556:	2000      	movs	r0, #0
 8008558:	494f      	ldr	r1, [pc, #316]	; (8008698 <_dtoa_r+0x5b0>)
 800855a:	f7f8 f973 	bl	8000844 <__aeabi_ddiv>
 800855e:	4622      	mov	r2, r4
 8008560:	462b      	mov	r3, r5
 8008562:	f7f7 fe91 	bl	8000288 <__aeabi_dsub>
 8008566:	9c04      	ldr	r4, [sp, #16]
 8008568:	4605      	mov	r5, r0
 800856a:	460e      	mov	r6, r1
 800856c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008570:	f7f8 faee 	bl	8000b50 <__aeabi_d2iz>
 8008574:	9012      	str	r0, [sp, #72]	; 0x48
 8008576:	f7f7 ffd5 	bl	8000524 <__aeabi_i2d>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008582:	f7f7 fe81 	bl	8000288 <__aeabi_dsub>
 8008586:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008588:	3330      	adds	r3, #48	; 0x30
 800858a:	f804 3b01 	strb.w	r3, [r4], #1
 800858e:	462a      	mov	r2, r5
 8008590:	4633      	mov	r3, r6
 8008592:	e9cd 0100 	strd	r0, r1, [sp]
 8008596:	f7f8 fa9d 	bl	8000ad4 <__aeabi_dcmplt>
 800859a:	2800      	cmp	r0, #0
 800859c:	f040 8321 	bne.w	8008be2 <_dtoa_r+0xafa>
 80085a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085a4:	2000      	movs	r0, #0
 80085a6:	4938      	ldr	r1, [pc, #224]	; (8008688 <_dtoa_r+0x5a0>)
 80085a8:	f7f7 fe6e 	bl	8000288 <__aeabi_dsub>
 80085ac:	462a      	mov	r2, r5
 80085ae:	4633      	mov	r3, r6
 80085b0:	f7f8 fa90 	bl	8000ad4 <__aeabi_dcmplt>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	f040 80d2 	bne.w	800875e <_dtoa_r+0x676>
 80085ba:	9b04      	ldr	r3, [sp, #16]
 80085bc:	1ae3      	subs	r3, r4, r3
 80085be:	42bb      	cmp	r3, r7
 80085c0:	da6c      	bge.n	800869c <_dtoa_r+0x5b4>
 80085c2:	2200      	movs	r2, #0
 80085c4:	4b31      	ldr	r3, [pc, #196]	; (800868c <_dtoa_r+0x5a4>)
 80085c6:	4628      	mov	r0, r5
 80085c8:	4631      	mov	r1, r6
 80085ca:	f7f8 f811 	bl	80005f0 <__aeabi_dmul>
 80085ce:	2200      	movs	r2, #0
 80085d0:	4605      	mov	r5, r0
 80085d2:	460e      	mov	r6, r1
 80085d4:	4b2d      	ldr	r3, [pc, #180]	; (800868c <_dtoa_r+0x5a4>)
 80085d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085da:	f7f8 f809 	bl	80005f0 <__aeabi_dmul>
 80085de:	e9cd 0100 	strd	r0, r1, [sp]
 80085e2:	e7c3      	b.n	800856c <_dtoa_r+0x484>
 80085e4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80085e8:	4622      	mov	r2, r4
 80085ea:	462b      	mov	r3, r5
 80085ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085f0:	f7f7 fffe 	bl	80005f0 <__aeabi_dmul>
 80085f4:	9b04      	ldr	r3, [sp, #16]
 80085f6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80085fa:	19dc      	adds	r4, r3, r7
 80085fc:	461d      	mov	r5, r3
 80085fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008602:	f7f8 faa5 	bl	8000b50 <__aeabi_d2iz>
 8008606:	4606      	mov	r6, r0
 8008608:	f7f7 ff8c 	bl	8000524 <__aeabi_i2d>
 800860c:	3630      	adds	r6, #48	; 0x30
 800860e:	4602      	mov	r2, r0
 8008610:	460b      	mov	r3, r1
 8008612:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008616:	f7f7 fe37 	bl	8000288 <__aeabi_dsub>
 800861a:	f805 6b01 	strb.w	r6, [r5], #1
 800861e:	42ac      	cmp	r4, r5
 8008620:	e9cd 0100 	strd	r0, r1, [sp]
 8008624:	f04f 0200 	mov.w	r2, #0
 8008628:	d123      	bne.n	8008672 <_dtoa_r+0x58a>
 800862a:	4b1b      	ldr	r3, [pc, #108]	; (8008698 <_dtoa_r+0x5b0>)
 800862c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8008630:	f7f7 fe2c 	bl	800028c <__adddf3>
 8008634:	4602      	mov	r2, r0
 8008636:	460b      	mov	r3, r1
 8008638:	e9dd 0100 	ldrd	r0, r1, [sp]
 800863c:	f7f8 fa68 	bl	8000b10 <__aeabi_dcmpgt>
 8008640:	2800      	cmp	r0, #0
 8008642:	f040 808c 	bne.w	800875e <_dtoa_r+0x676>
 8008646:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800864a:	2000      	movs	r0, #0
 800864c:	4912      	ldr	r1, [pc, #72]	; (8008698 <_dtoa_r+0x5b0>)
 800864e:	f7f7 fe1b 	bl	8000288 <__aeabi_dsub>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	e9dd 0100 	ldrd	r0, r1, [sp]
 800865a:	f7f8 fa3b 	bl	8000ad4 <__aeabi_dcmplt>
 800865e:	b1e8      	cbz	r0, 800869c <_dtoa_r+0x5b4>
 8008660:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8008664:	2b30      	cmp	r3, #48	; 0x30
 8008666:	f104 32ff 	add.w	r2, r4, #4294967295
 800866a:	f040 82ba 	bne.w	8008be2 <_dtoa_r+0xafa>
 800866e:	4614      	mov	r4, r2
 8008670:	e7f6      	b.n	8008660 <_dtoa_r+0x578>
 8008672:	4b06      	ldr	r3, [pc, #24]	; (800868c <_dtoa_r+0x5a4>)
 8008674:	f7f7 ffbc 	bl	80005f0 <__aeabi_dmul>
 8008678:	e9cd 0100 	strd	r0, r1, [sp]
 800867c:	e7bf      	b.n	80085fe <_dtoa_r+0x516>
 800867e:	bf00      	nop
 8008680:	0800a2a8 	.word	0x0800a2a8
 8008684:	0800a370 	.word	0x0800a370
 8008688:	3ff00000 	.word	0x3ff00000
 800868c:	40240000 	.word	0x40240000
 8008690:	401c0000 	.word	0x401c0000
 8008694:	40140000 	.word	0x40140000
 8008698:	3fe00000 	.word	0x3fe00000
 800869c:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 80086a0:	e88d 0018 	stmia.w	sp, {r3, r4}
 80086a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	db7c      	blt.n	80087a4 <_dtoa_r+0x6bc>
 80086aa:	f1bb 0f0e 	cmp.w	fp, #14
 80086ae:	dc79      	bgt.n	80087a4 <_dtoa_r+0x6bc>
 80086b0:	4b8f      	ldr	r3, [pc, #572]	; (80088f0 <_dtoa_r+0x808>)
 80086b2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80086b6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80086ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086bc:	2b00      	cmp	r3, #0
 80086be:	da14      	bge.n	80086ea <_dtoa_r+0x602>
 80086c0:	f1b8 0f00 	cmp.w	r8, #0
 80086c4:	dc11      	bgt.n	80086ea <_dtoa_r+0x602>
 80086c6:	f040 816c 	bne.w	80089a2 <_dtoa_r+0x8ba>
 80086ca:	2200      	movs	r2, #0
 80086cc:	4b89      	ldr	r3, [pc, #548]	; (80088f4 <_dtoa_r+0x80c>)
 80086ce:	4630      	mov	r0, r6
 80086d0:	4639      	mov	r1, r7
 80086d2:	f7f7 ff8d 	bl	80005f0 <__aeabi_dmul>
 80086d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086da:	f7f8 fa0f 	bl	8000afc <__aeabi_dcmpge>
 80086de:	4645      	mov	r5, r8
 80086e0:	4646      	mov	r6, r8
 80086e2:	2800      	cmp	r0, #0
 80086e4:	f040 815f 	bne.w	80089a6 <_dtoa_r+0x8be>
 80086e8:	e166      	b.n	80089b8 <_dtoa_r+0x8d0>
 80086ea:	9c04      	ldr	r4, [sp, #16]
 80086ec:	4632      	mov	r2, r6
 80086ee:	463b      	mov	r3, r7
 80086f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086f4:	f7f8 f8a6 	bl	8000844 <__aeabi_ddiv>
 80086f8:	f7f8 fa2a 	bl	8000b50 <__aeabi_d2iz>
 80086fc:	4605      	mov	r5, r0
 80086fe:	f7f7 ff11 	bl	8000524 <__aeabi_i2d>
 8008702:	4632      	mov	r2, r6
 8008704:	463b      	mov	r3, r7
 8008706:	f7f7 ff73 	bl	80005f0 <__aeabi_dmul>
 800870a:	460b      	mov	r3, r1
 800870c:	4602      	mov	r2, r0
 800870e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008712:	f7f7 fdb9 	bl	8000288 <__aeabi_dsub>
 8008716:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 800871a:	f804 eb01 	strb.w	lr, [r4], #1
 800871e:	9b04      	ldr	r3, [sp, #16]
 8008720:	ebc3 0e04 	rsb	lr, r3, r4
 8008724:	45f0      	cmp	r8, lr
 8008726:	e9cd 0100 	strd	r0, r1, [sp]
 800872a:	d12e      	bne.n	800878a <_dtoa_r+0x6a2>
 800872c:	4602      	mov	r2, r0
 800872e:	460b      	mov	r3, r1
 8008730:	f7f7 fdac 	bl	800028c <__adddf3>
 8008734:	4680      	mov	r8, r0
 8008736:	4689      	mov	r9, r1
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	4630      	mov	r0, r6
 800873e:	4639      	mov	r1, r7
 8008740:	f7f8 f9c8 	bl	8000ad4 <__aeabi_dcmplt>
 8008744:	b978      	cbnz	r0, 8008766 <_dtoa_r+0x67e>
 8008746:	4642      	mov	r2, r8
 8008748:	464b      	mov	r3, r9
 800874a:	4630      	mov	r0, r6
 800874c:	4639      	mov	r1, r7
 800874e:	f7f8 f9b7 	bl	8000ac0 <__aeabi_dcmpeq>
 8008752:	2800      	cmp	r0, #0
 8008754:	f000 8247 	beq.w	8008be6 <_dtoa_r+0xafe>
 8008758:	07e9      	lsls	r1, r5, #31
 800875a:	d404      	bmi.n	8008766 <_dtoa_r+0x67e>
 800875c:	e243      	b.n	8008be6 <_dtoa_r+0xafe>
 800875e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8008762:	e000      	b.n	8008766 <_dtoa_r+0x67e>
 8008764:	461c      	mov	r4, r3
 8008766:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800876a:	2a39      	cmp	r2, #57	; 0x39
 800876c:	f104 33ff 	add.w	r3, r4, #4294967295
 8008770:	d107      	bne.n	8008782 <_dtoa_r+0x69a>
 8008772:	9a04      	ldr	r2, [sp, #16]
 8008774:	429a      	cmp	r2, r3
 8008776:	d1f5      	bne.n	8008764 <_dtoa_r+0x67c>
 8008778:	9904      	ldr	r1, [sp, #16]
 800877a:	2230      	movs	r2, #48	; 0x30
 800877c:	f10b 0b01 	add.w	fp, fp, #1
 8008780:	700a      	strb	r2, [r1, #0]
 8008782:	781a      	ldrb	r2, [r3, #0]
 8008784:	3201      	adds	r2, #1
 8008786:	701a      	strb	r2, [r3, #0]
 8008788:	e22d      	b.n	8008be6 <_dtoa_r+0xafe>
 800878a:	2200      	movs	r2, #0
 800878c:	4b5a      	ldr	r3, [pc, #360]	; (80088f8 <_dtoa_r+0x810>)
 800878e:	f7f7 ff2f 	bl	80005f0 <__aeabi_dmul>
 8008792:	2200      	movs	r2, #0
 8008794:	2300      	movs	r3, #0
 8008796:	e9cd 0100 	strd	r0, r1, [sp]
 800879a:	f7f8 f991 	bl	8000ac0 <__aeabi_dcmpeq>
 800879e:	2800      	cmp	r0, #0
 80087a0:	d0a4      	beq.n	80086ec <_dtoa_r+0x604>
 80087a2:	e220      	b.n	8008be6 <_dtoa_r+0xafe>
 80087a4:	9a08      	ldr	r2, [sp, #32]
 80087a6:	2a00      	cmp	r2, #0
 80087a8:	d02d      	beq.n	8008806 <_dtoa_r+0x71e>
 80087aa:	9a06      	ldr	r2, [sp, #24]
 80087ac:	2a01      	cmp	r2, #1
 80087ae:	dc0a      	bgt.n	80087c6 <_dtoa_r+0x6de>
 80087b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80087b2:	b112      	cbz	r2, 80087ba <_dtoa_r+0x6d2>
 80087b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087b8:	e002      	b.n	80087c0 <_dtoa_r+0x6d8>
 80087ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087c0:	9d07      	ldr	r5, [sp, #28]
 80087c2:	464c      	mov	r4, r9
 80087c4:	e015      	b.n	80087f2 <_dtoa_r+0x70a>
 80087c6:	9b07      	ldr	r3, [sp, #28]
 80087c8:	f108 35ff 	add.w	r5, r8, #4294967295
 80087cc:	42ab      	cmp	r3, r5
 80087ce:	bfbf      	itttt	lt
 80087d0:	9b07      	ldrlt	r3, [sp, #28]
 80087d2:	9507      	strlt	r5, [sp, #28]
 80087d4:	1aea      	sublt	r2, r5, r3
 80087d6:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80087d8:	bfb7      	itett	lt
 80087da:	189b      	addlt	r3, r3, r2
 80087dc:	1b5d      	subge	r5, r3, r5
 80087de:	930c      	strlt	r3, [sp, #48]	; 0x30
 80087e0:	2500      	movlt	r5, #0
 80087e2:	f1b8 0f00 	cmp.w	r8, #0
 80087e6:	bfb9      	ittee	lt
 80087e8:	ebc8 0409 	rsblt	r4, r8, r9
 80087ec:	2300      	movlt	r3, #0
 80087ee:	464c      	movge	r4, r9
 80087f0:	4643      	movge	r3, r8
 80087f2:	9a05      	ldr	r2, [sp, #20]
 80087f4:	2101      	movs	r1, #1
 80087f6:	441a      	add	r2, r3
 80087f8:	4650      	mov	r0, sl
 80087fa:	4499      	add	r9, r3
 80087fc:	9205      	str	r2, [sp, #20]
 80087fe:	f000 fd20 	bl	8009242 <__i2b>
 8008802:	4606      	mov	r6, r0
 8008804:	e002      	b.n	800880c <_dtoa_r+0x724>
 8008806:	9d07      	ldr	r5, [sp, #28]
 8008808:	9e08      	ldr	r6, [sp, #32]
 800880a:	464c      	mov	r4, r9
 800880c:	b15c      	cbz	r4, 8008826 <_dtoa_r+0x73e>
 800880e:	9b05      	ldr	r3, [sp, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	dd08      	ble.n	8008826 <_dtoa_r+0x73e>
 8008814:	42a3      	cmp	r3, r4
 8008816:	9a05      	ldr	r2, [sp, #20]
 8008818:	bfa8      	it	ge
 800881a:	4623      	movge	r3, r4
 800881c:	ebc3 0909 	rsb	r9, r3, r9
 8008820:	1ae4      	subs	r4, r4, r3
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	9305      	str	r3, [sp, #20]
 8008826:	9b07      	ldr	r3, [sp, #28]
 8008828:	2b00      	cmp	r3, #0
 800882a:	dd1d      	ble.n	8008868 <_dtoa_r+0x780>
 800882c:	9b08      	ldr	r3, [sp, #32]
 800882e:	b1ab      	cbz	r3, 800885c <_dtoa_r+0x774>
 8008830:	b185      	cbz	r5, 8008854 <_dtoa_r+0x76c>
 8008832:	4631      	mov	r1, r6
 8008834:	462a      	mov	r2, r5
 8008836:	4650      	mov	r0, sl
 8008838:	f000 fd9e 	bl	8009378 <__pow5mult>
 800883c:	9a02      	ldr	r2, [sp, #8]
 800883e:	4601      	mov	r1, r0
 8008840:	4606      	mov	r6, r0
 8008842:	4650      	mov	r0, sl
 8008844:	f000 fd06 	bl	8009254 <__multiply>
 8008848:	9902      	ldr	r1, [sp, #8]
 800884a:	4607      	mov	r7, r0
 800884c:	4650      	mov	r0, sl
 800884e:	f000 fc59 	bl	8009104 <_Bfree>
 8008852:	9702      	str	r7, [sp, #8]
 8008854:	9b07      	ldr	r3, [sp, #28]
 8008856:	1b5a      	subs	r2, r3, r5
 8008858:	d006      	beq.n	8008868 <_dtoa_r+0x780>
 800885a:	e000      	b.n	800885e <_dtoa_r+0x776>
 800885c:	9a07      	ldr	r2, [sp, #28]
 800885e:	9902      	ldr	r1, [sp, #8]
 8008860:	4650      	mov	r0, sl
 8008862:	f000 fd89 	bl	8009378 <__pow5mult>
 8008866:	9002      	str	r0, [sp, #8]
 8008868:	2101      	movs	r1, #1
 800886a:	4650      	mov	r0, sl
 800886c:	f000 fce9 	bl	8009242 <__i2b>
 8008870:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008872:	4605      	mov	r5, r0
 8008874:	b35b      	cbz	r3, 80088ce <_dtoa_r+0x7e6>
 8008876:	461a      	mov	r2, r3
 8008878:	4601      	mov	r1, r0
 800887a:	4650      	mov	r0, sl
 800887c:	f000 fd7c 	bl	8009378 <__pow5mult>
 8008880:	9b06      	ldr	r3, [sp, #24]
 8008882:	2b01      	cmp	r3, #1
 8008884:	4605      	mov	r5, r0
 8008886:	dc18      	bgt.n	80088ba <_dtoa_r+0x7d2>
 8008888:	9b00      	ldr	r3, [sp, #0]
 800888a:	b983      	cbnz	r3, 80088ae <_dtoa_r+0x7c6>
 800888c:	9b01      	ldr	r3, [sp, #4]
 800888e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008892:	b973      	cbnz	r3, 80088b2 <_dtoa_r+0x7ca>
 8008894:	9b01      	ldr	r3, [sp, #4]
 8008896:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800889a:	0d3f      	lsrs	r7, r7, #20
 800889c:	053f      	lsls	r7, r7, #20
 800889e:	b14f      	cbz	r7, 80088b4 <_dtoa_r+0x7cc>
 80088a0:	9b05      	ldr	r3, [sp, #20]
 80088a2:	3301      	adds	r3, #1
 80088a4:	f109 0901 	add.w	r9, r9, #1
 80088a8:	9305      	str	r3, [sp, #20]
 80088aa:	2701      	movs	r7, #1
 80088ac:	e002      	b.n	80088b4 <_dtoa_r+0x7cc>
 80088ae:	2700      	movs	r7, #0
 80088b0:	e000      	b.n	80088b4 <_dtoa_r+0x7cc>
 80088b2:	9f00      	ldr	r7, [sp, #0]
 80088b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088b6:	b173      	cbz	r3, 80088d6 <_dtoa_r+0x7ee>
 80088b8:	e000      	b.n	80088bc <_dtoa_r+0x7d4>
 80088ba:	2700      	movs	r7, #0
 80088bc:	692b      	ldr	r3, [r5, #16]
 80088be:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80088c2:	6918      	ldr	r0, [r3, #16]
 80088c4:	f000 fc70 	bl	80091a8 <__hi0bits>
 80088c8:	f1c0 0020 	rsb	r0, r0, #32
 80088cc:	e004      	b.n	80088d8 <_dtoa_r+0x7f0>
 80088ce:	9b06      	ldr	r3, [sp, #24]
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	ddd9      	ble.n	8008888 <_dtoa_r+0x7a0>
 80088d4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80088d6:	2001      	movs	r0, #1
 80088d8:	9b05      	ldr	r3, [sp, #20]
 80088da:	4418      	add	r0, r3
 80088dc:	f010 001f 	ands.w	r0, r0, #31
 80088e0:	d00e      	beq.n	8008900 <_dtoa_r+0x818>
 80088e2:	f1c0 0320 	rsb	r3, r0, #32
 80088e6:	2b04      	cmp	r3, #4
 80088e8:	dd08      	ble.n	80088fc <_dtoa_r+0x814>
 80088ea:	f1c0 001c 	rsb	r0, r0, #28
 80088ee:	e008      	b.n	8008902 <_dtoa_r+0x81a>
 80088f0:	0800a2a8 	.word	0x0800a2a8
 80088f4:	40140000 	.word	0x40140000
 80088f8:	40240000 	.word	0x40240000
 80088fc:	d006      	beq.n	800890c <_dtoa_r+0x824>
 80088fe:	4618      	mov	r0, r3
 8008900:	301c      	adds	r0, #28
 8008902:	9b05      	ldr	r3, [sp, #20]
 8008904:	4403      	add	r3, r0
 8008906:	4481      	add	r9, r0
 8008908:	4404      	add	r4, r0
 800890a:	9305      	str	r3, [sp, #20]
 800890c:	f1b9 0f00 	cmp.w	r9, #0
 8008910:	dd05      	ble.n	800891e <_dtoa_r+0x836>
 8008912:	464a      	mov	r2, r9
 8008914:	9902      	ldr	r1, [sp, #8]
 8008916:	4650      	mov	r0, sl
 8008918:	f000 fd7c 	bl	8009414 <__lshift>
 800891c:	9002      	str	r0, [sp, #8]
 800891e:	9b05      	ldr	r3, [sp, #20]
 8008920:	2b00      	cmp	r3, #0
 8008922:	dd05      	ble.n	8008930 <_dtoa_r+0x848>
 8008924:	4629      	mov	r1, r5
 8008926:	461a      	mov	r2, r3
 8008928:	4650      	mov	r0, sl
 800892a:	f000 fd73 	bl	8009414 <__lshift>
 800892e:	4605      	mov	r5, r0
 8008930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008932:	b1eb      	cbz	r3, 8008970 <_dtoa_r+0x888>
 8008934:	4629      	mov	r1, r5
 8008936:	9802      	ldr	r0, [sp, #8]
 8008938:	f000 fdbd 	bl	80094b6 <__mcmp>
 800893c:	2800      	cmp	r0, #0
 800893e:	da17      	bge.n	8008970 <_dtoa_r+0x888>
 8008940:	2300      	movs	r3, #0
 8008942:	220a      	movs	r2, #10
 8008944:	9902      	ldr	r1, [sp, #8]
 8008946:	4650      	mov	r0, sl
 8008948:	f000 fbf3 	bl	8009132 <__multadd>
 800894c:	9b08      	ldr	r3, [sp, #32]
 800894e:	9002      	str	r0, [sp, #8]
 8008950:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008954:	2b00      	cmp	r3, #0
 8008956:	f000 8158 	beq.w	8008c0a <_dtoa_r+0xb22>
 800895a:	2300      	movs	r3, #0
 800895c:	4631      	mov	r1, r6
 800895e:	220a      	movs	r2, #10
 8008960:	4650      	mov	r0, sl
 8008962:	f000 fbe6 	bl	8009132 <__multadd>
 8008966:	9b03      	ldr	r3, [sp, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	4606      	mov	r6, r0
 800896c:	dc37      	bgt.n	80089de <_dtoa_r+0x8f6>
 800896e:	e033      	b.n	80089d8 <_dtoa_r+0x8f0>
 8008970:	f1b8 0f00 	cmp.w	r8, #0
 8008974:	dc2a      	bgt.n	80089cc <_dtoa_r+0x8e4>
 8008976:	9b06      	ldr	r3, [sp, #24]
 8008978:	2b02      	cmp	r3, #2
 800897a:	dd27      	ble.n	80089cc <_dtoa_r+0x8e4>
 800897c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008980:	9b03      	ldr	r3, [sp, #12]
 8008982:	b983      	cbnz	r3, 80089a6 <_dtoa_r+0x8be>
 8008984:	4629      	mov	r1, r5
 8008986:	2205      	movs	r2, #5
 8008988:	4650      	mov	r0, sl
 800898a:	f000 fbd2 	bl	8009132 <__multadd>
 800898e:	4601      	mov	r1, r0
 8008990:	4605      	mov	r5, r0
 8008992:	9802      	ldr	r0, [sp, #8]
 8008994:	f000 fd8f 	bl	80094b6 <__mcmp>
 8008998:	2800      	cmp	r0, #0
 800899a:	dc0d      	bgt.n	80089b8 <_dtoa_r+0x8d0>
 800899c:	e003      	b.n	80089a6 <_dtoa_r+0x8be>
 800899e:	463d      	mov	r5, r7
 80089a0:	e000      	b.n	80089a4 <_dtoa_r+0x8bc>
 80089a2:	2500      	movs	r5, #0
 80089a4:	462e      	mov	r6, r5
 80089a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089a8:	9c04      	ldr	r4, [sp, #16]
 80089aa:	ea6f 0b03 	mvn.w	fp, r3
 80089ae:	e00a      	b.n	80089c6 <_dtoa_r+0x8de>
 80089b0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80089b4:	463d      	mov	r5, r7
 80089b6:	463e      	mov	r6, r7
 80089b8:	9b04      	ldr	r3, [sp, #16]
 80089ba:	9a04      	ldr	r2, [sp, #16]
 80089bc:	1c5c      	adds	r4, r3, #1
 80089be:	2331      	movs	r3, #49	; 0x31
 80089c0:	7013      	strb	r3, [r2, #0]
 80089c2:	f10b 0b01 	add.w	fp, fp, #1
 80089c6:	46b0      	mov	r8, r6
 80089c8:	2600      	movs	r6, #0
 80089ca:	e0f7      	b.n	8008bbc <_dtoa_r+0xad4>
 80089cc:	9b08      	ldr	r3, [sp, #32]
 80089ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80089d2:	b923      	cbnz	r3, 80089de <_dtoa_r+0x8f6>
 80089d4:	9c04      	ldr	r4, [sp, #16]
 80089d6:	e0b1      	b.n	8008b3c <_dtoa_r+0xa54>
 80089d8:	9b06      	ldr	r3, [sp, #24]
 80089da:	2b02      	cmp	r3, #2
 80089dc:	dcd0      	bgt.n	8008980 <_dtoa_r+0x898>
 80089de:	2c00      	cmp	r4, #0
 80089e0:	dd05      	ble.n	80089ee <_dtoa_r+0x906>
 80089e2:	4631      	mov	r1, r6
 80089e4:	4622      	mov	r2, r4
 80089e6:	4650      	mov	r0, sl
 80089e8:	f000 fd14 	bl	8009414 <__lshift>
 80089ec:	4606      	mov	r6, r0
 80089ee:	b19f      	cbz	r7, 8008a18 <_dtoa_r+0x930>
 80089f0:	6871      	ldr	r1, [r6, #4]
 80089f2:	4650      	mov	r0, sl
 80089f4:	f000 fb51 	bl	800909a <_Balloc>
 80089f8:	6932      	ldr	r2, [r6, #16]
 80089fa:	3202      	adds	r2, #2
 80089fc:	4604      	mov	r4, r0
 80089fe:	0092      	lsls	r2, r2, #2
 8008a00:	f106 010c 	add.w	r1, r6, #12
 8008a04:	300c      	adds	r0, #12
 8008a06:	f000 fb3b 	bl	8009080 <memcpy>
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	4650      	mov	r0, sl
 8008a10:	f000 fd00 	bl	8009414 <__lshift>
 8008a14:	4680      	mov	r8, r0
 8008a16:	e000      	b.n	8008a1a <_dtoa_r+0x932>
 8008a18:	46b0      	mov	r8, r6
 8008a1a:	9b00      	ldr	r3, [sp, #0]
 8008a1c:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	9305      	str	r3, [sp, #20]
 8008a26:	4629      	mov	r1, r5
 8008a28:	9802      	ldr	r0, [sp, #8]
 8008a2a:	f7ff facb 	bl	8007fc4 <quorem>
 8008a2e:	4631      	mov	r1, r6
 8008a30:	4604      	mov	r4, r0
 8008a32:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8008a36:	9802      	ldr	r0, [sp, #8]
 8008a38:	f000 fd3d 	bl	80094b6 <__mcmp>
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	9000      	str	r0, [sp, #0]
 8008a40:	4629      	mov	r1, r5
 8008a42:	4650      	mov	r0, sl
 8008a44:	f000 fd53 	bl	80094ee <__mdiff>
 8008a48:	68c3      	ldr	r3, [r0, #12]
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	b93b      	cbnz	r3, 8008a5e <_dtoa_r+0x976>
 8008a4e:	4601      	mov	r1, r0
 8008a50:	9007      	str	r0, [sp, #28]
 8008a52:	9802      	ldr	r0, [sp, #8]
 8008a54:	f000 fd2f 	bl	80094b6 <__mcmp>
 8008a58:	9a07      	ldr	r2, [sp, #28]
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	e000      	b.n	8008a60 <_dtoa_r+0x978>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	4611      	mov	r1, r2
 8008a62:	4650      	mov	r0, sl
 8008a64:	9307      	str	r3, [sp, #28]
 8008a66:	f000 fb4d 	bl	8009104 <_Bfree>
 8008a6a:	9b07      	ldr	r3, [sp, #28]
 8008a6c:	b94b      	cbnz	r3, 8008a82 <_dtoa_r+0x99a>
 8008a6e:	9a06      	ldr	r2, [sp, #24]
 8008a70:	b93a      	cbnz	r2, 8008a82 <_dtoa_r+0x99a>
 8008a72:	9a05      	ldr	r2, [sp, #20]
 8008a74:	b92a      	cbnz	r2, 8008a82 <_dtoa_r+0x99a>
 8008a76:	2f39      	cmp	r7, #57	; 0x39
 8008a78:	d028      	beq.n	8008acc <_dtoa_r+0x9e4>
 8008a7a:	9b00      	ldr	r3, [sp, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	dc1a      	bgt.n	8008ab6 <_dtoa_r+0x9ce>
 8008a80:	e01b      	b.n	8008aba <_dtoa_r+0x9d2>
 8008a82:	9a00      	ldr	r2, [sp, #0]
 8008a84:	2a00      	cmp	r2, #0
 8008a86:	db04      	blt.n	8008a92 <_dtoa_r+0x9aa>
 8008a88:	d11a      	bne.n	8008ac0 <_dtoa_r+0x9d8>
 8008a8a:	9a06      	ldr	r2, [sp, #24]
 8008a8c:	b9c2      	cbnz	r2, 8008ac0 <_dtoa_r+0x9d8>
 8008a8e:	9a05      	ldr	r2, [sp, #20]
 8008a90:	b9b2      	cbnz	r2, 8008ac0 <_dtoa_r+0x9d8>
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	dd11      	ble.n	8008aba <_dtoa_r+0x9d2>
 8008a96:	2201      	movs	r2, #1
 8008a98:	9902      	ldr	r1, [sp, #8]
 8008a9a:	4650      	mov	r0, sl
 8008a9c:	f000 fcba 	bl	8009414 <__lshift>
 8008aa0:	4629      	mov	r1, r5
 8008aa2:	9002      	str	r0, [sp, #8]
 8008aa4:	f000 fd07 	bl	80094b6 <__mcmp>
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	dc02      	bgt.n	8008ab2 <_dtoa_r+0x9ca>
 8008aac:	d105      	bne.n	8008aba <_dtoa_r+0x9d2>
 8008aae:	07fa      	lsls	r2, r7, #31
 8008ab0:	d503      	bpl.n	8008aba <_dtoa_r+0x9d2>
 8008ab2:	2f39      	cmp	r7, #57	; 0x39
 8008ab4:	d00a      	beq.n	8008acc <_dtoa_r+0x9e4>
 8008ab6:	f104 0731 	add.w	r7, r4, #49	; 0x31
 8008aba:	f109 0401 	add.w	r4, r9, #1
 8008abe:	e00c      	b.n	8008ada <_dtoa_r+0x9f2>
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f109 0401 	add.w	r4, r9, #1
 8008ac6:	dd0b      	ble.n	8008ae0 <_dtoa_r+0x9f8>
 8008ac8:	2f39      	cmp	r7, #57	; 0x39
 8008aca:	d105      	bne.n	8008ad8 <_dtoa_r+0x9f0>
 8008acc:	2339      	movs	r3, #57	; 0x39
 8008ace:	f889 3000 	strb.w	r3, [r9]
 8008ad2:	f109 0901 	add.w	r9, r9, #1
 8008ad6:	e054      	b.n	8008b82 <_dtoa_r+0xa9a>
 8008ad8:	3701      	adds	r7, #1
 8008ada:	f889 7000 	strb.w	r7, [r9]
 8008ade:	e06d      	b.n	8008bbc <_dtoa_r+0xad4>
 8008ae0:	9b04      	ldr	r3, [sp, #16]
 8008ae2:	9a03      	ldr	r2, [sp, #12]
 8008ae4:	f804 7c01 	strb.w	r7, [r4, #-1]
 8008ae8:	1ae3      	subs	r3, r4, r3
 8008aea:	4293      	cmp	r3, r2
 8008aec:	46a1      	mov	r9, r4
 8008aee:	d03a      	beq.n	8008b66 <_dtoa_r+0xa7e>
 8008af0:	2300      	movs	r3, #0
 8008af2:	220a      	movs	r2, #10
 8008af4:	9902      	ldr	r1, [sp, #8]
 8008af6:	4650      	mov	r0, sl
 8008af8:	f000 fb1b 	bl	8009132 <__multadd>
 8008afc:	4546      	cmp	r6, r8
 8008afe:	9002      	str	r0, [sp, #8]
 8008b00:	f04f 0300 	mov.w	r3, #0
 8008b04:	f04f 020a 	mov.w	r2, #10
 8008b08:	4631      	mov	r1, r6
 8008b0a:	4650      	mov	r0, sl
 8008b0c:	d104      	bne.n	8008b18 <_dtoa_r+0xa30>
 8008b0e:	f000 fb10 	bl	8009132 <__multadd>
 8008b12:	4606      	mov	r6, r0
 8008b14:	4680      	mov	r8, r0
 8008b16:	e786      	b.n	8008a26 <_dtoa_r+0x93e>
 8008b18:	f000 fb0b 	bl	8009132 <__multadd>
 8008b1c:	4641      	mov	r1, r8
 8008b1e:	4606      	mov	r6, r0
 8008b20:	2300      	movs	r3, #0
 8008b22:	220a      	movs	r2, #10
 8008b24:	4650      	mov	r0, sl
 8008b26:	f000 fb04 	bl	8009132 <__multadd>
 8008b2a:	4680      	mov	r8, r0
 8008b2c:	e77b      	b.n	8008a26 <_dtoa_r+0x93e>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	220a      	movs	r2, #10
 8008b32:	9902      	ldr	r1, [sp, #8]
 8008b34:	4650      	mov	r0, sl
 8008b36:	f000 fafc 	bl	8009132 <__multadd>
 8008b3a:	9002      	str	r0, [sp, #8]
 8008b3c:	4629      	mov	r1, r5
 8008b3e:	9802      	ldr	r0, [sp, #8]
 8008b40:	f7ff fa40 	bl	8007fc4 <quorem>
 8008b44:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8008b48:	f804 7b01 	strb.w	r7, [r4], #1
 8008b4c:	9b04      	ldr	r3, [sp, #16]
 8008b4e:	9a03      	ldr	r2, [sp, #12]
 8008b50:	1ae3      	subs	r3, r4, r3
 8008b52:	4293      	cmp	r3, r2
 8008b54:	dbeb      	blt.n	8008b2e <_dtoa_r+0xa46>
 8008b56:	9b04      	ldr	r3, [sp, #16]
 8008b58:	2a01      	cmp	r2, #1
 8008b5a:	bfac      	ite	ge
 8008b5c:	189b      	addge	r3, r3, r2
 8008b5e:	3301      	addlt	r3, #1
 8008b60:	46b0      	mov	r8, r6
 8008b62:	4699      	mov	r9, r3
 8008b64:	2600      	movs	r6, #0
 8008b66:	2201      	movs	r2, #1
 8008b68:	9902      	ldr	r1, [sp, #8]
 8008b6a:	4650      	mov	r0, sl
 8008b6c:	f000 fc52 	bl	8009414 <__lshift>
 8008b70:	4629      	mov	r1, r5
 8008b72:	9002      	str	r0, [sp, #8]
 8008b74:	f000 fc9f 	bl	80094b6 <__mcmp>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	dc02      	bgt.n	8008b82 <_dtoa_r+0xa9a>
 8008b7c:	d115      	bne.n	8008baa <_dtoa_r+0xac2>
 8008b7e:	07fb      	lsls	r3, r7, #31
 8008b80:	d513      	bpl.n	8008baa <_dtoa_r+0xac2>
 8008b82:	464c      	mov	r4, r9
 8008b84:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8008b88:	2b39      	cmp	r3, #57	; 0x39
 8008b8a:	f104 32ff 	add.w	r2, r4, #4294967295
 8008b8e:	d109      	bne.n	8008ba4 <_dtoa_r+0xabc>
 8008b90:	9b04      	ldr	r3, [sp, #16]
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d104      	bne.n	8008ba0 <_dtoa_r+0xab8>
 8008b96:	f10b 0b01 	add.w	fp, fp, #1
 8008b9a:	2331      	movs	r3, #49	; 0x31
 8008b9c:	9a04      	ldr	r2, [sp, #16]
 8008b9e:	e002      	b.n	8008ba6 <_dtoa_r+0xabe>
 8008ba0:	4614      	mov	r4, r2
 8008ba2:	e7ef      	b.n	8008b84 <_dtoa_r+0xa9c>
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	7013      	strb	r3, [r2, #0]
 8008ba8:	e008      	b.n	8008bbc <_dtoa_r+0xad4>
 8008baa:	464c      	mov	r4, r9
 8008bac:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8008bb0:	2b30      	cmp	r3, #48	; 0x30
 8008bb2:	f104 32ff 	add.w	r2, r4, #4294967295
 8008bb6:	d101      	bne.n	8008bbc <_dtoa_r+0xad4>
 8008bb8:	4614      	mov	r4, r2
 8008bba:	e7f7      	b.n	8008bac <_dtoa_r+0xac4>
 8008bbc:	4629      	mov	r1, r5
 8008bbe:	4650      	mov	r0, sl
 8008bc0:	f000 faa0 	bl	8009104 <_Bfree>
 8008bc4:	f1b8 0f00 	cmp.w	r8, #0
 8008bc8:	d00d      	beq.n	8008be6 <_dtoa_r+0xafe>
 8008bca:	b12e      	cbz	r6, 8008bd8 <_dtoa_r+0xaf0>
 8008bcc:	4546      	cmp	r6, r8
 8008bce:	d003      	beq.n	8008bd8 <_dtoa_r+0xaf0>
 8008bd0:	4631      	mov	r1, r6
 8008bd2:	4650      	mov	r0, sl
 8008bd4:	f000 fa96 	bl	8009104 <_Bfree>
 8008bd8:	4641      	mov	r1, r8
 8008bda:	4650      	mov	r0, sl
 8008bdc:	f000 fa92 	bl	8009104 <_Bfree>
 8008be0:	e001      	b.n	8008be6 <_dtoa_r+0xafe>
 8008be2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 8008be6:	9902      	ldr	r1, [sp, #8]
 8008be8:	4650      	mov	r0, sl
 8008bea:	f000 fa8b 	bl	8009104 <_Bfree>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008bf2:	7023      	strb	r3, [r4, #0]
 8008bf4:	f10b 0301 	add.w	r3, fp, #1
 8008bf8:	6013      	str	r3, [r2, #0]
 8008bfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bfc:	b11b      	cbz	r3, 8008c06 <_dtoa_r+0xb1e>
 8008bfe:	601c      	str	r4, [r3, #0]
 8008c00:	e001      	b.n	8008c06 <_dtoa_r+0xb1e>
 8008c02:	4808      	ldr	r0, [pc, #32]	; (8008c24 <_dtoa_r+0xb3c>)
 8008c04:	e00a      	b.n	8008c1c <_dtoa_r+0xb34>
 8008c06:	9804      	ldr	r0, [sp, #16]
 8008c08:	e008      	b.n	8008c1c <_dtoa_r+0xb34>
 8008c0a:	9b03      	ldr	r3, [sp, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f73f aee1 	bgt.w	80089d4 <_dtoa_r+0x8ec>
 8008c12:	9b06      	ldr	r3, [sp, #24]
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	f77f aedd 	ble.w	80089d4 <_dtoa_r+0x8ec>
 8008c1a:	e6b1      	b.n	8008980 <_dtoa_r+0x898>
 8008c1c:	b017      	add	sp, #92	; 0x5c
 8008c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c22:	bf00      	nop
 8008c24:	08009e11 	.word	0x08009e11

08008c28 <_localeconv_r>:
 8008c28:	4800      	ldr	r0, [pc, #0]	; (8008c2c <_localeconv_r+0x4>)
 8008c2a:	4770      	bx	lr
 8008c2c:	200003b8 	.word	0x200003b8

08008c30 <malloc>:
 8008c30:	4b02      	ldr	r3, [pc, #8]	; (8008c3c <malloc+0xc>)
 8008c32:	4601      	mov	r1, r0
 8008c34:	6818      	ldr	r0, [r3, #0]
 8008c36:	f000 b803 	b.w	8008c40 <_malloc_r>
 8008c3a:	bf00      	nop
 8008c3c:	200003b4 	.word	0x200003b4

08008c40 <_malloc_r>:
 8008c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c44:	f101 040b 	add.w	r4, r1, #11
 8008c48:	2c16      	cmp	r4, #22
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	4681      	mov	r9, r0
 8008c4e:	d903      	bls.n	8008c58 <_malloc_r+0x18>
 8008c50:	f034 0407 	bics.w	r4, r4, #7
 8008c54:	d501      	bpl.n	8008c5a <_malloc_r+0x1a>
 8008c56:	e002      	b.n	8008c5e <_malloc_r+0x1e>
 8008c58:	2410      	movs	r4, #16
 8008c5a:	428c      	cmp	r4, r1
 8008c5c:	d203      	bcs.n	8008c66 <_malloc_r+0x26>
 8008c5e:	230c      	movs	r3, #12
 8008c60:	f8c9 3000 	str.w	r3, [r9]
 8008c64:	e1ea      	b.n	800903c <_malloc_r+0x3fc>
 8008c66:	4648      	mov	r0, r9
 8008c68:	f000 fa15 	bl	8009096 <__malloc_lock>
 8008c6c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8008c70:	4d9e      	ldr	r5, [pc, #632]	; (8008eec <_malloc_r+0x2ac>)
 8008c72:	d217      	bcs.n	8008ca4 <_malloc_r+0x64>
 8008c74:	f104 0208 	add.w	r2, r4, #8
 8008c78:	442a      	add	r2, r5
 8008c7a:	f1a2 0108 	sub.w	r1, r2, #8
 8008c7e:	6856      	ldr	r6, [r2, #4]
 8008c80:	428e      	cmp	r6, r1
 8008c82:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8008c86:	d102      	bne.n	8008c8e <_malloc_r+0x4e>
 8008c88:	68d6      	ldr	r6, [r2, #12]
 8008c8a:	42b2      	cmp	r2, r6
 8008c8c:	d008      	beq.n	8008ca0 <_malloc_r+0x60>
 8008c8e:	6873      	ldr	r3, [r6, #4]
 8008c90:	68f2      	ldr	r2, [r6, #12]
 8008c92:	68b1      	ldr	r1, [r6, #8]
 8008c94:	f023 0303 	bic.w	r3, r3, #3
 8008c98:	60ca      	str	r2, [r1, #12]
 8008c9a:	4433      	add	r3, r6
 8008c9c:	6091      	str	r1, [r2, #8]
 8008c9e:	e02f      	b.n	8008d00 <_malloc_r+0xc0>
 8008ca0:	3302      	adds	r3, #2
 8008ca2:	e03d      	b.n	8008d20 <_malloc_r+0xe0>
 8008ca4:	0a63      	lsrs	r3, r4, #9
 8008ca6:	d01a      	beq.n	8008cde <_malloc_r+0x9e>
 8008ca8:	2b04      	cmp	r3, #4
 8008caa:	d802      	bhi.n	8008cb2 <_malloc_r+0x72>
 8008cac:	09a3      	lsrs	r3, r4, #6
 8008cae:	3338      	adds	r3, #56	; 0x38
 8008cb0:	e018      	b.n	8008ce4 <_malloc_r+0xa4>
 8008cb2:	2b14      	cmp	r3, #20
 8008cb4:	d801      	bhi.n	8008cba <_malloc_r+0x7a>
 8008cb6:	335b      	adds	r3, #91	; 0x5b
 8008cb8:	e014      	b.n	8008ce4 <_malloc_r+0xa4>
 8008cba:	2b54      	cmp	r3, #84	; 0x54
 8008cbc:	d802      	bhi.n	8008cc4 <_malloc_r+0x84>
 8008cbe:	0b23      	lsrs	r3, r4, #12
 8008cc0:	336e      	adds	r3, #110	; 0x6e
 8008cc2:	e00f      	b.n	8008ce4 <_malloc_r+0xa4>
 8008cc4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008cc8:	d802      	bhi.n	8008cd0 <_malloc_r+0x90>
 8008cca:	0be3      	lsrs	r3, r4, #15
 8008ccc:	3377      	adds	r3, #119	; 0x77
 8008cce:	e009      	b.n	8008ce4 <_malloc_r+0xa4>
 8008cd0:	f240 5254 	movw	r2, #1364	; 0x554
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d804      	bhi.n	8008ce2 <_malloc_r+0xa2>
 8008cd8:	0ca3      	lsrs	r3, r4, #18
 8008cda:	337c      	adds	r3, #124	; 0x7c
 8008cdc:	e002      	b.n	8008ce4 <_malloc_r+0xa4>
 8008cde:	233f      	movs	r3, #63	; 0x3f
 8008ce0:	e000      	b.n	8008ce4 <_malloc_r+0xa4>
 8008ce2:	237e      	movs	r3, #126	; 0x7e
 8008ce4:	1c5a      	adds	r2, r3, #1
 8008ce6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8008cea:	f1a2 0008 	sub.w	r0, r2, #8
 8008cee:	6856      	ldr	r6, [r2, #4]
 8008cf0:	e00c      	b.n	8008d0c <_malloc_r+0xcc>
 8008cf2:	2900      	cmp	r1, #0
 8008cf4:	68f1      	ldr	r1, [r6, #12]
 8008cf6:	db08      	blt.n	8008d0a <_malloc_r+0xca>
 8008cf8:	68b3      	ldr	r3, [r6, #8]
 8008cfa:	60d9      	str	r1, [r3, #12]
 8008cfc:	608b      	str	r3, [r1, #8]
 8008cfe:	18b3      	adds	r3, r6, r2
 8008d00:	685a      	ldr	r2, [r3, #4]
 8008d02:	f042 0201 	orr.w	r2, r2, #1
 8008d06:	605a      	str	r2, [r3, #4]
 8008d08:	e1a3      	b.n	8009052 <_malloc_r+0x412>
 8008d0a:	460e      	mov	r6, r1
 8008d0c:	4286      	cmp	r6, r0
 8008d0e:	d006      	beq.n	8008d1e <_malloc_r+0xde>
 8008d10:	6872      	ldr	r2, [r6, #4]
 8008d12:	f022 0203 	bic.w	r2, r2, #3
 8008d16:	1b11      	subs	r1, r2, r4
 8008d18:	290f      	cmp	r1, #15
 8008d1a:	ddea      	ble.n	8008cf2 <_malloc_r+0xb2>
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	3301      	adds	r3, #1
 8008d20:	4a72      	ldr	r2, [pc, #456]	; (8008eec <_malloc_r+0x2ac>)
 8008d22:	692e      	ldr	r6, [r5, #16]
 8008d24:	f102 0708 	add.w	r7, r2, #8
 8008d28:	42be      	cmp	r6, r7
 8008d2a:	4639      	mov	r1, r7
 8008d2c:	d079      	beq.n	8008e22 <_malloc_r+0x1e2>
 8008d2e:	6870      	ldr	r0, [r6, #4]
 8008d30:	f020 0003 	bic.w	r0, r0, #3
 8008d34:	ebc4 0e00 	rsb	lr, r4, r0
 8008d38:	f1be 0f0f 	cmp.w	lr, #15
 8008d3c:	dd0d      	ble.n	8008d5a <_malloc_r+0x11a>
 8008d3e:	1933      	adds	r3, r6, r4
 8008d40:	f044 0401 	orr.w	r4, r4, #1
 8008d44:	6074      	str	r4, [r6, #4]
 8008d46:	6153      	str	r3, [r2, #20]
 8008d48:	6113      	str	r3, [r2, #16]
 8008d4a:	f04e 0201 	orr.w	r2, lr, #1
 8008d4e:	60df      	str	r7, [r3, #12]
 8008d50:	609f      	str	r7, [r3, #8]
 8008d52:	605a      	str	r2, [r3, #4]
 8008d54:	f843 e00e 	str.w	lr, [r3, lr]
 8008d58:	e17b      	b.n	8009052 <_malloc_r+0x412>
 8008d5a:	f1be 0f00 	cmp.w	lr, #0
 8008d5e:	6157      	str	r7, [r2, #20]
 8008d60:	6117      	str	r7, [r2, #16]
 8008d62:	db05      	blt.n	8008d70 <_malloc_r+0x130>
 8008d64:	4430      	add	r0, r6
 8008d66:	6843      	ldr	r3, [r0, #4]
 8008d68:	f043 0301 	orr.w	r3, r3, #1
 8008d6c:	6043      	str	r3, [r0, #4]
 8008d6e:	e170      	b.n	8009052 <_malloc_r+0x412>
 8008d70:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008d74:	d215      	bcs.n	8008da2 <_malloc_r+0x162>
 8008d76:	08c0      	lsrs	r0, r0, #3
 8008d78:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8008d7c:	2701      	movs	r7, #1
 8008d7e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8008d82:	6857      	ldr	r7, [r2, #4]
 8008d84:	3001      	adds	r0, #1
 8008d86:	ea4e 0707 	orr.w	r7, lr, r7
 8008d8a:	6057      	str	r7, [r2, #4]
 8008d8c:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8008d90:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8008d94:	f8c6 e008 	str.w	lr, [r6, #8]
 8008d98:	3f08      	subs	r7, #8
 8008d9a:	60f7      	str	r7, [r6, #12]
 8008d9c:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8008da0:	e03d      	b.n	8008e1e <_malloc_r+0x1de>
 8008da2:	0a42      	lsrs	r2, r0, #9
 8008da4:	2a04      	cmp	r2, #4
 8008da6:	d802      	bhi.n	8008dae <_malloc_r+0x16e>
 8008da8:	0982      	lsrs	r2, r0, #6
 8008daa:	3238      	adds	r2, #56	; 0x38
 8008dac:	e015      	b.n	8008dda <_malloc_r+0x19a>
 8008dae:	2a14      	cmp	r2, #20
 8008db0:	d801      	bhi.n	8008db6 <_malloc_r+0x176>
 8008db2:	325b      	adds	r2, #91	; 0x5b
 8008db4:	e011      	b.n	8008dda <_malloc_r+0x19a>
 8008db6:	2a54      	cmp	r2, #84	; 0x54
 8008db8:	d802      	bhi.n	8008dc0 <_malloc_r+0x180>
 8008dba:	0b02      	lsrs	r2, r0, #12
 8008dbc:	326e      	adds	r2, #110	; 0x6e
 8008dbe:	e00c      	b.n	8008dda <_malloc_r+0x19a>
 8008dc0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008dc4:	d802      	bhi.n	8008dcc <_malloc_r+0x18c>
 8008dc6:	0bc2      	lsrs	r2, r0, #15
 8008dc8:	3277      	adds	r2, #119	; 0x77
 8008dca:	e006      	b.n	8008dda <_malloc_r+0x19a>
 8008dcc:	f240 5754 	movw	r7, #1364	; 0x554
 8008dd0:	42ba      	cmp	r2, r7
 8008dd2:	bf9a      	itte	ls
 8008dd4:	0c82      	lsrls	r2, r0, #18
 8008dd6:	327c      	addls	r2, #124	; 0x7c
 8008dd8:	227e      	movhi	r2, #126	; 0x7e
 8008dda:	1c57      	adds	r7, r2, #1
 8008ddc:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8008de0:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8008de4:	f8df c104 	ldr.w	ip, [pc, #260]	; 8008eec <_malloc_r+0x2ac>
 8008de8:	45be      	cmp	lr, r7
 8008dea:	d10d      	bne.n	8008e08 <_malloc_r+0x1c8>
 8008dec:	2001      	movs	r0, #1
 8008dee:	1092      	asrs	r2, r2, #2
 8008df0:	fa00 f202 	lsl.w	r2, r0, r2
 8008df4:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8008df8:	4310      	orrs	r0, r2
 8008dfa:	f8cc 0004 	str.w	r0, [ip, #4]
 8008dfe:	4672      	mov	r2, lr
 8008e00:	e009      	b.n	8008e16 <_malloc_r+0x1d6>
 8008e02:	68bf      	ldr	r7, [r7, #8]
 8008e04:	45be      	cmp	lr, r7
 8008e06:	d004      	beq.n	8008e12 <_malloc_r+0x1d2>
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	f022 0203 	bic.w	r2, r2, #3
 8008e0e:	4290      	cmp	r0, r2
 8008e10:	d3f7      	bcc.n	8008e02 <_malloc_r+0x1c2>
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	46be      	mov	lr, r7
 8008e16:	60f2      	str	r2, [r6, #12]
 8008e18:	f8c6 e008 	str.w	lr, [r6, #8]
 8008e1c:	6096      	str	r6, [r2, #8]
 8008e1e:	f8ce 600c 	str.w	r6, [lr, #12]
 8008e22:	2001      	movs	r0, #1
 8008e24:	109a      	asrs	r2, r3, #2
 8008e26:	fa00 f202 	lsl.w	r2, r0, r2
 8008e2a:	6868      	ldr	r0, [r5, #4]
 8008e2c:	4282      	cmp	r2, r0
 8008e2e:	d85f      	bhi.n	8008ef0 <_malloc_r+0x2b0>
 8008e30:	4202      	tst	r2, r0
 8008e32:	d106      	bne.n	8008e42 <_malloc_r+0x202>
 8008e34:	f023 0303 	bic.w	r3, r3, #3
 8008e38:	0052      	lsls	r2, r2, #1
 8008e3a:	4202      	tst	r2, r0
 8008e3c:	f103 0304 	add.w	r3, r3, #4
 8008e40:	d0fa      	beq.n	8008e38 <_malloc_r+0x1f8>
 8008e42:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8008e46:	46c2      	mov	sl, r8
 8008e48:	469c      	mov	ip, r3
 8008e4a:	f8da 600c 	ldr.w	r6, [sl, #12]
 8008e4e:	4556      	cmp	r6, sl
 8008e50:	d02c      	beq.n	8008eac <_malloc_r+0x26c>
 8008e52:	6870      	ldr	r0, [r6, #4]
 8008e54:	68f7      	ldr	r7, [r6, #12]
 8008e56:	f020 0003 	bic.w	r0, r0, #3
 8008e5a:	ebc4 0e00 	rsb	lr, r4, r0
 8008e5e:	f1be 0f0f 	cmp.w	lr, #15
 8008e62:	dd11      	ble.n	8008e88 <_malloc_r+0x248>
 8008e64:	1933      	adds	r3, r6, r4
 8008e66:	f044 0401 	orr.w	r4, r4, #1
 8008e6a:	6074      	str	r4, [r6, #4]
 8008e6c:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8008e70:	60d7      	str	r7, [r2, #12]
 8008e72:	60ba      	str	r2, [r7, #8]
 8008e74:	f04e 0201 	orr.w	r2, lr, #1
 8008e78:	616b      	str	r3, [r5, #20]
 8008e7a:	612b      	str	r3, [r5, #16]
 8008e7c:	60d9      	str	r1, [r3, #12]
 8008e7e:	6099      	str	r1, [r3, #8]
 8008e80:	605a      	str	r2, [r3, #4]
 8008e82:	f843 e00e 	str.w	lr, [r3, lr]
 8008e86:	e00b      	b.n	8008ea0 <_malloc_r+0x260>
 8008e88:	f1be 0f00 	cmp.w	lr, #0
 8008e8c:	db0c      	blt.n	8008ea8 <_malloc_r+0x268>
 8008e8e:	1833      	adds	r3, r6, r0
 8008e90:	685a      	ldr	r2, [r3, #4]
 8008e92:	f042 0201 	orr.w	r2, r2, #1
 8008e96:	605a      	str	r2, [r3, #4]
 8008e98:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8008e9c:	60df      	str	r7, [r3, #12]
 8008e9e:	60bb      	str	r3, [r7, #8]
 8008ea0:	4648      	mov	r0, r9
 8008ea2:	f000 f8f9 	bl	8009098 <__malloc_unlock>
 8008ea6:	e0d8      	b.n	800905a <_malloc_r+0x41a>
 8008ea8:	463e      	mov	r6, r7
 8008eaa:	e7d0      	b.n	8008e4e <_malloc_r+0x20e>
 8008eac:	f10c 0c01 	add.w	ip, ip, #1
 8008eb0:	f01c 0f03 	tst.w	ip, #3
 8008eb4:	f10a 0a08 	add.w	sl, sl, #8
 8008eb8:	d1c7      	bne.n	8008e4a <_malloc_r+0x20a>
 8008eba:	0798      	lsls	r0, r3, #30
 8008ebc:	d104      	bne.n	8008ec8 <_malloc_r+0x288>
 8008ebe:	686b      	ldr	r3, [r5, #4]
 8008ec0:	ea23 0302 	bic.w	r3, r3, r2
 8008ec4:	606b      	str	r3, [r5, #4]
 8008ec6:	e005      	b.n	8008ed4 <_malloc_r+0x294>
 8008ec8:	f858 0908 	ldr.w	r0, [r8], #-8
 8008ecc:	4580      	cmp	r8, r0
 8008ece:	f103 33ff 	add.w	r3, r3, #4294967295
 8008ed2:	d0f2      	beq.n	8008eba <_malloc_r+0x27a>
 8008ed4:	6868      	ldr	r0, [r5, #4]
 8008ed6:	0052      	lsls	r2, r2, #1
 8008ed8:	4282      	cmp	r2, r0
 8008eda:	d809      	bhi.n	8008ef0 <_malloc_r+0x2b0>
 8008edc:	b142      	cbz	r2, 8008ef0 <_malloc_r+0x2b0>
 8008ede:	4663      	mov	r3, ip
 8008ee0:	4202      	tst	r2, r0
 8008ee2:	d1ae      	bne.n	8008e42 <_malloc_r+0x202>
 8008ee4:	3304      	adds	r3, #4
 8008ee6:	0052      	lsls	r2, r2, #1
 8008ee8:	e7fa      	b.n	8008ee0 <_malloc_r+0x2a0>
 8008eea:	bf00      	nop
 8008eec:	200003f0 	.word	0x200003f0
 8008ef0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8008ef4:	f8db 6004 	ldr.w	r6, [fp, #4]
 8008ef8:	f026 0603 	bic.w	r6, r6, #3
 8008efc:	42b4      	cmp	r4, r6
 8008efe:	d803      	bhi.n	8008f08 <_malloc_r+0x2c8>
 8008f00:	1b33      	subs	r3, r6, r4
 8008f02:	2b0f      	cmp	r3, #15
 8008f04:	f300 809c 	bgt.w	8009040 <_malloc_r+0x400>
 8008f08:	4a56      	ldr	r2, [pc, #344]	; (8009064 <_malloc_r+0x424>)
 8008f0a:	4957      	ldr	r1, [pc, #348]	; (8009068 <_malloc_r+0x428>)
 8008f0c:	6812      	ldr	r2, [r2, #0]
 8008f0e:	6808      	ldr	r0, [r1, #0]
 8008f10:	9101      	str	r1, [sp, #4]
 8008f12:	f102 0810 	add.w	r8, r2, #16
 8008f16:	4a55      	ldr	r2, [pc, #340]	; (800906c <_malloc_r+0x42c>)
 8008f18:	9203      	str	r2, [sp, #12]
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	bf18      	it	ne
 8008f1e:	f102 31ff 	addne.w	r1, r2, #4294967295
 8008f22:	44a0      	add	r8, r4
 8008f24:	bf1e      	ittt	ne
 8008f26:	4488      	addne	r8, r1
 8008f28:	4251      	negne	r1, r2
 8008f2a:	ea01 0808 	andne.w	r8, r1, r8
 8008f2e:	eb0b 0306 	add.w	r3, fp, r6
 8008f32:	4641      	mov	r1, r8
 8008f34:	4648      	mov	r0, r9
 8008f36:	9302      	str	r3, [sp, #8]
 8008f38:	f000 fb86 	bl	8009648 <_sbrk_r>
 8008f3c:	1c42      	adds	r2, r0, #1
 8008f3e:	4607      	mov	r7, r0
 8008f40:	d06f      	beq.n	8009022 <_malloc_r+0x3e2>
 8008f42:	9b02      	ldr	r3, [sp, #8]
 8008f44:	9a03      	ldr	r2, [sp, #12]
 8008f46:	4283      	cmp	r3, r0
 8008f48:	d901      	bls.n	8008f4e <_malloc_r+0x30e>
 8008f4a:	45ab      	cmp	fp, r5
 8008f4c:	d169      	bne.n	8009022 <_malloc_r+0x3e2>
 8008f4e:	f8df a128 	ldr.w	sl, [pc, #296]	; 8009078 <_malloc_r+0x438>
 8008f52:	f8df c128 	ldr.w	ip, [pc, #296]	; 800907c <_malloc_r+0x43c>
 8008f56:	f8da 0000 	ldr.w	r0, [sl]
 8008f5a:	42bb      	cmp	r3, r7
 8008f5c:	4440      	add	r0, r8
 8008f5e:	f8ca 0000 	str.w	r0, [sl]
 8008f62:	d108      	bne.n	8008f76 <_malloc_r+0x336>
 8008f64:	ea13 0f0c 	tst.w	r3, ip
 8008f68:	d105      	bne.n	8008f76 <_malloc_r+0x336>
 8008f6a:	68ab      	ldr	r3, [r5, #8]
 8008f6c:	4446      	add	r6, r8
 8008f6e:	f046 0601 	orr.w	r6, r6, #1
 8008f72:	605e      	str	r6, [r3, #4]
 8008f74:	e049      	b.n	800900a <_malloc_r+0x3ca>
 8008f76:	9901      	ldr	r1, [sp, #4]
 8008f78:	f8d1 e000 	ldr.w	lr, [r1]
 8008f7c:	f1be 3fff 	cmp.w	lr, #4294967295
 8008f80:	bf15      	itete	ne
 8008f82:	1afb      	subne	r3, r7, r3
 8008f84:	4b38      	ldreq	r3, [pc, #224]	; (8009068 <_malloc_r+0x428>)
 8008f86:	181b      	addne	r3, r3, r0
 8008f88:	601f      	streq	r7, [r3, #0]
 8008f8a:	bf18      	it	ne
 8008f8c:	f8ca 3000 	strne.w	r3, [sl]
 8008f90:	f017 0307 	ands.w	r3, r7, #7
 8008f94:	bf1c      	itt	ne
 8008f96:	f1c3 0308 	rsbne	r3, r3, #8
 8008f9a:	18ff      	addne	r7, r7, r3
 8008f9c:	44b8      	add	r8, r7
 8008f9e:	441a      	add	r2, r3
 8008fa0:	ea08 080c 	and.w	r8, r8, ip
 8008fa4:	ebc8 0802 	rsb	r8, r8, r2
 8008fa8:	4641      	mov	r1, r8
 8008faa:	4648      	mov	r0, r9
 8008fac:	f000 fb4c 	bl	8009648 <_sbrk_r>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	bf04      	itt	eq
 8008fb4:	4638      	moveq	r0, r7
 8008fb6:	f04f 0800 	moveq.w	r8, #0
 8008fba:	f8da 3000 	ldr.w	r3, [sl]
 8008fbe:	60af      	str	r7, [r5, #8]
 8008fc0:	1bc2      	subs	r2, r0, r7
 8008fc2:	4442      	add	r2, r8
 8008fc4:	4443      	add	r3, r8
 8008fc6:	f042 0201 	orr.w	r2, r2, #1
 8008fca:	45ab      	cmp	fp, r5
 8008fcc:	f8ca 3000 	str.w	r3, [sl]
 8008fd0:	607a      	str	r2, [r7, #4]
 8008fd2:	d01a      	beq.n	800900a <_malloc_r+0x3ca>
 8008fd4:	2e0f      	cmp	r6, #15
 8008fd6:	d802      	bhi.n	8008fde <_malloc_r+0x39e>
 8008fd8:	2301      	movs	r3, #1
 8008fda:	607b      	str	r3, [r7, #4]
 8008fdc:	e021      	b.n	8009022 <_malloc_r+0x3e2>
 8008fde:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008fe2:	3e0c      	subs	r6, #12
 8008fe4:	f026 0607 	bic.w	r6, r6, #7
 8008fe8:	f003 0301 	and.w	r3, r3, #1
 8008fec:	4333      	orrs	r3, r6
 8008fee:	f8cb 3004 	str.w	r3, [fp, #4]
 8008ff2:	eb0b 0306 	add.w	r3, fp, r6
 8008ff6:	2205      	movs	r2, #5
 8008ff8:	2e0f      	cmp	r6, #15
 8008ffa:	605a      	str	r2, [r3, #4]
 8008ffc:	609a      	str	r2, [r3, #8]
 8008ffe:	d904      	bls.n	800900a <_malloc_r+0x3ca>
 8009000:	f10b 0108 	add.w	r1, fp, #8
 8009004:	4648      	mov	r0, r9
 8009006:	f000 fc31 	bl	800986c <_free_r>
 800900a:	4a19      	ldr	r2, [pc, #100]	; (8009070 <_malloc_r+0x430>)
 800900c:	f8da 3000 	ldr.w	r3, [sl]
 8009010:	6811      	ldr	r1, [r2, #0]
 8009012:	428b      	cmp	r3, r1
 8009014:	bf88      	it	hi
 8009016:	6013      	strhi	r3, [r2, #0]
 8009018:	4a16      	ldr	r2, [pc, #88]	; (8009074 <_malloc_r+0x434>)
 800901a:	6811      	ldr	r1, [r2, #0]
 800901c:	428b      	cmp	r3, r1
 800901e:	bf88      	it	hi
 8009020:	6013      	strhi	r3, [r2, #0]
 8009022:	68ab      	ldr	r3, [r5, #8]
 8009024:	685a      	ldr	r2, [r3, #4]
 8009026:	f022 0203 	bic.w	r2, r2, #3
 800902a:	4294      	cmp	r4, r2
 800902c:	eba2 0304 	sub.w	r3, r2, r4
 8009030:	d801      	bhi.n	8009036 <_malloc_r+0x3f6>
 8009032:	2b0f      	cmp	r3, #15
 8009034:	dc04      	bgt.n	8009040 <_malloc_r+0x400>
 8009036:	4648      	mov	r0, r9
 8009038:	f000 f82e 	bl	8009098 <__malloc_unlock>
 800903c:	2600      	movs	r6, #0
 800903e:	e00c      	b.n	800905a <_malloc_r+0x41a>
 8009040:	68ae      	ldr	r6, [r5, #8]
 8009042:	f044 0201 	orr.w	r2, r4, #1
 8009046:	4434      	add	r4, r6
 8009048:	f043 0301 	orr.w	r3, r3, #1
 800904c:	6072      	str	r2, [r6, #4]
 800904e:	60ac      	str	r4, [r5, #8]
 8009050:	6063      	str	r3, [r4, #4]
 8009052:	4648      	mov	r0, r9
 8009054:	f000 f820 	bl	8009098 <__malloc_unlock>
 8009058:	3608      	adds	r6, #8
 800905a:	4630      	mov	r0, r6
 800905c:	b005      	add	sp, #20
 800905e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009062:	bf00      	nop
 8009064:	20000850 	.word	0x20000850
 8009068:	200007fc 	.word	0x200007fc
 800906c:	00000080 	.word	0x00000080
 8009070:	2000084c 	.word	0x2000084c
 8009074:	20000848 	.word	0x20000848
 8009078:	20000854 	.word	0x20000854
 800907c:	0000007f 	.word	0x0000007f

08009080 <memcpy>:
 8009080:	b510      	push	{r4, lr}
 8009082:	1e43      	subs	r3, r0, #1
 8009084:	440a      	add	r2, r1
 8009086:	4291      	cmp	r1, r2
 8009088:	d004      	beq.n	8009094 <memcpy+0x14>
 800908a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800908e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009092:	e7f8      	b.n	8009086 <memcpy+0x6>
 8009094:	bd10      	pop	{r4, pc}

08009096 <__malloc_lock>:
 8009096:	4770      	bx	lr

08009098 <__malloc_unlock>:
 8009098:	4770      	bx	lr

0800909a <_Balloc>:
 800909a:	b570      	push	{r4, r5, r6, lr}
 800909c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800909e:	4604      	mov	r4, r0
 80090a0:	460e      	mov	r6, r1
 80090a2:	b93d      	cbnz	r5, 80090b4 <_Balloc+0x1a>
 80090a4:	2010      	movs	r0, #16
 80090a6:	f7ff fdc3 	bl	8008c30 <malloc>
 80090aa:	6260      	str	r0, [r4, #36]	; 0x24
 80090ac:	6045      	str	r5, [r0, #4]
 80090ae:	6085      	str	r5, [r0, #8]
 80090b0:	6005      	str	r5, [r0, #0]
 80090b2:	60c5      	str	r5, [r0, #12]
 80090b4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80090b6:	68eb      	ldr	r3, [r5, #12]
 80090b8:	b143      	cbz	r3, 80090cc <_Balloc+0x32>
 80090ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090bc:	68db      	ldr	r3, [r3, #12]
 80090be:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80090c2:	b178      	cbz	r0, 80090e4 <_Balloc+0x4a>
 80090c4:	6802      	ldr	r2, [r0, #0]
 80090c6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80090ca:	e017      	b.n	80090fc <_Balloc+0x62>
 80090cc:	2221      	movs	r2, #33	; 0x21
 80090ce:	2104      	movs	r1, #4
 80090d0:	4620      	mov	r0, r4
 80090d2:	f000 fb48 	bl	8009766 <_calloc_r>
 80090d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090d8:	60e8      	str	r0, [r5, #12]
 80090da:	68db      	ldr	r3, [r3, #12]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1ec      	bne.n	80090ba <_Balloc+0x20>
 80090e0:	2000      	movs	r0, #0
 80090e2:	bd70      	pop	{r4, r5, r6, pc}
 80090e4:	2101      	movs	r1, #1
 80090e6:	fa01 f506 	lsl.w	r5, r1, r6
 80090ea:	1d6a      	adds	r2, r5, #5
 80090ec:	0092      	lsls	r2, r2, #2
 80090ee:	4620      	mov	r0, r4
 80090f0:	f000 fb39 	bl	8009766 <_calloc_r>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d0f3      	beq.n	80090e0 <_Balloc+0x46>
 80090f8:	6046      	str	r6, [r0, #4]
 80090fa:	6085      	str	r5, [r0, #8]
 80090fc:	2300      	movs	r3, #0
 80090fe:	6103      	str	r3, [r0, #16]
 8009100:	60c3      	str	r3, [r0, #12]
 8009102:	bd70      	pop	{r4, r5, r6, pc}

08009104 <_Bfree>:
 8009104:	b570      	push	{r4, r5, r6, lr}
 8009106:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009108:	4606      	mov	r6, r0
 800910a:	460d      	mov	r5, r1
 800910c:	b93c      	cbnz	r4, 800911e <_Bfree+0x1a>
 800910e:	2010      	movs	r0, #16
 8009110:	f7ff fd8e 	bl	8008c30 <malloc>
 8009114:	6270      	str	r0, [r6, #36]	; 0x24
 8009116:	6044      	str	r4, [r0, #4]
 8009118:	6084      	str	r4, [r0, #8]
 800911a:	6004      	str	r4, [r0, #0]
 800911c:	60c4      	str	r4, [r0, #12]
 800911e:	b13d      	cbz	r5, 8009130 <_Bfree+0x2c>
 8009120:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009122:	686a      	ldr	r2, [r5, #4]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800912a:	6029      	str	r1, [r5, #0]
 800912c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009130:	bd70      	pop	{r4, r5, r6, pc}

08009132 <__multadd>:
 8009132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009136:	690d      	ldr	r5, [r1, #16]
 8009138:	461f      	mov	r7, r3
 800913a:	4606      	mov	r6, r0
 800913c:	460c      	mov	r4, r1
 800913e:	f101 0e14 	add.w	lr, r1, #20
 8009142:	2300      	movs	r3, #0
 8009144:	f8de 0000 	ldr.w	r0, [lr]
 8009148:	b281      	uxth	r1, r0
 800914a:	fb02 7101 	mla	r1, r2, r1, r7
 800914e:	0c0f      	lsrs	r7, r1, #16
 8009150:	0c00      	lsrs	r0, r0, #16
 8009152:	fb02 7000 	mla	r0, r2, r0, r7
 8009156:	b289      	uxth	r1, r1
 8009158:	3301      	adds	r3, #1
 800915a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800915e:	429d      	cmp	r5, r3
 8009160:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009164:	f84e 1b04 	str.w	r1, [lr], #4
 8009168:	dcec      	bgt.n	8009144 <__multadd+0x12>
 800916a:	b1d7      	cbz	r7, 80091a2 <__multadd+0x70>
 800916c:	68a3      	ldr	r3, [r4, #8]
 800916e:	429d      	cmp	r5, r3
 8009170:	db12      	blt.n	8009198 <__multadd+0x66>
 8009172:	6861      	ldr	r1, [r4, #4]
 8009174:	4630      	mov	r0, r6
 8009176:	3101      	adds	r1, #1
 8009178:	f7ff ff8f 	bl	800909a <_Balloc>
 800917c:	6922      	ldr	r2, [r4, #16]
 800917e:	3202      	adds	r2, #2
 8009180:	f104 010c 	add.w	r1, r4, #12
 8009184:	4680      	mov	r8, r0
 8009186:	0092      	lsls	r2, r2, #2
 8009188:	300c      	adds	r0, #12
 800918a:	f7ff ff79 	bl	8009080 <memcpy>
 800918e:	4621      	mov	r1, r4
 8009190:	4630      	mov	r0, r6
 8009192:	f7ff ffb7 	bl	8009104 <_Bfree>
 8009196:	4644      	mov	r4, r8
 8009198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800919c:	3501      	adds	r5, #1
 800919e:	615f      	str	r7, [r3, #20]
 80091a0:	6125      	str	r5, [r4, #16]
 80091a2:	4620      	mov	r0, r4
 80091a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080091a8 <__hi0bits>:
 80091a8:	0c03      	lsrs	r3, r0, #16
 80091aa:	041b      	lsls	r3, r3, #16
 80091ac:	b913      	cbnz	r3, 80091b4 <__hi0bits+0xc>
 80091ae:	0400      	lsls	r0, r0, #16
 80091b0:	2310      	movs	r3, #16
 80091b2:	e000      	b.n	80091b6 <__hi0bits+0xe>
 80091b4:	2300      	movs	r3, #0
 80091b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80091ba:	bf04      	itt	eq
 80091bc:	0200      	lsleq	r0, r0, #8
 80091be:	3308      	addeq	r3, #8
 80091c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80091c4:	bf04      	itt	eq
 80091c6:	0100      	lsleq	r0, r0, #4
 80091c8:	3304      	addeq	r3, #4
 80091ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80091ce:	bf04      	itt	eq
 80091d0:	0080      	lsleq	r0, r0, #2
 80091d2:	3302      	addeq	r3, #2
 80091d4:	2800      	cmp	r0, #0
 80091d6:	db03      	blt.n	80091e0 <__hi0bits+0x38>
 80091d8:	0042      	lsls	r2, r0, #1
 80091da:	d503      	bpl.n	80091e4 <__hi0bits+0x3c>
 80091dc:	1c58      	adds	r0, r3, #1
 80091de:	4770      	bx	lr
 80091e0:	4618      	mov	r0, r3
 80091e2:	4770      	bx	lr
 80091e4:	2020      	movs	r0, #32
 80091e6:	4770      	bx	lr

080091e8 <__lo0bits>:
 80091e8:	6803      	ldr	r3, [r0, #0]
 80091ea:	f013 0207 	ands.w	r2, r3, #7
 80091ee:	d00b      	beq.n	8009208 <__lo0bits+0x20>
 80091f0:	07d9      	lsls	r1, r3, #31
 80091f2:	d422      	bmi.n	800923a <__lo0bits+0x52>
 80091f4:	079a      	lsls	r2, r3, #30
 80091f6:	bf4b      	itete	mi
 80091f8:	085b      	lsrmi	r3, r3, #1
 80091fa:	089b      	lsrpl	r3, r3, #2
 80091fc:	6003      	strmi	r3, [r0, #0]
 80091fe:	6003      	strpl	r3, [r0, #0]
 8009200:	bf4c      	ite	mi
 8009202:	2001      	movmi	r0, #1
 8009204:	2002      	movpl	r0, #2
 8009206:	4770      	bx	lr
 8009208:	b299      	uxth	r1, r3
 800920a:	b909      	cbnz	r1, 8009210 <__lo0bits+0x28>
 800920c:	0c1b      	lsrs	r3, r3, #16
 800920e:	2210      	movs	r2, #16
 8009210:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009214:	bf04      	itt	eq
 8009216:	0a1b      	lsreq	r3, r3, #8
 8009218:	3208      	addeq	r2, #8
 800921a:	0719      	lsls	r1, r3, #28
 800921c:	bf04      	itt	eq
 800921e:	091b      	lsreq	r3, r3, #4
 8009220:	3204      	addeq	r2, #4
 8009222:	0799      	lsls	r1, r3, #30
 8009224:	bf04      	itt	eq
 8009226:	089b      	lsreq	r3, r3, #2
 8009228:	3202      	addeq	r2, #2
 800922a:	07d9      	lsls	r1, r3, #31
 800922c:	d402      	bmi.n	8009234 <__lo0bits+0x4c>
 800922e:	085b      	lsrs	r3, r3, #1
 8009230:	d005      	beq.n	800923e <__lo0bits+0x56>
 8009232:	3201      	adds	r2, #1
 8009234:	6003      	str	r3, [r0, #0]
 8009236:	4610      	mov	r0, r2
 8009238:	4770      	bx	lr
 800923a:	2000      	movs	r0, #0
 800923c:	4770      	bx	lr
 800923e:	2020      	movs	r0, #32
 8009240:	4770      	bx	lr

08009242 <__i2b>:
 8009242:	b510      	push	{r4, lr}
 8009244:	460c      	mov	r4, r1
 8009246:	2101      	movs	r1, #1
 8009248:	f7ff ff27 	bl	800909a <_Balloc>
 800924c:	2201      	movs	r2, #1
 800924e:	6144      	str	r4, [r0, #20]
 8009250:	6102      	str	r2, [r0, #16]
 8009252:	bd10      	pop	{r4, pc}

08009254 <__multiply>:
 8009254:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009258:	4614      	mov	r4, r2
 800925a:	690a      	ldr	r2, [r1, #16]
 800925c:	6923      	ldr	r3, [r4, #16]
 800925e:	429a      	cmp	r2, r3
 8009260:	bfb8      	it	lt
 8009262:	460b      	movlt	r3, r1
 8009264:	4688      	mov	r8, r1
 8009266:	bfbc      	itt	lt
 8009268:	46a0      	movlt	r8, r4
 800926a:	461c      	movlt	r4, r3
 800926c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009270:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009274:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009278:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800927c:	eb07 0609 	add.w	r6, r7, r9
 8009280:	429e      	cmp	r6, r3
 8009282:	bfc8      	it	gt
 8009284:	3101      	addgt	r1, #1
 8009286:	f7ff ff08 	bl	800909a <_Balloc>
 800928a:	f100 0514 	add.w	r5, r0, #20
 800928e:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8009292:	462b      	mov	r3, r5
 8009294:	2200      	movs	r2, #0
 8009296:	4563      	cmp	r3, ip
 8009298:	d202      	bcs.n	80092a0 <__multiply+0x4c>
 800929a:	f843 2b04 	str.w	r2, [r3], #4
 800929e:	e7fa      	b.n	8009296 <__multiply+0x42>
 80092a0:	f104 0214 	add.w	r2, r4, #20
 80092a4:	f108 0114 	add.w	r1, r8, #20
 80092a8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80092ac:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80092b0:	9300      	str	r3, [sp, #0]
 80092b2:	9b00      	ldr	r3, [sp, #0]
 80092b4:	9201      	str	r2, [sp, #4]
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d957      	bls.n	800936a <__multiply+0x116>
 80092ba:	f8b2 b000 	ldrh.w	fp, [r2]
 80092be:	f1bb 0f00 	cmp.w	fp, #0
 80092c2:	d023      	beq.n	800930c <__multiply+0xb8>
 80092c4:	4689      	mov	r9, r1
 80092c6:	46ae      	mov	lr, r5
 80092c8:	f04f 0800 	mov.w	r8, #0
 80092cc:	f859 4b04 	ldr.w	r4, [r9], #4
 80092d0:	f8be a000 	ldrh.w	sl, [lr]
 80092d4:	b2a3      	uxth	r3, r4
 80092d6:	fb0b a303 	mla	r3, fp, r3, sl
 80092da:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80092de:	f8de 4000 	ldr.w	r4, [lr]
 80092e2:	4443      	add	r3, r8
 80092e4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80092e8:	fb0b 840a 	mla	r4, fp, sl, r8
 80092ec:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80092f0:	46f2      	mov	sl, lr
 80092f2:	b29b      	uxth	r3, r3
 80092f4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80092f8:	454f      	cmp	r7, r9
 80092fa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80092fe:	f84a 3b04 	str.w	r3, [sl], #4
 8009302:	d901      	bls.n	8009308 <__multiply+0xb4>
 8009304:	46d6      	mov	lr, sl
 8009306:	e7e1      	b.n	80092cc <__multiply+0x78>
 8009308:	f8ce 8004 	str.w	r8, [lr, #4]
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009312:	3204      	adds	r2, #4
 8009314:	f1ba 0f00 	cmp.w	sl, #0
 8009318:	d021      	beq.n	800935e <__multiply+0x10a>
 800931a:	682b      	ldr	r3, [r5, #0]
 800931c:	462c      	mov	r4, r5
 800931e:	4689      	mov	r9, r1
 8009320:	f04f 0800 	mov.w	r8, #0
 8009324:	f8b9 e000 	ldrh.w	lr, [r9]
 8009328:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 800932c:	fb0a be0e 	mla	lr, sl, lr, fp
 8009330:	44f0      	add	r8, lr
 8009332:	46a3      	mov	fp, r4
 8009334:	b29b      	uxth	r3, r3
 8009336:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800933a:	f84b 3b04 	str.w	r3, [fp], #4
 800933e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009342:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8009346:	0c1b      	lsrs	r3, r3, #16
 8009348:	fb0a e303 	mla	r3, sl, r3, lr
 800934c:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8009350:	454f      	cmp	r7, r9
 8009352:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8009356:	d901      	bls.n	800935c <__multiply+0x108>
 8009358:	465c      	mov	r4, fp
 800935a:	e7e3      	b.n	8009324 <__multiply+0xd0>
 800935c:	6063      	str	r3, [r4, #4]
 800935e:	3504      	adds	r5, #4
 8009360:	e7a7      	b.n	80092b2 <__multiply+0x5e>
 8009362:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8009366:	b913      	cbnz	r3, 800936e <__multiply+0x11a>
 8009368:	3e01      	subs	r6, #1
 800936a:	2e00      	cmp	r6, #0
 800936c:	dcf9      	bgt.n	8009362 <__multiply+0x10e>
 800936e:	6106      	str	r6, [r0, #16]
 8009370:	b003      	add	sp, #12
 8009372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08009378 <__pow5mult>:
 8009378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800937c:	4615      	mov	r5, r2
 800937e:	f012 0203 	ands.w	r2, r2, #3
 8009382:	4606      	mov	r6, r0
 8009384:	460f      	mov	r7, r1
 8009386:	d007      	beq.n	8009398 <__pow5mult+0x20>
 8009388:	3a01      	subs	r2, #1
 800938a:	4c21      	ldr	r4, [pc, #132]	; (8009410 <__pow5mult+0x98>)
 800938c:	2300      	movs	r3, #0
 800938e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009392:	f7ff fece 	bl	8009132 <__multadd>
 8009396:	4607      	mov	r7, r0
 8009398:	10ad      	asrs	r5, r5, #2
 800939a:	d036      	beq.n	800940a <__pow5mult+0x92>
 800939c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800939e:	b93c      	cbnz	r4, 80093b0 <__pow5mult+0x38>
 80093a0:	2010      	movs	r0, #16
 80093a2:	f7ff fc45 	bl	8008c30 <malloc>
 80093a6:	6270      	str	r0, [r6, #36]	; 0x24
 80093a8:	6044      	str	r4, [r0, #4]
 80093aa:	6084      	str	r4, [r0, #8]
 80093ac:	6004      	str	r4, [r0, #0]
 80093ae:	60c4      	str	r4, [r0, #12]
 80093b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80093b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80093b8:	b94c      	cbnz	r4, 80093ce <__pow5mult+0x56>
 80093ba:	f240 2171 	movw	r1, #625	; 0x271
 80093be:	4630      	mov	r0, r6
 80093c0:	f7ff ff3f 	bl	8009242 <__i2b>
 80093c4:	2300      	movs	r3, #0
 80093c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80093ca:	4604      	mov	r4, r0
 80093cc:	6003      	str	r3, [r0, #0]
 80093ce:	f04f 0800 	mov.w	r8, #0
 80093d2:	07eb      	lsls	r3, r5, #31
 80093d4:	d50a      	bpl.n	80093ec <__pow5mult+0x74>
 80093d6:	4639      	mov	r1, r7
 80093d8:	4622      	mov	r2, r4
 80093da:	4630      	mov	r0, r6
 80093dc:	f7ff ff3a 	bl	8009254 <__multiply>
 80093e0:	4639      	mov	r1, r7
 80093e2:	4681      	mov	r9, r0
 80093e4:	4630      	mov	r0, r6
 80093e6:	f7ff fe8d 	bl	8009104 <_Bfree>
 80093ea:	464f      	mov	r7, r9
 80093ec:	106d      	asrs	r5, r5, #1
 80093ee:	d00c      	beq.n	800940a <__pow5mult+0x92>
 80093f0:	6820      	ldr	r0, [r4, #0]
 80093f2:	b108      	cbz	r0, 80093f8 <__pow5mult+0x80>
 80093f4:	4604      	mov	r4, r0
 80093f6:	e7ec      	b.n	80093d2 <__pow5mult+0x5a>
 80093f8:	4622      	mov	r2, r4
 80093fa:	4621      	mov	r1, r4
 80093fc:	4630      	mov	r0, r6
 80093fe:	f7ff ff29 	bl	8009254 <__multiply>
 8009402:	6020      	str	r0, [r4, #0]
 8009404:	f8c0 8000 	str.w	r8, [r0]
 8009408:	e7f4      	b.n	80093f4 <__pow5mult+0x7c>
 800940a:	4638      	mov	r0, r7
 800940c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009410:	0800a398 	.word	0x0800a398

08009414 <__lshift>:
 8009414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009418:	460c      	mov	r4, r1
 800941a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800941e:	6926      	ldr	r6, [r4, #16]
 8009420:	6849      	ldr	r1, [r1, #4]
 8009422:	68a3      	ldr	r3, [r4, #8]
 8009424:	4456      	add	r6, sl
 8009426:	4607      	mov	r7, r0
 8009428:	4691      	mov	r9, r2
 800942a:	1c75      	adds	r5, r6, #1
 800942c:	42ab      	cmp	r3, r5
 800942e:	da02      	bge.n	8009436 <__lshift+0x22>
 8009430:	3101      	adds	r1, #1
 8009432:	005b      	lsls	r3, r3, #1
 8009434:	e7fa      	b.n	800942c <__lshift+0x18>
 8009436:	4638      	mov	r0, r7
 8009438:	f7ff fe2f 	bl	800909a <_Balloc>
 800943c:	2300      	movs	r3, #0
 800943e:	4680      	mov	r8, r0
 8009440:	f100 0114 	add.w	r1, r0, #20
 8009444:	461a      	mov	r2, r3
 8009446:	4553      	cmp	r3, sl
 8009448:	da03      	bge.n	8009452 <__lshift+0x3e>
 800944a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800944e:	3301      	adds	r3, #1
 8009450:	e7f9      	b.n	8009446 <__lshift+0x32>
 8009452:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8009456:	6920      	ldr	r0, [r4, #16]
 8009458:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800945c:	f019 091f 	ands.w	r9, r9, #31
 8009460:	f104 0114 	add.w	r1, r4, #20
 8009464:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009468:	d014      	beq.n	8009494 <__lshift+0x80>
 800946a:	f1c9 0c20 	rsb	ip, r9, #32
 800946e:	2200      	movs	r2, #0
 8009470:	6808      	ldr	r0, [r1, #0]
 8009472:	fa00 f009 	lsl.w	r0, r0, r9
 8009476:	4302      	orrs	r2, r0
 8009478:	469a      	mov	sl, r3
 800947a:	f843 2b04 	str.w	r2, [r3], #4
 800947e:	f851 2b04 	ldr.w	r2, [r1], #4
 8009482:	458e      	cmp	lr, r1
 8009484:	fa22 f20c 	lsr.w	r2, r2, ip
 8009488:	d8f2      	bhi.n	8009470 <__lshift+0x5c>
 800948a:	f8ca 2004 	str.w	r2, [sl, #4]
 800948e:	b142      	cbz	r2, 80094a2 <__lshift+0x8e>
 8009490:	1cb5      	adds	r5, r6, #2
 8009492:	e006      	b.n	80094a2 <__lshift+0x8e>
 8009494:	3b04      	subs	r3, #4
 8009496:	f851 2b04 	ldr.w	r2, [r1], #4
 800949a:	f843 2f04 	str.w	r2, [r3, #4]!
 800949e:	458e      	cmp	lr, r1
 80094a0:	d8f9      	bhi.n	8009496 <__lshift+0x82>
 80094a2:	3d01      	subs	r5, #1
 80094a4:	4638      	mov	r0, r7
 80094a6:	f8c8 5010 	str.w	r5, [r8, #16]
 80094aa:	4621      	mov	r1, r4
 80094ac:	f7ff fe2a 	bl	8009104 <_Bfree>
 80094b0:	4640      	mov	r0, r8
 80094b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080094b6 <__mcmp>:
 80094b6:	6903      	ldr	r3, [r0, #16]
 80094b8:	690a      	ldr	r2, [r1, #16]
 80094ba:	1a9b      	subs	r3, r3, r2
 80094bc:	b510      	push	{r4, lr}
 80094be:	d111      	bne.n	80094e4 <__mcmp+0x2e>
 80094c0:	0092      	lsls	r2, r2, #2
 80094c2:	3014      	adds	r0, #20
 80094c4:	3114      	adds	r1, #20
 80094c6:	1883      	adds	r3, r0, r2
 80094c8:	440a      	add	r2, r1
 80094ca:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80094ce:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80094d2:	428c      	cmp	r4, r1
 80094d4:	d002      	beq.n	80094dc <__mcmp+0x26>
 80094d6:	d307      	bcc.n	80094e8 <__mcmp+0x32>
 80094d8:	2001      	movs	r0, #1
 80094da:	bd10      	pop	{r4, pc}
 80094dc:	4298      	cmp	r0, r3
 80094de:	d3f4      	bcc.n	80094ca <__mcmp+0x14>
 80094e0:	2000      	movs	r0, #0
 80094e2:	bd10      	pop	{r4, pc}
 80094e4:	4618      	mov	r0, r3
 80094e6:	bd10      	pop	{r4, pc}
 80094e8:	f04f 30ff 	mov.w	r0, #4294967295
 80094ec:	bd10      	pop	{r4, pc}

080094ee <__mdiff>:
 80094ee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f2:	460c      	mov	r4, r1
 80094f4:	4607      	mov	r7, r0
 80094f6:	4611      	mov	r1, r2
 80094f8:	4620      	mov	r0, r4
 80094fa:	4615      	mov	r5, r2
 80094fc:	f7ff ffdb 	bl	80094b6 <__mcmp>
 8009500:	1e06      	subs	r6, r0, #0
 8009502:	d108      	bne.n	8009516 <__mdiff+0x28>
 8009504:	4631      	mov	r1, r6
 8009506:	4638      	mov	r0, r7
 8009508:	f7ff fdc7 	bl	800909a <_Balloc>
 800950c:	2301      	movs	r3, #1
 800950e:	6103      	str	r3, [r0, #16]
 8009510:	6146      	str	r6, [r0, #20]
 8009512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009516:	bfbc      	itt	lt
 8009518:	4623      	movlt	r3, r4
 800951a:	462c      	movlt	r4, r5
 800951c:	4638      	mov	r0, r7
 800951e:	6861      	ldr	r1, [r4, #4]
 8009520:	bfba      	itte	lt
 8009522:	461d      	movlt	r5, r3
 8009524:	2601      	movlt	r6, #1
 8009526:	2600      	movge	r6, #0
 8009528:	f7ff fdb7 	bl	800909a <_Balloc>
 800952c:	692b      	ldr	r3, [r5, #16]
 800952e:	60c6      	str	r6, [r0, #12]
 8009530:	6926      	ldr	r6, [r4, #16]
 8009532:	f105 0914 	add.w	r9, r5, #20
 8009536:	3414      	adds	r4, #20
 8009538:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 800953c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009540:	f100 0514 	add.w	r5, r0, #20
 8009544:	f04f 0c00 	mov.w	ip, #0
 8009548:	f854 3b04 	ldr.w	r3, [r4], #4
 800954c:	f859 2b04 	ldr.w	r2, [r9], #4
 8009550:	fa1c f183 	uxtah	r1, ip, r3
 8009554:	fa1f fe82 	uxth.w	lr, r2
 8009558:	0c12      	lsrs	r2, r2, #16
 800955a:	ebce 0101 	rsb	r1, lr, r1
 800955e:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8009562:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009566:	b289      	uxth	r1, r1
 8009568:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800956c:	45c8      	cmp	r8, r9
 800956e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009572:	46a6      	mov	lr, r4
 8009574:	f845 3b04 	str.w	r3, [r5], #4
 8009578:	d8e6      	bhi.n	8009548 <__mdiff+0x5a>
 800957a:	45be      	cmp	lr, r7
 800957c:	d20e      	bcs.n	800959c <__mdiff+0xae>
 800957e:	f85e 1b04 	ldr.w	r1, [lr], #4
 8009582:	fa1c f281 	uxtah	r2, ip, r1
 8009586:	1413      	asrs	r3, r2, #16
 8009588:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 800958c:	b292      	uxth	r2, r2
 800958e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009592:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009596:	f845 2b04 	str.w	r2, [r5], #4
 800959a:	e7ee      	b.n	800957a <__mdiff+0x8c>
 800959c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80095a0:	b90b      	cbnz	r3, 80095a6 <__mdiff+0xb8>
 80095a2:	3e01      	subs	r6, #1
 80095a4:	e7fa      	b.n	800959c <__mdiff+0xae>
 80095a6:	6106      	str	r6, [r0, #16]
 80095a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080095ac <__d2b>:
 80095ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095b0:	460e      	mov	r6, r1
 80095b2:	2101      	movs	r1, #1
 80095b4:	ec59 8b10 	vmov	r8, r9, d0
 80095b8:	4615      	mov	r5, r2
 80095ba:	f7ff fd6e 	bl	800909a <_Balloc>
 80095be:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80095c2:	4607      	mov	r7, r0
 80095c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80095c8:	b10c      	cbz	r4, 80095ce <__d2b+0x22>
 80095ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095ce:	9301      	str	r3, [sp, #4]
 80095d0:	f1b8 0f00 	cmp.w	r8, #0
 80095d4:	d019      	beq.n	800960a <__d2b+0x5e>
 80095d6:	a802      	add	r0, sp, #8
 80095d8:	f840 8d08 	str.w	r8, [r0, #-8]!
 80095dc:	f7ff fe04 	bl	80091e8 <__lo0bits>
 80095e0:	9b00      	ldr	r3, [sp, #0]
 80095e2:	b148      	cbz	r0, 80095f8 <__d2b+0x4c>
 80095e4:	9a01      	ldr	r2, [sp, #4]
 80095e6:	f1c0 0120 	rsb	r1, r0, #32
 80095ea:	fa02 f101 	lsl.w	r1, r2, r1
 80095ee:	430b      	orrs	r3, r1
 80095f0:	40c2      	lsrs	r2, r0
 80095f2:	617b      	str	r3, [r7, #20]
 80095f4:	9201      	str	r2, [sp, #4]
 80095f6:	e000      	b.n	80095fa <__d2b+0x4e>
 80095f8:	617b      	str	r3, [r7, #20]
 80095fa:	9b01      	ldr	r3, [sp, #4]
 80095fc:	61bb      	str	r3, [r7, #24]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	bf14      	ite	ne
 8009602:	2102      	movne	r1, #2
 8009604:	2101      	moveq	r1, #1
 8009606:	6139      	str	r1, [r7, #16]
 8009608:	e007      	b.n	800961a <__d2b+0x6e>
 800960a:	a801      	add	r0, sp, #4
 800960c:	f7ff fdec 	bl	80091e8 <__lo0bits>
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	617b      	str	r3, [r7, #20]
 8009614:	2101      	movs	r1, #1
 8009616:	6139      	str	r1, [r7, #16]
 8009618:	3020      	adds	r0, #32
 800961a:	b134      	cbz	r4, 800962a <__d2b+0x7e>
 800961c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009620:	4404      	add	r4, r0
 8009622:	6034      	str	r4, [r6, #0]
 8009624:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009628:	e009      	b.n	800963e <__d2b+0x92>
 800962a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800962e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009632:	6030      	str	r0, [r6, #0]
 8009634:	6918      	ldr	r0, [r3, #16]
 8009636:	f7ff fdb7 	bl	80091a8 <__hi0bits>
 800963a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800963e:	6028      	str	r0, [r5, #0]
 8009640:	4638      	mov	r0, r7
 8009642:	b003      	add	sp, #12
 8009644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009648 <_sbrk_r>:
 8009648:	b538      	push	{r3, r4, r5, lr}
 800964a:	4c06      	ldr	r4, [pc, #24]	; (8009664 <_sbrk_r+0x1c>)
 800964c:	2300      	movs	r3, #0
 800964e:	4605      	mov	r5, r0
 8009650:	4608      	mov	r0, r1
 8009652:	6023      	str	r3, [r4, #0]
 8009654:	f000 fb8c 	bl	8009d70 <_sbrk>
 8009658:	1c43      	adds	r3, r0, #1
 800965a:	d102      	bne.n	8009662 <_sbrk_r+0x1a>
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	b103      	cbz	r3, 8009662 <_sbrk_r+0x1a>
 8009660:	602b      	str	r3, [r5, #0]
 8009662:	bd38      	pop	{r3, r4, r5, pc}
 8009664:	20000c2c 	.word	0x20000c2c

08009668 <__ssprint_r>:
 8009668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966c:	4693      	mov	fp, r2
 800966e:	6892      	ldr	r2, [r2, #8]
 8009670:	4681      	mov	r9, r0
 8009672:	460c      	mov	r4, r1
 8009674:	b34a      	cbz	r2, 80096ca <__ssprint_r+0x62>
 8009676:	2300      	movs	r3, #0
 8009678:	f8db a000 	ldr.w	sl, [fp]
 800967c:	9301      	str	r3, [sp, #4]
 800967e:	461f      	mov	r7, r3
 8009680:	e006      	b.n	8009690 <__ssprint_r+0x28>
 8009682:	f8da 3000 	ldr.w	r3, [sl]
 8009686:	f8da 7004 	ldr.w	r7, [sl, #4]
 800968a:	9301      	str	r3, [sp, #4]
 800968c:	f10a 0a08 	add.w	sl, sl, #8
 8009690:	2f00      	cmp	r7, #0
 8009692:	d0f6      	beq.n	8009682 <__ssprint_r+0x1a>
 8009694:	68a6      	ldr	r6, [r4, #8]
 8009696:	42b7      	cmp	r7, r6
 8009698:	d360      	bcc.n	800975c <__ssprint_r+0xf4>
 800969a:	89a0      	ldrh	r0, [r4, #12]
 800969c:	f410 6f90 	tst.w	r0, #1152	; 0x480
 80096a0:	d117      	bne.n	80096d2 <__ssprint_r+0x6a>
 80096a2:	42b7      	cmp	r7, r6
 80096a4:	d35a      	bcc.n	800975c <__ssprint_r+0xf4>
 80096a6:	4632      	mov	r2, r6
 80096a8:	9901      	ldr	r1, [sp, #4]
 80096aa:	6820      	ldr	r0, [r4, #0]
 80096ac:	f000 f99c 	bl	80099e8 <memmove>
 80096b0:	68a2      	ldr	r2, [r4, #8]
 80096b2:	1b92      	subs	r2, r2, r6
 80096b4:	60a2      	str	r2, [r4, #8]
 80096b6:	6822      	ldr	r2, [r4, #0]
 80096b8:	4416      	add	r6, r2
 80096ba:	f8db 2008 	ldr.w	r2, [fp, #8]
 80096be:	6026      	str	r6, [r4, #0]
 80096c0:	1bd7      	subs	r7, r2, r7
 80096c2:	f8cb 7008 	str.w	r7, [fp, #8]
 80096c6:	2f00      	cmp	r7, #0
 80096c8:	d1db      	bne.n	8009682 <__ssprint_r+0x1a>
 80096ca:	2000      	movs	r0, #0
 80096cc:	f8cb 0004 	str.w	r0, [fp, #4]
 80096d0:	e046      	b.n	8009760 <__ssprint_r+0xf8>
 80096d2:	6825      	ldr	r5, [r4, #0]
 80096d4:	6921      	ldr	r1, [r4, #16]
 80096d6:	ebc1 0805 	rsb	r8, r1, r5
 80096da:	f108 0201 	add.w	r2, r8, #1
 80096de:	6965      	ldr	r5, [r4, #20]
 80096e0:	443a      	add	r2, r7
 80096e2:	2302      	movs	r3, #2
 80096e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096e8:	fb95 f5f3 	sdiv	r5, r5, r3
 80096ec:	4295      	cmp	r5, r2
 80096ee:	bf38      	it	cc
 80096f0:	4615      	movcc	r5, r2
 80096f2:	0543      	lsls	r3, r0, #21
 80096f4:	d510      	bpl.n	8009718 <__ssprint_r+0xb0>
 80096f6:	4629      	mov	r1, r5
 80096f8:	4648      	mov	r0, r9
 80096fa:	f7ff faa1 	bl	8008c40 <_malloc_r>
 80096fe:	4606      	mov	r6, r0
 8009700:	b1a0      	cbz	r0, 800972c <__ssprint_r+0xc4>
 8009702:	4642      	mov	r2, r8
 8009704:	6921      	ldr	r1, [r4, #16]
 8009706:	f7ff fcbb 	bl	8009080 <memcpy>
 800970a:	89a2      	ldrh	r2, [r4, #12]
 800970c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009710:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009714:	81a2      	strh	r2, [r4, #12]
 8009716:	e018      	b.n	800974a <__ssprint_r+0xe2>
 8009718:	462a      	mov	r2, r5
 800971a:	4648      	mov	r0, r9
 800971c:	f000 f980 	bl	8009a20 <_realloc_r>
 8009720:	4606      	mov	r6, r0
 8009722:	b990      	cbnz	r0, 800974a <__ssprint_r+0xe2>
 8009724:	6921      	ldr	r1, [r4, #16]
 8009726:	4648      	mov	r0, r9
 8009728:	f000 f8a0 	bl	800986c <_free_r>
 800972c:	220c      	movs	r2, #12
 800972e:	f8c9 2000 	str.w	r2, [r9]
 8009732:	89a2      	ldrh	r2, [r4, #12]
 8009734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009738:	81a2      	strh	r2, [r4, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	f8cb 2008 	str.w	r2, [fp, #8]
 8009740:	f8cb 2004 	str.w	r2, [fp, #4]
 8009744:	f04f 30ff 	mov.w	r0, #4294967295
 8009748:	e00a      	b.n	8009760 <__ssprint_r+0xf8>
 800974a:	6126      	str	r6, [r4, #16]
 800974c:	6165      	str	r5, [r4, #20]
 800974e:	4446      	add	r6, r8
 8009750:	ebc8 0505 	rsb	r5, r8, r5
 8009754:	6026      	str	r6, [r4, #0]
 8009756:	60a5      	str	r5, [r4, #8]
 8009758:	463e      	mov	r6, r7
 800975a:	e7a2      	b.n	80096a2 <__ssprint_r+0x3a>
 800975c:	463e      	mov	r6, r7
 800975e:	e7a2      	b.n	80096a6 <__ssprint_r+0x3e>
 8009760:	b003      	add	sp, #12
 8009762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009766 <_calloc_r>:
 8009766:	b510      	push	{r4, lr}
 8009768:	4351      	muls	r1, r2
 800976a:	f7ff fa69 	bl	8008c40 <_malloc_r>
 800976e:	4604      	mov	r4, r0
 8009770:	b320      	cbz	r0, 80097bc <_calloc_r+0x56>
 8009772:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009776:	f022 0203 	bic.w	r2, r2, #3
 800977a:	3a04      	subs	r2, #4
 800977c:	2a24      	cmp	r2, #36	; 0x24
 800977e:	d81a      	bhi.n	80097b6 <_calloc_r+0x50>
 8009780:	2a13      	cmp	r2, #19
 8009782:	d912      	bls.n	80097aa <_calloc_r+0x44>
 8009784:	2100      	movs	r1, #0
 8009786:	2a1b      	cmp	r2, #27
 8009788:	6001      	str	r1, [r0, #0]
 800978a:	6041      	str	r1, [r0, #4]
 800978c:	d802      	bhi.n	8009794 <_calloc_r+0x2e>
 800978e:	f100 0308 	add.w	r3, r0, #8
 8009792:	e00b      	b.n	80097ac <_calloc_r+0x46>
 8009794:	2a24      	cmp	r2, #36	; 0x24
 8009796:	6081      	str	r1, [r0, #8]
 8009798:	60c1      	str	r1, [r0, #12]
 800979a:	bf11      	iteee	ne
 800979c:	f100 0310 	addne.w	r3, r0, #16
 80097a0:	6101      	streq	r1, [r0, #16]
 80097a2:	f100 0318 	addeq.w	r3, r0, #24
 80097a6:	6141      	streq	r1, [r0, #20]
 80097a8:	e000      	b.n	80097ac <_calloc_r+0x46>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2200      	movs	r2, #0
 80097ae:	601a      	str	r2, [r3, #0]
 80097b0:	605a      	str	r2, [r3, #4]
 80097b2:	609a      	str	r2, [r3, #8]
 80097b4:	e002      	b.n	80097bc <_calloc_r+0x56>
 80097b6:	2100      	movs	r1, #0
 80097b8:	f7fd fc0d 	bl	8006fd6 <memset>
 80097bc:	4620      	mov	r0, r4
 80097be:	bd10      	pop	{r4, pc}

080097c0 <_malloc_trim_r>:
 80097c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c4:	4f25      	ldr	r7, [pc, #148]	; (800985c <_malloc_trim_r+0x9c>)
 80097c6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8009868 <_malloc_trim_r+0xa8>
 80097ca:	4689      	mov	r9, r1
 80097cc:	4606      	mov	r6, r0
 80097ce:	f7ff fc62 	bl	8009096 <__malloc_lock>
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	685d      	ldr	r5, [r3, #4]
 80097d6:	f1a8 0411 	sub.w	r4, r8, #17
 80097da:	f025 0503 	bic.w	r5, r5, #3
 80097de:	442c      	add	r4, r5
 80097e0:	ebc9 0404 	rsb	r4, r9, r4
 80097e4:	fbb4 f4f8 	udiv	r4, r4, r8
 80097e8:	3c01      	subs	r4, #1
 80097ea:	fb08 f404 	mul.w	r4, r8, r4
 80097ee:	4544      	cmp	r4, r8
 80097f0:	da05      	bge.n	80097fe <_malloc_trim_r+0x3e>
 80097f2:	4630      	mov	r0, r6
 80097f4:	f7ff fc50 	bl	8009098 <__malloc_unlock>
 80097f8:	2000      	movs	r0, #0
 80097fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097fe:	2100      	movs	r1, #0
 8009800:	4630      	mov	r0, r6
 8009802:	f7ff ff21 	bl	8009648 <_sbrk_r>
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	442b      	add	r3, r5
 800980a:	4298      	cmp	r0, r3
 800980c:	d1f1      	bne.n	80097f2 <_malloc_trim_r+0x32>
 800980e:	4261      	negs	r1, r4
 8009810:	4630      	mov	r0, r6
 8009812:	f7ff ff19 	bl	8009648 <_sbrk_r>
 8009816:	3001      	adds	r0, #1
 8009818:	d110      	bne.n	800983c <_malloc_trim_r+0x7c>
 800981a:	2100      	movs	r1, #0
 800981c:	4630      	mov	r0, r6
 800981e:	f7ff ff13 	bl	8009648 <_sbrk_r>
 8009822:	68ba      	ldr	r2, [r7, #8]
 8009824:	1a83      	subs	r3, r0, r2
 8009826:	2b0f      	cmp	r3, #15
 8009828:	dde3      	ble.n	80097f2 <_malloc_trim_r+0x32>
 800982a:	490d      	ldr	r1, [pc, #52]	; (8009860 <_malloc_trim_r+0xa0>)
 800982c:	6809      	ldr	r1, [r1, #0]
 800982e:	1a40      	subs	r0, r0, r1
 8009830:	490c      	ldr	r1, [pc, #48]	; (8009864 <_malloc_trim_r+0xa4>)
 8009832:	f043 0301 	orr.w	r3, r3, #1
 8009836:	6008      	str	r0, [r1, #0]
 8009838:	6053      	str	r3, [r2, #4]
 800983a:	e7da      	b.n	80097f2 <_malloc_trim_r+0x32>
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	4a09      	ldr	r2, [pc, #36]	; (8009864 <_malloc_trim_r+0xa4>)
 8009840:	1b2d      	subs	r5, r5, r4
 8009842:	f045 0501 	orr.w	r5, r5, #1
 8009846:	605d      	str	r5, [r3, #4]
 8009848:	6813      	ldr	r3, [r2, #0]
 800984a:	4630      	mov	r0, r6
 800984c:	1b1c      	subs	r4, r3, r4
 800984e:	6014      	str	r4, [r2, #0]
 8009850:	f7ff fc22 	bl	8009098 <__malloc_unlock>
 8009854:	2001      	movs	r0, #1
 8009856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800985a:	bf00      	nop
 800985c:	200003f0 	.word	0x200003f0
 8009860:	200007fc 	.word	0x200007fc
 8009864:	20000854 	.word	0x20000854
 8009868:	00000080 	.word	0x00000080

0800986c <_free_r>:
 800986c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009870:	4604      	mov	r4, r0
 8009872:	4688      	mov	r8, r1
 8009874:	2900      	cmp	r1, #0
 8009876:	f000 80ad 	beq.w	80099d4 <_free_r+0x168>
 800987a:	f7ff fc0c 	bl	8009096 <__malloc_lock>
 800987e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009882:	4d55      	ldr	r5, [pc, #340]	; (80099d8 <_free_r+0x16c>)
 8009884:	f022 0001 	bic.w	r0, r2, #1
 8009888:	f1a8 0308 	sub.w	r3, r8, #8
 800988c:	181f      	adds	r7, r3, r0
 800988e:	68a9      	ldr	r1, [r5, #8]
 8009890:	687e      	ldr	r6, [r7, #4]
 8009892:	428f      	cmp	r7, r1
 8009894:	f026 0603 	bic.w	r6, r6, #3
 8009898:	f002 0201 	and.w	r2, r2, #1
 800989c:	d11b      	bne.n	80098d6 <_free_r+0x6a>
 800989e:	4430      	add	r0, r6
 80098a0:	b93a      	cbnz	r2, 80098b2 <_free_r+0x46>
 80098a2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80098a6:	1a9b      	subs	r3, r3, r2
 80098a8:	4410      	add	r0, r2
 80098aa:	6899      	ldr	r1, [r3, #8]
 80098ac:	68da      	ldr	r2, [r3, #12]
 80098ae:	60ca      	str	r2, [r1, #12]
 80098b0:	6091      	str	r1, [r2, #8]
 80098b2:	f040 0201 	orr.w	r2, r0, #1
 80098b6:	605a      	str	r2, [r3, #4]
 80098b8:	60ab      	str	r3, [r5, #8]
 80098ba:	4b48      	ldr	r3, [pc, #288]	; (80099dc <_free_r+0x170>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4298      	cmp	r0, r3
 80098c0:	d304      	bcc.n	80098cc <_free_r+0x60>
 80098c2:	4b47      	ldr	r3, [pc, #284]	; (80099e0 <_free_r+0x174>)
 80098c4:	4620      	mov	r0, r4
 80098c6:	6819      	ldr	r1, [r3, #0]
 80098c8:	f7ff ff7a 	bl	80097c0 <_malloc_trim_r>
 80098cc:	4620      	mov	r0, r4
 80098ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098d2:	f7ff bbe1 	b.w	8009098 <__malloc_unlock>
 80098d6:	607e      	str	r6, [r7, #4]
 80098d8:	b97a      	cbnz	r2, 80098fa <_free_r+0x8e>
 80098da:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80098de:	1a5b      	subs	r3, r3, r1
 80098e0:	4408      	add	r0, r1
 80098e2:	6899      	ldr	r1, [r3, #8]
 80098e4:	f105 0e08 	add.w	lr, r5, #8
 80098e8:	4571      	cmp	r1, lr
 80098ea:	d008      	beq.n	80098fe <_free_r+0x92>
 80098ec:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80098f0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80098f4:	f8ce 1008 	str.w	r1, [lr, #8]
 80098f8:	e002      	b.n	8009900 <_free_r+0x94>
 80098fa:	2200      	movs	r2, #0
 80098fc:	e000      	b.n	8009900 <_free_r+0x94>
 80098fe:	2201      	movs	r2, #1
 8009900:	19b9      	adds	r1, r7, r6
 8009902:	6849      	ldr	r1, [r1, #4]
 8009904:	07c9      	lsls	r1, r1, #31
 8009906:	d40e      	bmi.n	8009926 <_free_r+0xba>
 8009908:	4430      	add	r0, r6
 800990a:	68b9      	ldr	r1, [r7, #8]
 800990c:	b942      	cbnz	r2, 8009920 <_free_r+0xb4>
 800990e:	4e35      	ldr	r6, [pc, #212]	; (80099e4 <_free_r+0x178>)
 8009910:	42b1      	cmp	r1, r6
 8009912:	d105      	bne.n	8009920 <_free_r+0xb4>
 8009914:	616b      	str	r3, [r5, #20]
 8009916:	612b      	str	r3, [r5, #16]
 8009918:	2201      	movs	r2, #1
 800991a:	60d9      	str	r1, [r3, #12]
 800991c:	6099      	str	r1, [r3, #8]
 800991e:	e002      	b.n	8009926 <_free_r+0xba>
 8009920:	68fe      	ldr	r6, [r7, #12]
 8009922:	60ce      	str	r6, [r1, #12]
 8009924:	60b1      	str	r1, [r6, #8]
 8009926:	f040 0101 	orr.w	r1, r0, #1
 800992a:	6059      	str	r1, [r3, #4]
 800992c:	5018      	str	r0, [r3, r0]
 800992e:	2a00      	cmp	r2, #0
 8009930:	d1cc      	bne.n	80098cc <_free_r+0x60>
 8009932:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009936:	d212      	bcs.n	800995e <_free_r+0xf2>
 8009938:	08c0      	lsrs	r0, r0, #3
 800993a:	1081      	asrs	r1, r0, #2
 800993c:	2201      	movs	r2, #1
 800993e:	fa02 f101 	lsl.w	r1, r2, r1
 8009942:	686a      	ldr	r2, [r5, #4]
 8009944:	3001      	adds	r0, #1
 8009946:	430a      	orrs	r2, r1
 8009948:	606a      	str	r2, [r5, #4]
 800994a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800994e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8009952:	6099      	str	r1, [r3, #8]
 8009954:	3a08      	subs	r2, #8
 8009956:	60da      	str	r2, [r3, #12]
 8009958:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800995c:	e038      	b.n	80099d0 <_free_r+0x164>
 800995e:	0a42      	lsrs	r2, r0, #9
 8009960:	2a04      	cmp	r2, #4
 8009962:	d802      	bhi.n	800996a <_free_r+0xfe>
 8009964:	0982      	lsrs	r2, r0, #6
 8009966:	3238      	adds	r2, #56	; 0x38
 8009968:	e015      	b.n	8009996 <_free_r+0x12a>
 800996a:	2a14      	cmp	r2, #20
 800996c:	d801      	bhi.n	8009972 <_free_r+0x106>
 800996e:	325b      	adds	r2, #91	; 0x5b
 8009970:	e011      	b.n	8009996 <_free_r+0x12a>
 8009972:	2a54      	cmp	r2, #84	; 0x54
 8009974:	d802      	bhi.n	800997c <_free_r+0x110>
 8009976:	0b02      	lsrs	r2, r0, #12
 8009978:	326e      	adds	r2, #110	; 0x6e
 800997a:	e00c      	b.n	8009996 <_free_r+0x12a>
 800997c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009980:	d802      	bhi.n	8009988 <_free_r+0x11c>
 8009982:	0bc2      	lsrs	r2, r0, #15
 8009984:	3277      	adds	r2, #119	; 0x77
 8009986:	e006      	b.n	8009996 <_free_r+0x12a>
 8009988:	f240 5154 	movw	r1, #1364	; 0x554
 800998c:	428a      	cmp	r2, r1
 800998e:	bf9a      	itte	ls
 8009990:	0c82      	lsrls	r2, r0, #18
 8009992:	327c      	addls	r2, #124	; 0x7c
 8009994:	227e      	movhi	r2, #126	; 0x7e
 8009996:	1c51      	adds	r1, r2, #1
 8009998:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800999c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80099a0:	4f0d      	ldr	r7, [pc, #52]	; (80099d8 <_free_r+0x16c>)
 80099a2:	428e      	cmp	r6, r1
 80099a4:	d10b      	bne.n	80099be <_free_r+0x152>
 80099a6:	2101      	movs	r1, #1
 80099a8:	1092      	asrs	r2, r2, #2
 80099aa:	fa01 f202 	lsl.w	r2, r1, r2
 80099ae:	6879      	ldr	r1, [r7, #4]
 80099b0:	4311      	orrs	r1, r2
 80099b2:	6079      	str	r1, [r7, #4]
 80099b4:	4631      	mov	r1, r6
 80099b6:	e008      	b.n	80099ca <_free_r+0x15e>
 80099b8:	6889      	ldr	r1, [r1, #8]
 80099ba:	428e      	cmp	r6, r1
 80099bc:	d004      	beq.n	80099c8 <_free_r+0x15c>
 80099be:	684a      	ldr	r2, [r1, #4]
 80099c0:	f022 0203 	bic.w	r2, r2, #3
 80099c4:	4290      	cmp	r0, r2
 80099c6:	d3f7      	bcc.n	80099b8 <_free_r+0x14c>
 80099c8:	68ce      	ldr	r6, [r1, #12]
 80099ca:	60de      	str	r6, [r3, #12]
 80099cc:	6099      	str	r1, [r3, #8]
 80099ce:	60b3      	str	r3, [r6, #8]
 80099d0:	60cb      	str	r3, [r1, #12]
 80099d2:	e77b      	b.n	80098cc <_free_r+0x60>
 80099d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099d8:	200003f0 	.word	0x200003f0
 80099dc:	200007f8 	.word	0x200007f8
 80099e0:	20000850 	.word	0x20000850
 80099e4:	200003f8 	.word	0x200003f8

080099e8 <memmove>:
 80099e8:	4288      	cmp	r0, r1
 80099ea:	b510      	push	{r4, lr}
 80099ec:	eb01 0302 	add.w	r3, r1, r2
 80099f0:	d801      	bhi.n	80099f6 <memmove+0xe>
 80099f2:	1e42      	subs	r2, r0, #1
 80099f4:	e00b      	b.n	8009a0e <memmove+0x26>
 80099f6:	4298      	cmp	r0, r3
 80099f8:	d2fb      	bcs.n	80099f2 <memmove+0xa>
 80099fa:	1881      	adds	r1, r0, r2
 80099fc:	1ad2      	subs	r2, r2, r3
 80099fe:	42d3      	cmn	r3, r2
 8009a00:	d004      	beq.n	8009a0c <memmove+0x24>
 8009a02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a06:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009a0a:	e7f8      	b.n	80099fe <memmove+0x16>
 8009a0c:	bd10      	pop	{r4, pc}
 8009a0e:	4299      	cmp	r1, r3
 8009a10:	d004      	beq.n	8009a1c <memmove+0x34>
 8009a12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a16:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009a1a:	e7f8      	b.n	8009a0e <memmove+0x26>
 8009a1c:	bd10      	pop	{r4, pc}
	...

08009a20 <_realloc_r>:
 8009a20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a24:	4681      	mov	r9, r0
 8009a26:	460c      	mov	r4, r1
 8009a28:	b929      	cbnz	r1, 8009a36 <_realloc_r+0x16>
 8009a2a:	4611      	mov	r1, r2
 8009a2c:	b003      	add	sp, #12
 8009a2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a32:	f7ff b905 	b.w	8008c40 <_malloc_r>
 8009a36:	9201      	str	r2, [sp, #4]
 8009a38:	f7ff fb2d 	bl	8009096 <__malloc_lock>
 8009a3c:	9a01      	ldr	r2, [sp, #4]
 8009a3e:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8009a42:	f102 080b 	add.w	r8, r2, #11
 8009a46:	f1b8 0f16 	cmp.w	r8, #22
 8009a4a:	f1a4 0b08 	sub.w	fp, r4, #8
 8009a4e:	f02e 0503 	bic.w	r5, lr, #3
 8009a52:	d903      	bls.n	8009a5c <_realloc_r+0x3c>
 8009a54:	f038 0807 	bics.w	r8, r8, #7
 8009a58:	d502      	bpl.n	8009a60 <_realloc_r+0x40>
 8009a5a:	e003      	b.n	8009a64 <_realloc_r+0x44>
 8009a5c:	f04f 0810 	mov.w	r8, #16
 8009a60:	4590      	cmp	r8, r2
 8009a62:	d204      	bcs.n	8009a6e <_realloc_r+0x4e>
 8009a64:	230c      	movs	r3, #12
 8009a66:	f8c9 3000 	str.w	r3, [r9]
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	e17d      	b.n	8009d6a <_realloc_r+0x34a>
 8009a6e:	45a8      	cmp	r8, r5
 8009a70:	f340 8150 	ble.w	8009d14 <_realloc_r+0x2f4>
 8009a74:	4ba6      	ldr	r3, [pc, #664]	; (8009d10 <_realloc_r+0x2f0>)
 8009a76:	6898      	ldr	r0, [r3, #8]
 8009a78:	eb0b 0105 	add.w	r1, fp, r5
 8009a7c:	4281      	cmp	r1, r0
 8009a7e:	684f      	ldr	r7, [r1, #4]
 8009a80:	d005      	beq.n	8009a8e <_realloc_r+0x6e>
 8009a82:	f027 0601 	bic.w	r6, r7, #1
 8009a86:	440e      	add	r6, r1
 8009a88:	6876      	ldr	r6, [r6, #4]
 8009a8a:	07f6      	lsls	r6, r6, #31
 8009a8c:	d426      	bmi.n	8009adc <_realloc_r+0xbc>
 8009a8e:	f027 0a03 	bic.w	sl, r7, #3
 8009a92:	4281      	cmp	r1, r0
 8009a94:	eb05 070a 	add.w	r7, r5, sl
 8009a98:	d118      	bne.n	8009acc <_realloc_r+0xac>
 8009a9a:	f108 0610 	add.w	r6, r8, #16
 8009a9e:	42b7      	cmp	r7, r6
 8009aa0:	db1f      	blt.n	8009ae2 <_realloc_r+0xc2>
 8009aa2:	eb0b 0008 	add.w	r0, fp, r8
 8009aa6:	ebc8 0707 	rsb	r7, r8, r7
 8009aaa:	f047 0701 	orr.w	r7, r7, #1
 8009aae:	6098      	str	r0, [r3, #8]
 8009ab0:	6047      	str	r7, [r0, #4]
 8009ab2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009ab6:	f003 0301 	and.w	r3, r3, #1
 8009aba:	ea43 0308 	orr.w	r3, r3, r8
 8009abe:	4648      	mov	r0, r9
 8009ac0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ac4:	f7ff fae8 	bl	8009098 <__malloc_unlock>
 8009ac8:	4620      	mov	r0, r4
 8009aca:	e14e      	b.n	8009d6a <_realloc_r+0x34a>
 8009acc:	45b8      	cmp	r8, r7
 8009ace:	dc08      	bgt.n	8009ae2 <_realloc_r+0xc2>
 8009ad0:	68cb      	ldr	r3, [r1, #12]
 8009ad2:	688a      	ldr	r2, [r1, #8]
 8009ad4:	463d      	mov	r5, r7
 8009ad6:	60d3      	str	r3, [r2, #12]
 8009ad8:	609a      	str	r2, [r3, #8]
 8009ada:	e11b      	b.n	8009d14 <_realloc_r+0x2f4>
 8009adc:	f04f 0a00 	mov.w	sl, #0
 8009ae0:	4651      	mov	r1, sl
 8009ae2:	f01e 0f01 	tst.w	lr, #1
 8009ae6:	f040 80c3 	bne.w	8009c70 <_realloc_r+0x250>
 8009aea:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8009aee:	ebc7 070b 	rsb	r7, r7, fp
 8009af2:	687e      	ldr	r6, [r7, #4]
 8009af4:	f026 0603 	bic.w	r6, r6, #3
 8009af8:	442e      	add	r6, r5
 8009afa:	2900      	cmp	r1, #0
 8009afc:	f000 8083 	beq.w	8009c06 <_realloc_r+0x1e6>
 8009b00:	4281      	cmp	r1, r0
 8009b02:	44b2      	add	sl, r6
 8009b04:	d147      	bne.n	8009b96 <_realloc_r+0x176>
 8009b06:	f108 0110 	add.w	r1, r8, #16
 8009b0a:	458a      	cmp	sl, r1
 8009b0c:	db7b      	blt.n	8009c06 <_realloc_r+0x1e6>
 8009b0e:	463e      	mov	r6, r7
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8009b16:	60ca      	str	r2, [r1, #12]
 8009b18:	6091      	str	r1, [r2, #8]
 8009b1a:	1f2a      	subs	r2, r5, #4
 8009b1c:	2a24      	cmp	r2, #36	; 0x24
 8009b1e:	d825      	bhi.n	8009b6c <_realloc_r+0x14c>
 8009b20:	2a13      	cmp	r2, #19
 8009b22:	d91b      	bls.n	8009b5c <_realloc_r+0x13c>
 8009b24:	6821      	ldr	r1, [r4, #0]
 8009b26:	60b9      	str	r1, [r7, #8]
 8009b28:	6861      	ldr	r1, [r4, #4]
 8009b2a:	60f9      	str	r1, [r7, #12]
 8009b2c:	2a1b      	cmp	r2, #27
 8009b2e:	d803      	bhi.n	8009b38 <_realloc_r+0x118>
 8009b30:	f107 0210 	add.w	r2, r7, #16
 8009b34:	3408      	adds	r4, #8
 8009b36:	e012      	b.n	8009b5e <_realloc_r+0x13e>
 8009b38:	68a1      	ldr	r1, [r4, #8]
 8009b3a:	6139      	str	r1, [r7, #16]
 8009b3c:	68e1      	ldr	r1, [r4, #12]
 8009b3e:	6179      	str	r1, [r7, #20]
 8009b40:	2a24      	cmp	r2, #36	; 0x24
 8009b42:	bf01      	itttt	eq
 8009b44:	6922      	ldreq	r2, [r4, #16]
 8009b46:	61ba      	streq	r2, [r7, #24]
 8009b48:	6961      	ldreq	r1, [r4, #20]
 8009b4a:	61f9      	streq	r1, [r7, #28]
 8009b4c:	bf19      	ittee	ne
 8009b4e:	f107 0218 	addne.w	r2, r7, #24
 8009b52:	3410      	addne	r4, #16
 8009b54:	f107 0220 	addeq.w	r2, r7, #32
 8009b58:	3418      	addeq	r4, #24
 8009b5a:	e000      	b.n	8009b5e <_realloc_r+0x13e>
 8009b5c:	4632      	mov	r2, r6
 8009b5e:	6821      	ldr	r1, [r4, #0]
 8009b60:	6011      	str	r1, [r2, #0]
 8009b62:	6861      	ldr	r1, [r4, #4]
 8009b64:	6051      	str	r1, [r2, #4]
 8009b66:	68a1      	ldr	r1, [r4, #8]
 8009b68:	6091      	str	r1, [r2, #8]
 8009b6a:	e005      	b.n	8009b78 <_realloc_r+0x158>
 8009b6c:	4621      	mov	r1, r4
 8009b6e:	4630      	mov	r0, r6
 8009b70:	9301      	str	r3, [sp, #4]
 8009b72:	f7ff ff39 	bl	80099e8 <memmove>
 8009b76:	9b01      	ldr	r3, [sp, #4]
 8009b78:	eb07 0208 	add.w	r2, r7, r8
 8009b7c:	ebc8 0a0a 	rsb	sl, r8, sl
 8009b80:	609a      	str	r2, [r3, #8]
 8009b82:	f04a 0301 	orr.w	r3, sl, #1
 8009b86:	6053      	str	r3, [r2, #4]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f003 0301 	and.w	r3, r3, #1
 8009b8e:	ea43 0308 	orr.w	r3, r3, r8
 8009b92:	607b      	str	r3, [r7, #4]
 8009b94:	e0b6      	b.n	8009d04 <_realloc_r+0x2e4>
 8009b96:	45d0      	cmp	r8, sl
 8009b98:	dc35      	bgt.n	8009c06 <_realloc_r+0x1e6>
 8009b9a:	68cb      	ldr	r3, [r1, #12]
 8009b9c:	688a      	ldr	r2, [r1, #8]
 8009b9e:	4638      	mov	r0, r7
 8009ba0:	60d3      	str	r3, [r2, #12]
 8009ba2:	609a      	str	r2, [r3, #8]
 8009ba4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	60d3      	str	r3, [r2, #12]
 8009bac:	609a      	str	r2, [r3, #8]
 8009bae:	1f2a      	subs	r2, r5, #4
 8009bb0:	2a24      	cmp	r2, #36	; 0x24
 8009bb2:	d823      	bhi.n	8009bfc <_realloc_r+0x1dc>
 8009bb4:	2a13      	cmp	r2, #19
 8009bb6:	d91a      	bls.n	8009bee <_realloc_r+0x1ce>
 8009bb8:	6823      	ldr	r3, [r4, #0]
 8009bba:	60bb      	str	r3, [r7, #8]
 8009bbc:	6863      	ldr	r3, [r4, #4]
 8009bbe:	60fb      	str	r3, [r7, #12]
 8009bc0:	2a1b      	cmp	r2, #27
 8009bc2:	d803      	bhi.n	8009bcc <_realloc_r+0x1ac>
 8009bc4:	f107 0010 	add.w	r0, r7, #16
 8009bc8:	3408      	adds	r4, #8
 8009bca:	e010      	b.n	8009bee <_realloc_r+0x1ce>
 8009bcc:	68a3      	ldr	r3, [r4, #8]
 8009bce:	613b      	str	r3, [r7, #16]
 8009bd0:	68e3      	ldr	r3, [r4, #12]
 8009bd2:	617b      	str	r3, [r7, #20]
 8009bd4:	2a24      	cmp	r2, #36	; 0x24
 8009bd6:	bf01      	itttt	eq
 8009bd8:	6923      	ldreq	r3, [r4, #16]
 8009bda:	61bb      	streq	r3, [r7, #24]
 8009bdc:	6963      	ldreq	r3, [r4, #20]
 8009bde:	61fb      	streq	r3, [r7, #28]
 8009be0:	bf19      	ittee	ne
 8009be2:	f107 0018 	addne.w	r0, r7, #24
 8009be6:	3410      	addne	r4, #16
 8009be8:	f107 0020 	addeq.w	r0, r7, #32
 8009bec:	3418      	addeq	r4, #24
 8009bee:	6823      	ldr	r3, [r4, #0]
 8009bf0:	6003      	str	r3, [r0, #0]
 8009bf2:	6863      	ldr	r3, [r4, #4]
 8009bf4:	6043      	str	r3, [r0, #4]
 8009bf6:	68a3      	ldr	r3, [r4, #8]
 8009bf8:	6083      	str	r3, [r0, #8]
 8009bfa:	e002      	b.n	8009c02 <_realloc_r+0x1e2>
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	f7ff fef3 	bl	80099e8 <memmove>
 8009c02:	4655      	mov	r5, sl
 8009c04:	e02e      	b.n	8009c64 <_realloc_r+0x244>
 8009c06:	45b0      	cmp	r8, r6
 8009c08:	dc32      	bgt.n	8009c70 <_realloc_r+0x250>
 8009c0a:	4638      	mov	r0, r7
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009c12:	60d3      	str	r3, [r2, #12]
 8009c14:	609a      	str	r2, [r3, #8]
 8009c16:	1f2a      	subs	r2, r5, #4
 8009c18:	2a24      	cmp	r2, #36	; 0x24
 8009c1a:	d825      	bhi.n	8009c68 <_realloc_r+0x248>
 8009c1c:	2a13      	cmp	r2, #19
 8009c1e:	d91a      	bls.n	8009c56 <_realloc_r+0x236>
 8009c20:	6823      	ldr	r3, [r4, #0]
 8009c22:	60bb      	str	r3, [r7, #8]
 8009c24:	6863      	ldr	r3, [r4, #4]
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	2a1b      	cmp	r2, #27
 8009c2a:	d803      	bhi.n	8009c34 <_realloc_r+0x214>
 8009c2c:	f107 0010 	add.w	r0, r7, #16
 8009c30:	3408      	adds	r4, #8
 8009c32:	e010      	b.n	8009c56 <_realloc_r+0x236>
 8009c34:	68a3      	ldr	r3, [r4, #8]
 8009c36:	613b      	str	r3, [r7, #16]
 8009c38:	68e3      	ldr	r3, [r4, #12]
 8009c3a:	617b      	str	r3, [r7, #20]
 8009c3c:	2a24      	cmp	r2, #36	; 0x24
 8009c3e:	bf01      	itttt	eq
 8009c40:	6923      	ldreq	r3, [r4, #16]
 8009c42:	61bb      	streq	r3, [r7, #24]
 8009c44:	6963      	ldreq	r3, [r4, #20]
 8009c46:	61fb      	streq	r3, [r7, #28]
 8009c48:	bf19      	ittee	ne
 8009c4a:	f107 0018 	addne.w	r0, r7, #24
 8009c4e:	3410      	addne	r4, #16
 8009c50:	f107 0020 	addeq.w	r0, r7, #32
 8009c54:	3418      	addeq	r4, #24
 8009c56:	6823      	ldr	r3, [r4, #0]
 8009c58:	6003      	str	r3, [r0, #0]
 8009c5a:	6863      	ldr	r3, [r4, #4]
 8009c5c:	6043      	str	r3, [r0, #4]
 8009c5e:	68a3      	ldr	r3, [r4, #8]
 8009c60:	6083      	str	r3, [r0, #8]
 8009c62:	4635      	mov	r5, r6
 8009c64:	46bb      	mov	fp, r7
 8009c66:	e055      	b.n	8009d14 <_realloc_r+0x2f4>
 8009c68:	4621      	mov	r1, r4
 8009c6a:	f7ff febd 	bl	80099e8 <memmove>
 8009c6e:	e7f8      	b.n	8009c62 <_realloc_r+0x242>
 8009c70:	4611      	mov	r1, r2
 8009c72:	4648      	mov	r0, r9
 8009c74:	f7fe ffe4 	bl	8008c40 <_malloc_r>
 8009c78:	4606      	mov	r6, r0
 8009c7a:	2800      	cmp	r0, #0
 8009c7c:	d042      	beq.n	8009d04 <_realloc_r+0x2e4>
 8009c7e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009c82:	f023 0301 	bic.w	r3, r3, #1
 8009c86:	f1a0 0208 	sub.w	r2, r0, #8
 8009c8a:	445b      	add	r3, fp
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d105      	bne.n	8009c9c <_realloc_r+0x27c>
 8009c90:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009c94:	f023 0303 	bic.w	r3, r3, #3
 8009c98:	441d      	add	r5, r3
 8009c9a:	e03b      	b.n	8009d14 <_realloc_r+0x2f4>
 8009c9c:	1f2a      	subs	r2, r5, #4
 8009c9e:	2a24      	cmp	r2, #36	; 0x24
 8009ca0:	d829      	bhi.n	8009cf6 <_realloc_r+0x2d6>
 8009ca2:	2a13      	cmp	r2, #19
 8009ca4:	d91e      	bls.n	8009ce4 <_realloc_r+0x2c4>
 8009ca6:	6823      	ldr	r3, [r4, #0]
 8009ca8:	6003      	str	r3, [r0, #0]
 8009caa:	6863      	ldr	r3, [r4, #4]
 8009cac:	6043      	str	r3, [r0, #4]
 8009cae:	2a1b      	cmp	r2, #27
 8009cb0:	d804      	bhi.n	8009cbc <_realloc_r+0x29c>
 8009cb2:	f100 0308 	add.w	r3, r0, #8
 8009cb6:	f104 0208 	add.w	r2, r4, #8
 8009cba:	e015      	b.n	8009ce8 <_realloc_r+0x2c8>
 8009cbc:	68a3      	ldr	r3, [r4, #8]
 8009cbe:	6083      	str	r3, [r0, #8]
 8009cc0:	68e3      	ldr	r3, [r4, #12]
 8009cc2:	60c3      	str	r3, [r0, #12]
 8009cc4:	2a24      	cmp	r2, #36	; 0x24
 8009cc6:	bf01      	itttt	eq
 8009cc8:	6923      	ldreq	r3, [r4, #16]
 8009cca:	6103      	streq	r3, [r0, #16]
 8009ccc:	6961      	ldreq	r1, [r4, #20]
 8009cce:	6141      	streq	r1, [r0, #20]
 8009cd0:	bf19      	ittee	ne
 8009cd2:	f100 0310 	addne.w	r3, r0, #16
 8009cd6:	f104 0210 	addne.w	r2, r4, #16
 8009cda:	f100 0318 	addeq.w	r3, r0, #24
 8009cde:	f104 0218 	addeq.w	r2, r4, #24
 8009ce2:	e001      	b.n	8009ce8 <_realloc_r+0x2c8>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	4622      	mov	r2, r4
 8009ce8:	6811      	ldr	r1, [r2, #0]
 8009cea:	6019      	str	r1, [r3, #0]
 8009cec:	6851      	ldr	r1, [r2, #4]
 8009cee:	6059      	str	r1, [r3, #4]
 8009cf0:	6892      	ldr	r2, [r2, #8]
 8009cf2:	609a      	str	r2, [r3, #8]
 8009cf4:	e002      	b.n	8009cfc <_realloc_r+0x2dc>
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	f7ff fe76 	bl	80099e8 <memmove>
 8009cfc:	4621      	mov	r1, r4
 8009cfe:	4648      	mov	r0, r9
 8009d00:	f7ff fdb4 	bl	800986c <_free_r>
 8009d04:	4648      	mov	r0, r9
 8009d06:	f7ff f9c7 	bl	8009098 <__malloc_unlock>
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	e02d      	b.n	8009d6a <_realloc_r+0x34a>
 8009d0e:	bf00      	nop
 8009d10:	200003f0 	.word	0x200003f0
 8009d14:	ebc8 0205 	rsb	r2, r8, r5
 8009d18:	2a0f      	cmp	r2, #15
 8009d1a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009d1e:	d914      	bls.n	8009d4a <_realloc_r+0x32a>
 8009d20:	f003 0301 	and.w	r3, r3, #1
 8009d24:	eb0b 0108 	add.w	r1, fp, r8
 8009d28:	ea43 0308 	orr.w	r3, r3, r8
 8009d2c:	f8cb 3004 	str.w	r3, [fp, #4]
 8009d30:	f042 0301 	orr.w	r3, r2, #1
 8009d34:	440a      	add	r2, r1
 8009d36:	604b      	str	r3, [r1, #4]
 8009d38:	6853      	ldr	r3, [r2, #4]
 8009d3a:	f043 0301 	orr.w	r3, r3, #1
 8009d3e:	6053      	str	r3, [r2, #4]
 8009d40:	3108      	adds	r1, #8
 8009d42:	4648      	mov	r0, r9
 8009d44:	f7ff fd92 	bl	800986c <_free_r>
 8009d48:	e00a      	b.n	8009d60 <_realloc_r+0x340>
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	432b      	orrs	r3, r5
 8009d50:	eb0b 0205 	add.w	r2, fp, r5
 8009d54:	f8cb 3004 	str.w	r3, [fp, #4]
 8009d58:	6853      	ldr	r3, [r2, #4]
 8009d5a:	f043 0301 	orr.w	r3, r3, #1
 8009d5e:	6053      	str	r3, [r2, #4]
 8009d60:	4648      	mov	r0, r9
 8009d62:	f7ff f999 	bl	8009098 <__malloc_unlock>
 8009d66:	f10b 0008 	add.w	r0, fp, #8
 8009d6a:	b003      	add	sp, #12
 8009d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d70 <_sbrk>:
 8009d70:	4b04      	ldr	r3, [pc, #16]	; (8009d84 <_sbrk+0x14>)
 8009d72:	6819      	ldr	r1, [r3, #0]
 8009d74:	4602      	mov	r2, r0
 8009d76:	b909      	cbnz	r1, 8009d7c <_sbrk+0xc>
 8009d78:	4903      	ldr	r1, [pc, #12]	; (8009d88 <_sbrk+0x18>)
 8009d7a:	6019      	str	r1, [r3, #0]
 8009d7c:	6818      	ldr	r0, [r3, #0]
 8009d7e:	4402      	add	r2, r0
 8009d80:	601a      	str	r2, [r3, #0]
 8009d82:	4770      	bx	lr
 8009d84:	2000087c 	.word	0x2000087c
 8009d88:	20000c30 	.word	0x20000c30

08009d8c <_init>:
 8009d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d8e:	bf00      	nop
 8009d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d92:	bc08      	pop	{r3}
 8009d94:	469e      	mov	lr, r3
 8009d96:	4770      	bx	lr

08009d98 <_fini>:
 8009d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9a:	bf00      	nop
 8009d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d9e:	bc08      	pop	{r3}
 8009da0:	469e      	mov	lr, r3
 8009da2:	4770      	bx	lr
