5 10 101 3 main_a
8 /Users/trevorw/projects/devel/covered/diags/verilog -t adder1 -i main_a.a -v merge_err2.1a.v -y lib -D DUMP -o merge_err2.1.cdd
12 merge_err2.1c.cdd main_a
12 merge_err2.1b.cdd main_b
12 merge_err2.1a.cdd main_c
3 0 $root "$root" NA 0 0 1
3 0 adder1 "a" lib/adder1.v 1 18 1
2 1 15 f000f 1 1 100c 0 0 1 1 b
2 2 15 b000b 2 1 100c 0 0 1 1 a
2 3 15 b000f 2 2 13cc 1 2 1 18 0 1 1 1 1 1
2 4 15 70007 0 1 1410 0 0 1 1 z
2 5 15 7000f 3 35 e 3 4
2 6 16 f000f 1 1 100c 0 0 1 1 b
2 7 16 b000b 2 1 100c 0 0 1 1 a
2 8 16 b000f 2 8 13cc 6 7 1 18 0 1 1 1 1 0
2 9 16 70007 0 1 1410 0 0 1 1 c
2 10 16 7000f 3 35 e 8 9
1 a 8 7 1 0 0 0 1 17 1 1 1 1 0
1 b 9 7 1 0 0 0 1 17 1 1 0 0 0
1 c 10 20008 1 0 0 0 1 17 1 1 1 0 0
1 z 11 20009 1 0 0 0 1 17 1 1 1 1 0
4 5 f 5 5
4 10 f 10 10
