

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 767a34d6236fe217806986969bb5d377  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55fd3ce9349e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_3920/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9b270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9b500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9b790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9ba20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9bcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9bf40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9c1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9c460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9c6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9c960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9cbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9ce60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9d0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9d360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9d5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55fd3ce9d860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9da80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9dca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9dec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9e0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9e300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9e520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9e740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9e960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9eb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9eda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9efc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9f1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9f400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9f620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9f840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55fd3ce9fa60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d137100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d137140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d137180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d1371c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d136380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d1370e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3cea2900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3cea2920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d1370e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3cea2904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55fd3d1370f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffd99714ab0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55fd3ce9349e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 1332770
gpu_sim_insn = 1420610560
gpu_ipc =    1065.9083
gpu_tot_sim_cycle = 1332770
gpu_tot_sim_insn = 1420610560
gpu_tot_ipc =    1065.9083
gpu_tot_issued_cta = 290
gpu_occupancy = 12.4949% 
gpu_tot_occupancy = 12.4949% 
max_total_param_size = 0
gpu_stall_dramfull = 905731
gpu_stall_icnt2sh    = 3723
partiton_level_parallism =      11.3425
partiton_level_parallism_total  =      11.3425
partiton_level_parallism_util =      12.3545
partiton_level_parallism_util_total  =      12.3545
L2_BW  =     410.8712 GB/Sec
L2_BW_total  =     410.8712 GB/Sec
gpu_total_sim_rate=178805

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874
	L1D_cache_core[1]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 261
	L1D_cache_core[2]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670
	L1D_cache_core[3]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 458
	L1D_cache_core[4]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 985
	L1D_cache_core[5]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1090
	L1D_cache_core[6]: Access = 193024, Miss = 193024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 417
	L1D_cache_core[7]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[8]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 686
	L1D_cache_core[9]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[10]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[11]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 374
	L1D_cache_core[12]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1066
	L1D_cache_core[13]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 356
	L1D_cache_core[14]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[15]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 439
	L1D_cache_core[16]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[17]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 425
	L1D_cache_core[18]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[19]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1262
	L1D_cache_core[20]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[21]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 435
	L1D_cache_core[22]: Access = 192256, Miss = 192256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648
	L1D_cache_core[23]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1186
	L1D_cache_core[24]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 861
	L1D_cache_core[25]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[26]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 731
	L1D_cache_core[28]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 825
	L1D_cache_core[29]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1284
	L1D_cache_core[30]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[31]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 761
	L1D_cache_core[32]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 745
	L1D_cache_core[33]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 851
	L1D_cache_core[34]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 574
	L1D_cache_core[35]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1056
	L1D_cache_core[36]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 881
	L1D_cache_core[37]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[38]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632
	L1D_cache_core[39]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[40]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[41]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 177
	L1D_cache_core[42]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[43]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 968
	L1D_cache_core[44]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[45]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1229
	L1D_cache_core[46]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[47]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349
	L1D_cache_core[48]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[50]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 630
	L1D_cache_core[51]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[52]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[53]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 822
	L1D_cache_core[54]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[55]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 499
	L1D_cache_core[56]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[57]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 360
	L1D_cache_core[58]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[59]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[60]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293
	L1D_cache_core[61]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[62]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[63]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[64]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270
	L1D_cache_core[65]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[66]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 340
	L1D_cache_core[67]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[68]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[69]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[70]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890
	L1D_cache_core[71]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 706
	L1D_cache_core[72]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[73]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 763
	L1D_cache_core[74]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[75]: Access = 183904, Miss = 183904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 852
	L1D_cache_core[76]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[77]: Access = 208960, Miss = 208960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[78]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 342
	L1D_cache_core[79]: Access = 169248, Miss = 169248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 628
	L1D_total_cache_accesses = 15116960
	L1D_total_cache_misses = 15116960
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 45660
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9268828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5478212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 369920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14747040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13927
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 31733
ctas_completed 290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
78224, 78224, 78224, 78224, 78224, 78224, 78224, 78224, 
gpgpu_n_tot_thrd_icount = 1451773952
gpgpu_n_tot_w_icount = 45367936
gpgpu_n_stall_shd_mem = 21270955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14747040
gpgpu_n_mem_write_global = 369920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 29494080
gpgpu_n_store_insn = 739840
gpgpu_n_shmem_insn = 149036416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1595776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7067832
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14203123
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:213276802	W0_Idle:18898767	W0_Scoreboard:107562415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:19688	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45347528
single_issue_nums: WS0:11341984	WS1:11341984	WS2:11341984	WS3:11341984	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117976320 {8:14747040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14796800 {40:369920,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589881600 {40:14747040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2959360 {8:369920,}
maxmflatency = 4864 
max_icnt2mem_latency = 4170 
maxmrqlatency = 1369 
max_icnt2sh_latency = 1150 
averagemflatency = 638 
avg_icnt2mem_latency = 169 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 174 
mrq_lat_table:1364696 	622617 	171419 	164245 	524836 	4230350 	1425417 	550920 	153458 	27776 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	420755 	6068465 	7236882 	1266184 	124375 	299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3869908 	3510033 	2781769 	1869867 	1723135 	1188995 	135238 	37978 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1901906 	1003791 	1044761 	1236503 	1474297 	1750816 	2323079 	3158451 	1223127 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	1141 	1287 	95 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[1]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8        10         8         8 
dram[3]:         8         8         8         8        10         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[9]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[13]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8         8         8         8        10         9         8         8 
dram[17]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[18]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[20]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[21]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[22]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[26]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[27]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[28]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[30]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     11256     11873     12174     11185     11761     11677     11087     12263     10489     11474     11814     11746     11892     11781     11616     11321 
dram[1]:     10948     11260     11656     12282     10543     11369     11015     11399     11038     10674     11475     11103     10899     11380     11855     11645 
dram[2]:     10874     11851     11122     11522     11659     11063     11240     11578     11721     11175     11106     11068     11067     11006     10971     11584 
dram[3]:     11886     11738     10956     11482     11348     12386     11584     11066     11165     11586     10836     11127     11548     10753     10845     10961 
dram[4]:     11792     11352     11630     11489     10452     10911     11120     11155     11358     11552     10663     10706     11296     11081     10921     11066 
dram[5]:     11272     10921     11303     11685     11372     11485     11770     11115     11526     12133     11172     10557     10955     11155     11471     12436 
dram[6]:     10296     11458     10789     11705     11785     11472     11924     11038     11346     11427     11090     11369     10833     10102     11419     10758 
dram[7]:     10684     11664     11369     12280     11586     11200     11447     11678     10670     11745     10871     11907     10981     11442     11476     11304 
dram[8]:     11592     10963     10924     11743     11324     11341     11546     11199     11946     11506     11075     12107     10915     10786     11411     11677 
dram[9]:     11652     10903     11283     11745     11210     11891     10871     11465     11031     10962     11423     10771     11335     10867     11089     11476 
dram[10]:     11120     12177     11444     10921     10926     11398     11116     11695     10794     11343     11448     10851     11043     11889     12053     11089 
dram[11]:     11156     10905     11469     11161     11376     11483     11205     11274     11872     11344     10782     11043     11257     11554     11460     11289 
dram[12]:     11292     11039     11280     11673     11010     11745     11088     11573     11381     10731     10915     11541     11341     11892     10827     10849 
dram[13]:     10774     11867     10742     11399     10987     10882     11564     11553     11235     11186     11793     11043     11253     11356     11048     11915 
dram[14]:     11908     10961     11348     11878     11562     11828     11164     11446     11077     10923     10919     11085     12519     11354     11504     11202 
dram[15]:     11366     12396     12063     10746     11287     11209     11784     11080     10885     10929     11455     11436     11278     10903     11008     11610 
dram[16]:     11662     11672     11495     12032     11868     11051     11145     11524     11079     10946     10782     10650     10606     11274     10647     11669 
dram[17]:     10934     11284     11533     11310     10909     11674     11829     11170     11546     11415     10980     11437     11406     10614     11309     10754 
dram[18]:     11779     11340     11780     11596     11112     11252     11443     11144     11220     11380     12119     10963     10959     10812     12195     12256 
dram[19]:     11276     11087     11404     11633     11453     11482     11850     11707     10954     11814     10689     10457     11027     11377     11772     11613 
dram[20]:     11815     11257     10722     11933     11767     10960     11833     11703     10690     10888     11228     11734     10854     11694     11179     11450 
dram[21]:     11166     10916     11277     11360     11114     11191     11155     11908     11259     10879     11978     11331     12298     11617     11071     11987 
dram[22]:     11760     11596     11192     10712     10498     11613     11200     11565     12239     11187     11249     11403     11523     11179     11562     10666 
dram[23]:     11024     11275     10951     11324     11744     11160     12059     11320     11115     11066     11255     11630     10763     10851     11094     10718 
dram[24]:     11606     11011     11616     11601     10906     11562     11680     11324     11380     11363     11637     11314     11996     11951     11929     11285 
dram[25]:     12625     11372     10973     11987     11039     10921     10987     11583     11412     11708     10775     11389     11086     11133     12107     11347 
dram[26]:     11015     11873     11585     11453     10657     12051     11597     11806     11202     11368     10549     11366     11268     11328     11029     11925 
dram[27]:     10629     11733     11456     11393     11793     11482     11508     11621     12280     10596     11108     11060     11418     12324     11982     11027 
dram[28]:     11123     11404     11865     11082     11878     12417     11649     11437     11678     10993     11024     11392     11192     11030     12022     10900 
dram[29]:     11131     11532     12308     12338     11664     11851     11070     11060     10790     11293     11504     11641     11169     10652     11028     11492 
dram[30]:     12090     11220     11866     11953     11023     12160     10935     11135     10854     11219     10528     11097     11039     12434     11497     12035 
dram[31]:     10766     11531     11208     11164     12058     11020     11184     11144     11099     11654     10967     10917     11891     11323     11934     12202 
average row accesses per activate:
dram[0]:  3.061252  3.060734  3.054214  3.049705  3.034275  3.045477  3.057615  3.068674  3.063641  3.055461  3.067304  3.043729  3.066917  3.058223  3.051970  3.053186 
dram[1]:  3.067481  3.049385  3.047009  3.068001  3.048195  3.050756  3.058645  3.057475  3.063118  3.042521  3.072553  3.039607  3.071111  3.051469  3.047829  3.050594 
dram[2]:  3.058664  3.054533  3.051459  3.072326  3.059141  3.050050  3.048371  3.067840  3.063982  3.050790  3.056861  3.065551  3.053365  3.035823  3.043699  3.056822 
dram[3]:  3.061770  3.062807  3.049578  3.076662  3.042924  3.055219  3.060708  3.062658  3.068694  3.059806  3.038754  3.039093  3.054923  3.043022  3.046279  3.043360 
dram[4]:  3.059699  3.054018  3.063707  3.066961  3.056763  3.071042  3.049555  3.071658  3.067646  3.044068  3.058944  3.071319  3.066394  3.052506  3.046279  3.061510 
dram[5]:  3.057114  3.075824  3.068386  3.058147  3.060529  3.062037  3.042239  3.074080  3.057201  3.053902  3.062074  3.060849  3.076554  3.060828  3.050059  3.054224 
dram[6]:  3.063325  3.054533  3.054730  3.059341  3.053322  3.073642  3.058962  3.061486  3.068694  3.050450  3.063118  3.053562  3.058743  3.057182  3.056642  3.054743 
dram[7]:  3.062289  3.051957  3.056457  3.071126  3.062911  3.072964  3.056229  3.058704  3.054601  3.045100  3.068353  3.066075  3.052506  3.048880  3.060807  3.060467 
dram[8]:  3.070083  3.051442  3.061453  3.055246  3.058824  3.066058  3.060708  3.054404  3.046827  3.067988  3.049075  3.058944  3.046634  3.063438  3.034110  3.062031 
dram[9]:  3.064543  3.037609  3.047523  3.061453  3.049059  3.078541  3.061741  3.054919  3.049414  3.058062  3.068353  3.065210  3.056482  3.056662  3.037701  3.062031 
dram[10]:  3.049899  3.037783  3.060934  3.051814  3.067928  3.054154  3.060351  3.056782  3.045794  3.052345  3.045956  3.065733  3.053884  3.057182  3.035648  3.059244 
dram[11]:  3.063325  3.055227  3.057829  3.055424  3.057793  3.060550  3.080971  3.050614  3.061893  3.051827  3.044245  3.073079  3.055442  3.079191  3.036161  3.061329 
dram[12]:  3.064543  3.058147  3.058863  3.051122  3.066757  3.068965  3.072881  3.049941  3.043213  3.051308  3.060167  3.061030  3.039932  3.070244  3.046279  3.065870 
dram[13]:  3.056081  3.052987  3.068386  3.052152  3.058814  3.067050  3.077942  3.060233  3.049932  3.053383  3.048217  3.067646  3.060307  3.066052  3.046456  3.063779 
dram[14]:  3.084740  3.049385  3.067684  3.073419  3.062437  3.061404  3.068720  3.060790  3.062415  3.061712  3.056000  3.064164  3.051809  3.057182  3.048524  3.075317 
dram[15]:  3.092649  3.046304  3.068205  3.072897  3.055733  3.058308  3.066644  3.059757  3.054601  3.049754  3.051326  3.069402  3.059084  3.048880  3.035648  3.068488 
dram[16]:  3.041183  3.055049  3.068726  3.065265  3.052313  3.057080  3.054601  3.047075  3.039607  3.049754  3.063641  3.037037  3.056482  3.051291  3.061850  3.048007 
dram[17]:  3.041695  3.060734  3.061971  3.058525  3.055219  3.053641  3.056324  3.056642  3.056681  3.057021  3.052703  3.048379  3.053365  3.053365  3.042669  3.030528 
dram[18]:  3.048871  3.048871  3.055246  3.052667  3.049379  3.063787  3.053890  3.055612  3.049932  3.063278  3.052882  3.066075  3.042506  3.051809  3.056123  3.062031 
dram[19]:  3.054533  3.056081  3.058863  3.060934  3.034275  3.051588  3.062141  3.048420  3.062756  3.059625  3.052703  3.064505  3.050773  3.063257  3.053007  3.042506 
dram[20]:  3.045791  3.066961  3.067684  3.061971  3.054190  3.066216  3.060253  3.065247  3.057722  3.054422  3.052703  3.050450  3.048185  3.051291  3.055083  3.049559 
dram[21]:  3.042718  3.078965  3.067684  3.062490  3.056248  3.061520  3.057653  3.067005  3.060327  3.067464  3.071502  3.060327  3.065870  3.049559  3.067600  3.063075 
dram[22]:  3.054018  3.054533  3.066825  3.070446  3.059339  3.070546  3.062658  3.056324  3.052524  3.034984  3.053222  3.056681  3.050255  3.072687  3.064461  3.049041 
dram[23]:  3.055565  3.060216  3.049578  3.056278  3.066734  3.078096  3.054564  3.060969  3.061371  3.046827  3.070451  3.056681  3.051809  3.057522  3.051452  3.054743 
dram[24]:  3.048871  3.057292  3.054730  3.051122  3.052313  3.056921  3.062141  3.047747  3.044068  3.061190  3.057041  3.040637  3.062393  3.055782  3.038728  3.049737 
dram[25]:  3.062987  3.055227  3.054730  3.038306  3.059002  3.065181  3.063492  3.039410  3.040461  3.071136  3.060167  3.051487  3.047328  3.052149  3.046796  3.046117 
dram[26]:  3.067141  3.046480  3.069767  3.057829  3.055911  3.051623  3.059875  3.043143  3.053383  3.060668  3.062777  3.050450  3.053884  3.051112  3.046957  3.054743 
dram[27]:  3.064024  3.056776  3.070810  3.057829  3.058824  3.074890  3.069555  3.048420  3.054422  3.061190  3.054780  3.049414  3.052846  3.059946  3.047312  3.048185 
dram[28]:  3.055903  3.061770  3.067684  3.065604  3.061920  3.059002  3.079613  3.044004  3.049754  3.070610  3.068877  3.059284  3.074264  3.065870  3.058203  3.059946 
dram[29]:  3.054018  3.047507  3.078128  3.047523  3.078019  3.057971  3.066441  3.048924  3.045100  3.073237  3.056861  3.047862  3.060126  3.058904  3.056822  3.074080 
dram[30]:  3.065921  3.062468  3.070289  3.058863  3.053677  3.083432  3.077210  3.043143  3.052864  3.052864  3.061030  3.058944  3.051291  3.065870  3.066735  3.069013 
dram[31]:  3.058664  3.040847  3.053698  3.054730  3.060708  3.055200  3.070075  3.051852  3.048718  3.072186  3.075711  3.059986  3.057002  3.060647  3.068306  3.057522 
average row locality = 9236104/3020844 = 3.057458
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17920     17920     17920     17936     17984     17984     17984     17976     17792     17792     17792     17792     17792     17792     17792     17792 
dram[1]:     17920     17920     17920     17928     17988     17988     17984     17972     17792     17792     17792     17792     17792     17792     17792     17792 
dram[2]:     17920     17920     17920     17932     17992     17996     17984     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[3]:     17920     17920     17920     17936     17984     17984     17984     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[4]:     17920     17920     17920     17928     17984     17992     17988     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[5]:     17920     17920     17920     17928     17988     18000     17984     17968     17792     17792     17792     17792     17792     17792     17796     17792 
dram[6]:     17920     17920     17920     17932     17988     17992     17992     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[7]:     17920     17920     17920     17928     17996     17988     17988     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[8]:     17920     17920     17920     17920     17984     17984     17984     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[9]:     17920     17920     17920     17920     17984     17984     17984     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[10]:     17920     17920     17920     17920     17992     17996     17988     17976     17792     17792     17796     17792     17792     17792     17792     17792 
dram[11]:     17920     17920     17920     17920     17984     17984     17984     17976     17792     17792     17792     17792     17792     17792     17792     17792 
dram[12]:     17920     17920     17920     17920     17984     17992     17964     17972     17792     17792     17792     17792     17792     17792     17792     17792 
dram[13]:     17920     17920     17920     17920     17989     17996     17960     17972     17792     17792     17792     17792     17792     17792     17792     17792 
dram[14]:     17920     17920     17920     17920     17984     17984     17964     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[15]:     17920     17920     17920     17920     17984     17984     17964     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[16]:     17920     17920     17920     17920     17984     17992     17960     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[17]:     17920     17920     17920     17920     17984     17996     17960     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[18]:     17920     17920     17920     17920     17992     17992     17968     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[19]:     17920     17920     17920     17920     17984     17996     17968     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[20]:     17920     17920     17920     17920     17984     17988     17968     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[21]:     17920     17920     17920     17920     17984     18000     17972     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[22]:     17920     17920     17920     17924     17984     17988     17968     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[23]:     17920     17920     17920     17920     17988     18008     17972     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[24]:     17920     17920     17920     17920     17984     17988     17968     17964     17792     17792     17792     17792     17792     17792     17792     17792 
dram[25]:     17920     17920     17920     17920     17984     17988     17976     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[26]:     17920     17920     17920     17920     17984     17984     17976     17964     17792     17792     17792     17792     17792     17792     17796     17792 
dram[27]:     17920     17920     17920     17920     17984     17984     17972     17968     17792     17792     17792     17792     17792     17792     17792     17792 
dram[28]:     17920     17920     17920     17920     17984     17984     17976     17960     17792     17792     17792     17792     17792     17792     17792     17792 
dram[29]:     17920     17920     17920     17920     17984     17984     17972     17971     17792     17792     17792     17792     17792     17792     17792     17792 
dram[30]:     17920     17920     17920     17920     17984     17984     17968     17964     17792     17792     17792     17792     17792     17792     17792     17792 
dram[31]:     17920     17920     17920     17920     17984     17992     17972     17964     17792     17792     17792     17792     17792     17792     17792     17792 
total dram reads = 9149960
bank skew: 18008/17792 = 1.01
chip skew: 285972/285908 = 1.00
number of total write accesses:
dram[0]:       688       688       656       656       656       656       664       664       656       672       656       664       696       688       712       704 
dram[1]:       688       688       656       656       656       656       664       672       656       672       656       664       696       688       712       704 
dram[2]:       688       688       664       656       656       656       664       664       664       672       656       664       696       696       712       704 
dram[3]:       688       688       656       656       656       656       664       664       664       664       656       664       696       696       712       704 
dram[4]:       688       688       648       656       656       656       664       656       664       672       656       664       696       688       712       704 
dram[5]:       688       688       648       656       656       656       664       664       664       672       656       664       688       688       712       704 
dram[6]:       688       688       656       656       656       656       664       656       664       664       656       664       688       688       712       704 
dram[7]:       688       688       648       656       656       656       664       656       664       672       656       664       688       688       712       704 
dram[8]:       688       688       656       656       656       656       664       664       664       672       656       656       696       688       704       704 
dram[9]:       680       688       656       656       656       656       664       664       664       672       656       656       696       688       704       704 
dram[10]:       688       680       656       648       656       656       664       664       664       672       664       656       696       688       704       712 
dram[11]:       688       680       656       648       656       648       664       664       664       672       664       656       696       688       704       712 
dram[12]:       680       688       656       656       648       656       664       664       664       672       648       656       696       688       712       696 
dram[13]:       688       688       648       656       648       656       664       664       664       672       648       664       688       688       704       696 
dram[14]:       688       688       656       656       656       656       664       664       664       672       648       656       696       688       704       696 
dram[15]:       688       688       656       656       656       656       664       664       664       672       648       656       696       688       704       696 
dram[16]:       688       688       656       648       648       656       664       656       664       672       656       664       696       696       712       704 
dram[17]:       688       688       656       648       656       656       656       656       664       672       656       664       696       696       712       704 
dram[18]:       688       688       656       656       656       656       664       656       664       672       648       664       696       696       712       704 
dram[19]:       688       688       656       656       656       656       664       656       672       672       656       664       696       696       712       696 
dram[20]:       688       688       656       656       656       656       656       664       664       672       656       664       696       696       712       704 
dram[21]:       688       688       656       656       656       656       664       664       664       672       656       664       696       704       712       704 
dram[22]:       688       688       648       656       656       648       664       656       664       664       656       664       696       696       712       704 
dram[23]:       688       688       656       656       656       648       664       656       664       664       656       664       696       696       712       704 
dram[24]:       688       680       656       656       648       656       664       656       672       672       648       664       688       704       704       696 
dram[25]:       680       680       656       656       648       656       664       656       672       672       648       664       688       704       712       696 
dram[26]:       680       680       656       656       648       656       664       656       672       672       648       664       696       704       712       704 
dram[27]:       680       680       656       656       656       656       664       656       672       672       656       664       696       704       712       696 
dram[28]:       696       688       656       656       656       648       664       656       672       672       656       664       696       696       712       704 
dram[29]:       688       680       656       656       656       648       664       656       672       672       656       664       696       704       704       704 
dram[30]:       688       680       656       656       656       648       664       656       672       672       656       656       696       696       704       696 
dram[31]:       688       680       656       656       664       648       664       656       672       672       656       656       696       696       704       696 
total dram writes = 344576
bank skew: 712/648 = 1.10
chip skew: 10800/10736 = 1.01
average mf latency per bank:
dram[0]:        975      1050      1044      1033      1035      1097      1195      1168      1008       975      1005      1010       977       990      1023       950
dram[1]:        991       973      1013       994       982      1041      1201      1196       962       998       975       983       969       998       954       942
dram[2]:       1054      1023       983      1002      1022      1071      1164      1190       979       935       963       973       971       946      1009      1004
dram[3]:       1081      1005      1020       954       956      1050      1146      1184       911       883       934       969       999       980      1013      1030
dram[4]:       1024       988       973      1014      1036      1097      1094      1121       963       947       946       963       971       951      1000       924
dram[5]:        979      1010       960       950      1009      1129      1143      1121       951       916       934       968       977       954       932       981
dram[6]:       1030      1016      1072       978      1076      1172      1190      1170      1014       981      1023       971      1019       987       944       975
dram[7]:       1109       989      1065      1007      1053      1135      1203      1192       990       979      1039       992      1025      1011       950       958
dram[8]:        986       995       985       979      1042      1076      1189      1211      1014       935      1027      1004      1026      1002      1011      1016
dram[9]:        966       943       987       958      1031      1066      1241      1232       962       964       983       920       985       992      1014       991
dram[10]:        995      1067       969       971      1093      1068      1208      1204       952       992      1005      1048       973       945       960       945
dram[11]:        999       996      1004       978       999      1021      1144      1177       964       958      1054       955       941       973       965       964
dram[12]:       1042      1115       994       992      1063      1125      1112      1104       940       936       946       963      1000       956       994       983
dram[13]:       1089       962      1007       943      1146      1115      1076      1112       923       930       947       947       978       989       994       952
dram[14]:       1018       970       964       971      1062      1039      1123      1117       910       971       984       946       959       981       992       952
dram[15]:       1060       995      1008       963      1073      1131      1118      1110       939       997       941       952       987       985       972      1054
dram[16]:       1074       987      1074       967      1075      1121      1172      1106       938       976      1037      1074      1000       960       945       948
dram[17]:       1089       976      1016       966       960      1133      1154      1139       934       917      1036       965       980       978       880       913
dram[18]:       1000      1042       997      1009       997      1096      1142      1182       991       942       933       944       970      1036       908       940
dram[19]:        978       955      1002      1003       982      1043      1156      1089       895       920       929       979       953       965       890       934
dram[20]:       1024       970      1062       980      1045      1124      1103      1113      1057      1047       940       959      1061      1018      1003       957
dram[21]:        973       960      1005      1042      1023      1147      1135      1094      1005       998       974       936       991       971       985       959
dram[22]:        963      1006       985       967      1091      1123      1093      1174       991       996       979       962      1004      1079       935       987
dram[23]:       1036       976       973       980      1054      1086      1116      1151       995      1081       995       990      1099      1060       983       995
dram[24]:        965       969      1047      1032      1048      1146      1182      1158       958      1000      1035      1023      1049      1007      1047      1002
dram[25]:        944      1026      1071      1069      1007      1095      1161      1142       972       927       990       967       955      1014      1049      1039
dram[26]:        904       934      1034      1056      1026      1063      1149      1147       925       900       981       990       946      1006       989      1036
dram[27]:        910       899      1051       965      1011      1046      1102      1097       962       965       970       975      1045       951      1021       998
dram[28]:        990       970      1024       974      1070      1115      1136      1181       948      1018       997       997       964      1012      1031      1042
dram[29]:        996       981       987       980      1097      1087      1122      1156       965       949       958       996       980      1104       991      1000
dram[30]:        954       918       996       958      1056      1111      1131      1145       920       980       974       958       990       975       964      1014
dram[31]:        950       925       983       967      1087      1124      1142      1132       949      1007      1004       976       964       968      1031      1009
maximum mf latency per bank:
dram[0]:       3116      4077      3097      3970      2773      2912      2907      2431      3020      2507      2772      3483      2463      3629      3476      2419
dram[1]:       3332      4075      3281      3969      3442      3116      3222      3281      3691      3636      3011      3001      3158      3634      3543      3120
dram[2]:       3201      3251      2964      3068      3076      3079      2875      3008      3576      2837      3152      2841      2934      2991      2927      3618
dram[3]:       4390      4393      4136      4520      3024      3481      3699      3756      3215      3032      3756      3273      3711      3788      3575      3501
dram[4]:       4138      3470      3482      4051      3045      3008      3409      3421      3329      3391      3374      3417      3062      2979      3599      2972
dram[5]:       2746      4063      3363      2888      2844      3126      2912      3141      2621      3499      2959      2959      2808      2971      3160      3577
dram[6]:       4243      3584      4136      2838      2896      3544      3084      2921      3232      3107      3473      3482      3086      2852      2770      3582
dram[7]:       4684      4176      4697      3812      3717      3761      3456      3678      4160      3963      3479      3724      3515      3593      3737      3694
dram[8]:       3087      3902      3000      3071      3652      3086      2989      3060      3209      3113      3168      2969      3846      3171      3398      2873
dram[9]:       3450      3774      3465      3698      3066      2920      3218      3500      3258      3603      3552      3602      3469      3519      3442      3457
dram[10]:       3226      4105      2992      3619      3026      3113      3679      3241      3187      3737      3236      3277      3125      3526      3367      3374
dram[11]:       4387      3340      2629      2908      3127      3239      2727      3364      3224      2808      3189      3635      3295      2716      3004      2955
dram[12]:       4135      4191      4240      3310      3304      3709      3745      3486      3411      3339      3566      3729      3295      3347      3915      3704
dram[13]:       4552      4005      3669      3533      3731      3733      3482      3884      3839      3297      3359      3493      3828      3599      3728      4864
dram[14]:       3342      3800      3142      3559      2899      2630      2789      3091      3115      2990      2808      3312      2526      3759      3640      2835
dram[15]:       4142      3341      3731      3568      3392      3822      3085      3124      2822      3101      3206      3070      3373      3406      3054      3520
dram[16]:       4234      3800      4126      3763      3143      3165      3020      3091      3133      3548      3797      3804      3652      2975      3680      3945
dram[17]:       4144      3502      3006      3974      3256      3160      3206      3129      3156      3500      3791      3507      3974      3808      2698      3956
dram[18]:       3574      4118      2957      4068      3835      2975      3548      3382      3545      3292      3555      3937      3574      3931      3224      3178
dram[19]:       2970      3350      3329      4002      2891      3202      3593      2944      3080      3140      3290      3309      3006      3545      3303      3376
dram[20]:       3220      2885      4086      3142      2899      3031      2926      3743      3437      3146      3831      3175      3198      4062      3090      3527
dram[21]:       2494      2569      4056      3986      2749      2610      2980      3181      2919      3206      2946      2904      2667      2949      2847      2788
dram[22]:       2885      4105      3372      4160      3095      3111      2982      3427      3269      2889      3331      3423      3168      3845      3471      3578
dram[23]:       3345      3351      2886      2981      3158      3023      3466      3333      3144      3325      3296      3170      3981      3970      3115      3349
dram[24]:       3938      3314      3634      4034      3413      3330      3402      3645      3141      3486      3171      3684      3928      3801      4368      3937
dram[25]:       3277      4228      4511      4555      3433      4019      3543      3434      3522      3703      3387      4321      3700      3908      4230      4059
dram[26]:       2808      4035      4046      4044      3082      3147      2831      3588      2945      3381      3621      3103      2675      3868      3520      3277
dram[27]:       2955      3557      4026      3192      3776      3827      2935      3070      3219      3511      2920      3477      3877      3330      3530      2556
dram[28]:       2714      3408      3917      3246      3172      3033      2917      3270      3098      3114      3068      2961      2742      3865      3649      3558
dram[29]:       3318      3046      3790      2867      3141      3018      3043      3331      3226      3390      3482      3229      3154      3874      3474      2929
dram[30]:       2734      2732      2340      2540      2896      2403      2562      2604      3407      2583      3270      2684      3871      2601      2454      3539
dram[31]:       3497      2989      3207      2951      2938      2832      3181      3005      3663      3028      3624      3245      3282      4246      3546      3448
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592434 n_act=94463 n_pre=94447 n_ref_event=0 n_req=288654 n_rd=285960 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2965
n_activity=834946 dram_eff=0.3554
bk0: 17920a 791374i bk1: 17920a 791718i bk2: 17920a 792929i bk3: 17936a 792933i bk4: 17984a 790534i bk5: 17984a 792173i bk6: 17984a 791346i bk7: 17976a 793104i bk8: 17792a 794187i bk9: 17792a 794753i bk10: 17792a 796411i bk11: 17792a 793545i bk12: 17792a 792561i bk13: 17792a 792484i bk14: 17792a 791931i bk15: 17792a 793655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672747
Row_Buffer_Locality_read = 0.677920
Row_Buffer_Locality_write = 0.123608
Bank_Level_Parallism = 4.652029
Bank_Level_Parallism_Col = 2.751901
Bank_Level_Parallism_Ready = 1.395200
write_to_read_ratio_blp_rw_average = 0.042795
GrpLevelPara = 2.002413 

BW Util details:
bwutil = 0.296512 
total_CMD = 1000755 
util_bw = 296736 
Wasted_Col = 381784 
Wasted_Row = 98581 
Idle = 223654 

BW Util Bottlenecks: 
RCDc_limit = 616628 
RCDWRc_limit = 9357 
WTRc_limit = 16326 
RTWc_limit = 69968 
CCDLc_limit = 173564 
rwq = 0 
CCDLc_limit_alone = 166467 
WTRc_limit_alone = 14923 
RTWc_limit_alone = 64274 

Commands details: 
total_CMD = 1000755 
n_nop = 592434 
Read = 285960 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 94463 
n_pre = 94447 
n_ref = 0 
n_req = 288654 
total_req = 296736 

Dual Bus Interface Util: 
issued_total_row = 188910 
issued_total_col = 296736 
Row_Bus_Util =  0.188767 
CoL_Bus_Util = 0.296512 
Either_Row_CoL_Bus_Util = 0.408013 
Issued_on_Two_Bus_Simul_Util = 0.077267 
issued_two_Eff = 0.189373 
queue_avg = 10.810788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8108
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592360 n_act=94475 n_pre=94459 n_ref_event=0 n_req=288652 n_rd=285956 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2965
n_activity=837054 dram_eff=0.3545
bk0: 17920a 792071i bk1: 17920a 790850i bk2: 17920a 791013i bk3: 17928a 791604i bk4: 17988a 791517i bk5: 17988a 791559i bk6: 17984a 792429i bk7: 17972a 790902i bk8: 17792a 794926i bk9: 17792a 790958i bk10: 17792a 796439i bk11: 17792a 790917i bk12: 17792a 793930i bk13: 17792a 791710i bk14: 17792a 791591i bk15: 17792a 792696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672703
Row_Buffer_Locality_read = 0.677811
Row_Buffer_Locality_write = 0.130935
Bank_Level_Parallism = 4.654162
Bank_Level_Parallism_Col = 2.759172
Bank_Level_Parallism_Ready = 1.395599
write_to_read_ratio_blp_rw_average = 0.044248
GrpLevelPara = 2.001906 

BW Util details:
bwutil = 0.296516 
total_CMD = 1000755 
util_bw = 296740 
Wasted_Col = 382413 
Wasted_Row = 99853 
Idle = 221749 

BW Util Bottlenecks: 
RCDc_limit = 617511 
RCDWRc_limit = 9503 
WTRc_limit = 16928 
RTWc_limit = 73889 
CCDLc_limit = 175817 
rwq = 0 
CCDLc_limit_alone = 168340 
WTRc_limit_alone = 15382 
RTWc_limit_alone = 67958 

Commands details: 
total_CMD = 1000755 
n_nop = 592360 
Read = 285956 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 94475 
n_pre = 94459 
n_ref = 0 
n_req = 288652 
total_req = 296740 

Dual Bus Interface Util: 
issued_total_row = 188934 
issued_total_col = 296740 
Row_Bus_Util =  0.188791 
CoL_Bus_Util = 0.296516 
Either_Row_CoL_Bus_Util = 0.408087 
Issued_on_Two_Bus_Simul_Util = 0.077221 
issued_two_Eff = 0.189226 
queue_avg = 10.847919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8479
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592131 n_act=94473 n_pre=94457 n_ref_event=0 n_req=288668 n_rd=285968 n_rd_L2_A=0 n_write=0 n_wr_bk=10800 bw_util=0.2965
n_activity=836313 dram_eff=0.3549
bk0: 17920a 792431i bk1: 17920a 791796i bk2: 17920a 794102i bk3: 17932a 794876i bk4: 17992a 794598i bk5: 17996a 792706i bk6: 17984a 791535i bk7: 17968a 792105i bk8: 17792a 795663i bk9: 17792a 791038i bk10: 17792a 795890i bk11: 17792a 794796i bk12: 17792a 792948i bk13: 17792a 790316i bk14: 17792a 792057i bk15: 17792a 792602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672728
Row_Buffer_Locality_read = 0.677698
Row_Buffer_Locality_write = 0.146296
Bank_Level_Parallism = 4.637444
Bank_Level_Parallism_Col = 2.747347
Bank_Level_Parallism_Ready = 1.395113
write_to_read_ratio_blp_rw_average = 0.041774
GrpLevelPara = 2.002244 

BW Util details:
bwutil = 0.296544 
total_CMD = 1000755 
util_bw = 296768 
Wasted_Col = 382910 
Wasted_Row = 99046 
Idle = 222031 

BW Util Bottlenecks: 
RCDc_limit = 619109 
RCDWRc_limit = 9361 
WTRc_limit = 18292 
RTWc_limit = 69087 
CCDLc_limit = 174477 
rwq = 0 
CCDLc_limit_alone = 167143 
WTRc_limit_alone = 16567 
RTWc_limit_alone = 63478 

Commands details: 
total_CMD = 1000755 
n_nop = 592131 
Read = 285968 
Write = 0 
L2_Alloc = 0 
L2_WB = 10800 
n_act = 94473 
n_pre = 94457 
n_ref = 0 
n_req = 288668 
total_req = 296768 

Dual Bus Interface Util: 
issued_total_row = 188930 
issued_total_col = 296768 
Row_Bus_Util =  0.188787 
CoL_Bus_Util = 0.296544 
Either_Row_CoL_Bus_Util = 0.408316 
Issued_on_Two_Bus_Simul_Util = 0.077016 
issued_two_Eff = 0.188618 
queue_avg = 10.746157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7462
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592125 n_act=94511 n_pre=94495 n_ref_event=0 n_req=288648 n_rd=285952 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2965
n_activity=834862 dram_eff=0.3554
bk0: 17920a 791513i bk1: 17920a 790643i bk2: 17920a 793454i bk3: 17936a 793923i bk4: 17984a 792119i bk5: 17984a 792663i bk6: 17984a 793068i bk7: 17968a 793386i bk8: 17792a 795089i bk9: 17792a 795139i bk10: 17792a 794891i bk11: 17792a 792992i bk12: 17792a 792907i bk13: 17792a 793379i bk14: 17792a 793726i bk15: 17792a 793178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672574
Row_Buffer_Locality_read = 0.677677
Row_Buffer_Locality_write = 0.131306
Bank_Level_Parallism = 4.637728
Bank_Level_Parallism_Col = 2.741009
Bank_Level_Parallism_Ready = 1.388217
write_to_read_ratio_blp_rw_average = 0.042982
GrpLevelPara = 2.002240 

BW Util details:
bwutil = 0.296512 
total_CMD = 1000755 
util_bw = 296736 
Wasted_Col = 382245 
Wasted_Row = 99128 
Idle = 222646 

BW Util Bottlenecks: 
RCDc_limit = 618748 
RCDWRc_limit = 9497 
WTRc_limit = 17293 
RTWc_limit = 68152 
CCDLc_limit = 174033 
rwq = 0 
CCDLc_limit_alone = 167031 
WTRc_limit_alone = 15843 
RTWc_limit_alone = 62600 

Commands details: 
total_CMD = 1000755 
n_nop = 592125 
Read = 285952 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 94511 
n_pre = 94495 
n_ref = 0 
n_req = 288648 
total_req = 296736 

Dual Bus Interface Util: 
issued_total_row = 189006 
issued_total_col = 296736 
Row_Bus_Util =  0.188863 
CoL_Bus_Util = 0.296512 
Either_Row_CoL_Bus_Util = 0.408322 
Issued_on_Two_Bus_Simul_Util = 0.077054 
issued_two_Eff = 0.188709 
queue_avg = 10.796527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7965
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592543 n_act=94326 n_pre=94310 n_ref_event=0 n_req=288648 n_rd=285956 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=835207 dram_eff=0.3553
bk0: 17920a 793221i bk1: 17920a 791313i bk2: 17920a 793961i bk3: 17928a 793067i bk4: 17984a 793291i bk5: 17992a 795097i bk6: 17988a 793100i bk7: 17968a 793244i bk8: 17792a 794864i bk9: 17792a 792683i bk10: 17792a 794506i bk11: 17792a 793774i bk12: 17792a 795051i bk13: 17792a 793450i bk14: 17792a 793716i bk15: 17792a 793439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673214
Row_Buffer_Locality_read = 0.678461
Row_Buffer_Locality_write = 0.115899
Bank_Level_Parallism = 4.632323
Bank_Level_Parallism_Col = 2.739969
Bank_Level_Parallism_Ready = 1.387306
write_to_read_ratio_blp_rw_average = 0.045369
GrpLevelPara = 2.001138 

BW Util details:
bwutil = 0.296500 
total_CMD = 1000755 
util_bw = 296724 
Wasted_Col = 382409 
Wasted_Row = 98652 
Idle = 222970 

BW Util Bottlenecks: 
RCDc_limit = 615670 
RCDWRc_limit = 10109 
WTRc_limit = 17923 
RTWc_limit = 69989 
CCDLc_limit = 174987 
rwq = 0 
CCDLc_limit_alone = 167763 
WTRc_limit_alone = 16321 
RTWc_limit_alone = 64367 

Commands details: 
total_CMD = 1000755 
n_nop = 592543 
Read = 285956 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94326 
n_pre = 94310 
n_ref = 0 
n_req = 288648 
total_req = 296724 

Dual Bus Interface Util: 
issued_total_row = 188636 
issued_total_col = 296724 
Row_Bus_Util =  0.188494 
CoL_Bus_Util = 0.296500 
Either_Row_CoL_Bus_Util = 0.407904 
Issued_on_Two_Bus_Simul_Util = 0.077090 
issued_two_Eff = 0.188990 
queue_avg = 10.728884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592143 n_act=94307 n_pre=94291 n_ref_event=0 n_req=288660 n_rd=285968 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=835748 dram_eff=0.3551
bk0: 17920a 792850i bk1: 17920a 792638i bk2: 17920a 794891i bk3: 17928a 792528i bk4: 17988a 793950i bk5: 18000a 794874i bk6: 17984a 791377i bk7: 17968a 792057i bk8: 17792a 794120i bk9: 17792a 792803i bk10: 17792a 793740i bk11: 17792a 794506i bk12: 17792a 795795i bk13: 17792a 793028i bk14: 17796a 792119i bk15: 17792a 791674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673294
Row_Buffer_Locality_read = 0.678394
Row_Buffer_Locality_write = 0.131501
Bank_Level_Parallism = 4.629188
Bank_Level_Parallism_Col = 2.739512
Bank_Level_Parallism_Ready = 1.387995
write_to_read_ratio_blp_rw_average = 0.045241
GrpLevelPara = 2.001161 

BW Util details:
bwutil = 0.296512 
total_CMD = 1000755 
util_bw = 296736 
Wasted_Col = 383728 
Wasted_Row = 98893 
Idle = 221398 

BW Util Bottlenecks: 
RCDc_limit = 618260 
RCDWRc_limit = 10164 
WTRc_limit = 17991 
RTWc_limit = 73412 
CCDLc_limit = 175884 
rwq = 0 
CCDLc_limit_alone = 168236 
WTRc_limit_alone = 16433 
RTWc_limit_alone = 67322 

Commands details: 
total_CMD = 1000755 
n_nop = 592143 
Read = 285968 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94307 
n_pre = 94291 
n_ref = 0 
n_req = 288660 
total_req = 296736 

Dual Bus Interface Util: 
issued_total_row = 188598 
issued_total_col = 296736 
Row_Bus_Util =  0.188456 
CoL_Bus_Util = 0.296512 
Either_Row_CoL_Bus_Util = 0.408304 
Issued_on_Two_Bus_Simul_Util = 0.076664 
issued_two_Eff = 0.187762 
queue_avg = 10.794372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7944
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592414 n_act=94364 n_pre=94348 n_ref_event=0 n_req=288650 n_rd=285960 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2965
n_activity=837435 dram_eff=0.3543
bk0: 17920a 792101i bk1: 17920a 790690i bk2: 17920a 794480i bk3: 17932a 792710i bk4: 17988a 792963i bk5: 17992a 793228i bk6: 17992a 793368i bk7: 17960a 793752i bk8: 17792a 793521i bk9: 17792a 794223i bk10: 17792a 795679i bk11: 17792a 792195i bk12: 17792a 793309i bk13: 17792a 793590i bk14: 17792a 793749i bk15: 17792a 792111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673085
Row_Buffer_Locality_read = 0.678242
Row_Buffer_Locality_write = 0.124907
Bank_Level_Parallism = 4.629720
Bank_Level_Parallism_Col = 2.743876
Bank_Level_Parallism_Ready = 1.387638
write_to_read_ratio_blp_rw_average = 0.045127
GrpLevelPara = 1.997753 

BW Util details:
bwutil = 0.296496 
total_CMD = 1000755 
util_bw = 296720 
Wasted_Col = 383794 
Wasted_Row = 99028 
Idle = 221213 

BW Util Bottlenecks: 
RCDc_limit = 618320 
RCDWRc_limit = 9793 
WTRc_limit = 16641 
RTWc_limit = 73864 
CCDLc_limit = 176812 
rwq = 0 
CCDLc_limit_alone = 169604 
WTRc_limit_alone = 15288 
RTWc_limit_alone = 68009 

Commands details: 
total_CMD = 1000755 
n_nop = 592414 
Read = 285960 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 94364 
n_pre = 94348 
n_ref = 0 
n_req = 288650 
total_req = 296720 

Dual Bus Interface Util: 
issued_total_row = 188712 
issued_total_col = 296720 
Row_Bus_Util =  0.188570 
CoL_Bus_Util = 0.296496 
Either_Row_CoL_Bus_Util = 0.408033 
Issued_on_Two_Bus_Simul_Util = 0.077033 
issued_two_Eff = 0.188791 
queue_avg = 10.919100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9191
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592310 n_act=94352 n_pre=94336 n_ref_event=0 n_req=288654 n_rd=285964 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2965
n_activity=835577 dram_eff=0.3551
bk0: 17920a 794097i bk1: 17920a 791665i bk2: 17920a 794120i bk3: 17928a 794542i bk4: 17996a 793485i bk5: 17988a 791941i bk6: 17988a 794707i bk7: 17968a 793159i bk8: 17792a 795214i bk9: 17792a 793005i bk10: 17792a 794901i bk11: 17792a 793938i bk12: 17792a 793226i bk13: 17792a 792459i bk14: 17792a 793434i bk15: 17792a 791125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673131
Row_Buffer_Locality_read = 0.678281
Row_Buffer_Locality_write = 0.125651
Bank_Level_Parallism = 4.626123
Bank_Level_Parallism_Col = 2.738253
Bank_Level_Parallism_Ready = 1.394154
write_to_read_ratio_blp_rw_average = 0.044113
GrpLevelPara = 1.997315 

BW Util details:
bwutil = 0.296500 
total_CMD = 1000755 
util_bw = 296724 
Wasted_Col = 383697 
Wasted_Row = 99004 
Idle = 221330 

BW Util Bottlenecks: 
RCDc_limit = 617672 
RCDWRc_limit = 9685 
WTRc_limit = 18362 
RTWc_limit = 69100 
CCDLc_limit = 174949 
rwq = 0 
CCDLc_limit_alone = 167838 
WTRc_limit_alone = 16742 
RTWc_limit_alone = 63609 

Commands details: 
total_CMD = 1000755 
n_nop = 592310 
Read = 285964 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 94352 
n_pre = 94336 
n_ref = 0 
n_req = 288654 
total_req = 296724 

Dual Bus Interface Util: 
issued_total_row = 188688 
issued_total_col = 296724 
Row_Bus_Util =  0.188546 
CoL_Bus_Util = 0.296500 
Either_Row_CoL_Bus_Util = 0.408137 
Issued_on_Two_Bus_Simul_Util = 0.076909 
issued_two_Eff = 0.188439 
queue_avg = 10.765112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7651
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592557 n_act=94425 n_pre=94409 n_ref_event=0 n_req=288628 n_rd=285936 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=835287 dram_eff=0.3552
bk0: 17920a 792708i bk1: 17920a 791000i bk2: 17920a 792592i bk3: 17920a 793803i bk4: 17984a 791958i bk5: 17984a 791916i bk6: 17984a 791733i bk7: 17968a 790217i bk8: 17792a 794373i bk9: 17792a 794746i bk10: 17792a 793913i bk11: 17792a 793767i bk12: 17792a 791907i bk13: 17792a 792328i bk14: 17792a 792448i bk15: 17792a 792944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672849
Row_Buffer_Locality_read = 0.677938
Row_Buffer_Locality_write = 0.132244
Bank_Level_Parallism = 4.655929
Bank_Level_Parallism_Col = 2.751953
Bank_Level_Parallism_Ready = 1.392010
write_to_read_ratio_blp_rw_average = 0.042975
GrpLevelPara = 2.002661 

BW Util details:
bwutil = 0.296480 
total_CMD = 1000755 
util_bw = 296704 
Wasted_Col = 382794 
Wasted_Row = 97652 
Idle = 223605 

BW Util Bottlenecks: 
RCDc_limit = 618437 
RCDWRc_limit = 9383 
WTRc_limit = 16309 
RTWc_limit = 73368 
CCDLc_limit = 174550 
rwq = 0 
CCDLc_limit_alone = 167142 
WTRc_limit_alone = 14924 
RTWc_limit_alone = 67345 

Commands details: 
total_CMD = 1000755 
n_nop = 592557 
Read = 285936 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94425 
n_pre = 94409 
n_ref = 0 
n_req = 288628 
total_req = 296704 

Dual Bus Interface Util: 
issued_total_row = 188834 
issued_total_col = 296704 
Row_Bus_Util =  0.188692 
CoL_Bus_Util = 0.296480 
Either_Row_CoL_Bus_Util = 0.407890 
Issued_on_Two_Bus_Simul_Util = 0.077282 
issued_two_Eff = 0.189467 
queue_avg = 10.901429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9014
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592308 n_act=94421 n_pre=94405 n_ref_event=0 n_req=288626 n_rd=285936 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2965
n_activity=834200 dram_eff=0.3557
bk0: 17920a 790881i bk1: 17920a 790182i bk2: 17920a 791115i bk3: 17920a 793534i bk4: 17984a 791044i bk5: 17984a 794425i bk6: 17984a 792643i bk7: 17968a 791203i bk8: 17792a 792732i bk9: 17792a 792693i bk10: 17792a 795533i bk11: 17792a 794494i bk12: 17792a 794394i bk13: 17792a 794844i bk14: 17792a 792997i bk15: 17792a 794288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672860
Row_Buffer_Locality_read = 0.677910
Row_Buffer_Locality_write = 0.136059
Bank_Level_Parallism = 4.653740
Bank_Level_Parallism_Col = 2.754797
Bank_Level_Parallism_Ready = 1.392806
write_to_read_ratio_blp_rw_average = 0.044063
GrpLevelPara = 2.006682 

BW Util details:
bwutil = 0.296472 
total_CMD = 1000755 
util_bw = 296696 
Wasted_Col = 381535 
Wasted_Row = 98285 
Idle = 224239 

BW Util Bottlenecks: 
RCDc_limit = 616667 
RCDWRc_limit = 9391 
WTRc_limit = 16634 
RTWc_limit = 72224 
CCDLc_limit = 175063 
rwq = 0 
CCDLc_limit_alone = 167524 
WTRc_limit_alone = 15124 
RTWc_limit_alone = 66195 

Commands details: 
total_CMD = 1000755 
n_nop = 592308 
Read = 285936 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 94421 
n_pre = 94405 
n_ref = 0 
n_req = 288626 
total_req = 296696 

Dual Bus Interface Util: 
issued_total_row = 188826 
issued_total_col = 296696 
Row_Bus_Util =  0.188684 
CoL_Bus_Util = 0.296472 
Either_Row_CoL_Bus_Util = 0.408139 
Issued_on_Two_Bus_Simul_Util = 0.077017 
issued_two_Eff = 0.188703 
queue_avg = 10.841305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8413
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592314 n_act=94537 n_pre=94521 n_ref_event=0 n_req=288664 n_rd=285972 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=835975 dram_eff=0.355
bk0: 17920a 790568i bk1: 17920a 788765i bk2: 17920a 792834i bk3: 17920a 792675i bk4: 17992a 793005i bk5: 17996a 793347i bk6: 17988a 792787i bk7: 17976a 792266i bk8: 17792a 793811i bk9: 17792a 794082i bk10: 17796a 793718i bk11: 17792a 794969i bk12: 17792a 793675i bk13: 17792a 793568i bk14: 17792a 790627i bk15: 17792a 793572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672502
Row_Buffer_Locality_read = 0.677587
Row_Buffer_Locality_write = 0.132244
Bank_Level_Parallism = 4.648199
Bank_Level_Parallism_Col = 2.752448
Bank_Level_Parallism_Ready = 1.397223
write_to_read_ratio_blp_rw_average = 0.042610
GrpLevelPara = 2.006840 

BW Util details:
bwutil = 0.296516 
total_CMD = 1000755 
util_bw = 296740 
Wasted_Col = 381545 
Wasted_Row = 99753 
Idle = 222717 

BW Util Bottlenecks: 
RCDc_limit = 617657 
RCDWRc_limit = 9347 
WTRc_limit = 16963 
RTWc_limit = 69147 
CCDLc_limit = 173528 
rwq = 0 
CCDLc_limit_alone = 166621 
WTRc_limit_alone = 15592 
RTWc_limit_alone = 63611 

Commands details: 
total_CMD = 1000755 
n_nop = 592314 
Read = 285972 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94537 
n_pre = 94521 
n_ref = 0 
n_req = 288664 
total_req = 296740 

Dual Bus Interface Util: 
issued_total_row = 189058 
issued_total_col = 296740 
Row_Bus_Util =  0.188915 
CoL_Bus_Util = 0.296516 
Either_Row_CoL_Bus_Util = 0.408133 
Issued_on_Two_Bus_Simul_Util = 0.077299 
issued_two_Eff = 0.189396 
queue_avg = 10.913641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9136
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592923 n_act=94355 n_pre=94339 n_ref_event=0 n_req=288634 n_rd=285944 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2965
n_activity=836463 dram_eff=0.3547
bk0: 17920a 791278i bk1: 17920a 790508i bk2: 17920a 790762i bk3: 17920a 790271i bk4: 17984a 792080i bk5: 17984a 793141i bk6: 17984a 794146i bk7: 17976a 792592i bk8: 17792a 794665i bk9: 17792a 795502i bk10: 17792a 793151i bk11: 17792a 795518i bk12: 17792a 793018i bk13: 17792a 794408i bk14: 17792a 791171i bk15: 17792a 791734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673098
Row_Buffer_Locality_read = 0.678077
Row_Buffer_Locality_write = 0.143866
Bank_Level_Parallism = 4.643688
Bank_Level_Parallism_Col = 2.756814
Bank_Level_Parallism_Ready = 1.400915
write_to_read_ratio_blp_rw_average = 0.044279
GrpLevelPara = 2.002884 

BW Util details:
bwutil = 0.296480 
total_CMD = 1000755 
util_bw = 296704 
Wasted_Col = 383197 
Wasted_Row = 98956 
Idle = 221898 

BW Util Bottlenecks: 
RCDc_limit = 617834 
RCDWRc_limit = 9197 
WTRc_limit = 17529 
RTWc_limit = 73587 
CCDLc_limit = 174782 
rwq = 0 
CCDLc_limit_alone = 167237 
WTRc_limit_alone = 16011 
RTWc_limit_alone = 67560 

Commands details: 
total_CMD = 1000755 
n_nop = 592923 
Read = 285944 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 94355 
n_pre = 94339 
n_ref = 0 
n_req = 288634 
total_req = 296704 

Dual Bus Interface Util: 
issued_total_row = 188694 
issued_total_col = 296704 
Row_Bus_Util =  0.188552 
CoL_Bus_Util = 0.296480 
Either_Row_CoL_Bus_Util = 0.407524 
Issued_on_Two_Bus_Simul_Util = 0.077507 
issued_two_Eff = 0.190191 
queue_avg = 10.885885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8859
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592606 n_act=94378 n_pre=94362 n_ref_event=0 n_req=288614 n_rd=285928 n_rd_L2_A=0 n_write=0 n_wr_bk=10744 bw_util=0.2964
n_activity=833867 dram_eff=0.3558
bk0: 17920a 793747i bk1: 17920a 793288i bk2: 17920a 792073i bk3: 17920a 790209i bk4: 17984a 793319i bk5: 17992a 792328i bk6: 17964a 793308i bk7: 17972a 791850i bk8: 17792a 793747i bk9: 17792a 795098i bk10: 17792a 795762i bk11: 17792a 792256i bk12: 17792a 791957i bk13: 17792a 794385i bk14: 17792a 792426i bk15: 17792a 792594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672996
Row_Buffer_Locality_read = 0.677999
Row_Buffer_Locality_write = 0.140357
Bank_Level_Parallism = 4.656545
Bank_Level_Parallism_Col = 2.752175
Bank_Level_Parallism_Ready = 1.389996
write_to_read_ratio_blp_rw_average = 0.045305
GrpLevelPara = 2.007531 

BW Util details:
bwutil = 0.296448 
total_CMD = 1000755 
util_bw = 296672 
Wasted_Col = 380400 
Wasted_Row = 98685 
Idle = 224998 

BW Util Bottlenecks: 
RCDc_limit = 615478 
RCDWRc_limit = 9596 
WTRc_limit = 18365 
RTWc_limit = 69825 
CCDLc_limit = 174171 
rwq = 0 
CCDLc_limit_alone = 167017 
WTRc_limit_alone = 16802 
RTWc_limit_alone = 64234 

Commands details: 
total_CMD = 1000755 
n_nop = 592606 
Read = 285928 
Write = 0 
L2_Alloc = 0 
L2_WB = 10744 
n_act = 94378 
n_pre = 94362 
n_ref = 0 
n_req = 288614 
total_req = 296672 

Dual Bus Interface Util: 
issued_total_row = 188740 
issued_total_col = 296672 
Row_Bus_Util =  0.188598 
CoL_Bus_Util = 0.296448 
Either_Row_CoL_Bus_Util = 0.407841 
Issued_on_Two_Bus_Simul_Util = 0.077205 
issued_two_Eff = 0.189301 
queue_avg = 10.992860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9929
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592740 n_act=94340 n_pre=94324 n_ref_event=0 n_req=288617 n_rd=285933 n_rd_L2_A=0 n_write=0 n_wr_bk=10736 bw_util=0.2964
n_activity=834849 dram_eff=0.3554
bk0: 17920a 792292i bk1: 17920a 790085i bk2: 17920a 794059i bk3: 17920a 791965i bk4: 17989a 792121i bk5: 17996a 792267i bk6: 17960a 794098i bk7: 17972a 793729i bk8: 17792a 793341i bk9: 17792a 792234i bk10: 17792a 794415i bk11: 17792a 793884i bk12: 17792a 793148i bk13: 17792a 794183i bk14: 17792a 790925i bk15: 17792a 791570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673131
Row_Buffer_Locality_read = 0.678306
Row_Buffer_Locality_write = 0.121833
Bank_Level_Parallism = 4.653461
Bank_Level_Parallism_Col = 2.753965
Bank_Level_Parallism_Ready = 1.391416
write_to_read_ratio_blp_rw_average = 0.044836
GrpLevelPara = 2.004407 

BW Util details:
bwutil = 0.296445 
total_CMD = 1000755 
util_bw = 296669 
Wasted_Col = 380996 
Wasted_Row = 99473 
Idle = 223617 

BW Util Bottlenecks: 
RCDc_limit = 614472 
RCDWRc_limit = 9832 
WTRc_limit = 17159 
RTWc_limit = 72963 
CCDLc_limit = 174982 
rwq = 0 
CCDLc_limit_alone = 167655 
WTRc_limit_alone = 15733 
RTWc_limit_alone = 67062 

Commands details: 
total_CMD = 1000755 
n_nop = 592740 
Read = 285933 
Write = 0 
L2_Alloc = 0 
L2_WB = 10736 
n_act = 94340 
n_pre = 94324 
n_ref = 0 
n_req = 288617 
total_req = 296669 

Dual Bus Interface Util: 
issued_total_row = 188664 
issued_total_col = 296669 
Row_Bus_Util =  0.188522 
CoL_Bus_Util = 0.296445 
Either_Row_CoL_Bus_Util = 0.407707 
Issued_on_Two_Bus_Simul_Util = 0.077260 
issued_two_Eff = 0.189498 
queue_avg = 10.961438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9614
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592884 n_act=94225 n_pre=94209 n_ref_event=0 n_req=288596 n_rd=285908 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2964
n_activity=835511 dram_eff=0.3551
bk0: 17920a 793845i bk1: 17920a 789348i bk2: 17920a 793869i bk3: 17920a 793512i bk4: 17984a 793021i bk5: 17984a 793114i bk6: 17964a 794379i bk7: 17960a 793268i bk8: 17792a 796047i bk9: 17792a 793848i bk10: 17792a 796297i bk11: 17792a 795306i bk12: 17792a 792562i bk13: 17792a 791411i bk14: 17792a 793704i bk15: 17792a 792642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673506
Row_Buffer_Locality_read = 0.678666
Row_Buffer_Locality_write = 0.124628
Bank_Level_Parallism = 4.636405
Bank_Level_Parallism_Col = 2.745062
Bank_Level_Parallism_Ready = 1.392112
write_to_read_ratio_blp_rw_average = 0.044965
GrpLevelPara = 2.003368 

BW Util details:
bwutil = 0.296436 
total_CMD = 1000755 
util_bw = 296660 
Wasted_Col = 381363 
Wasted_Row = 99412 
Idle = 223320 

BW Util Bottlenecks: 
RCDc_limit = 614468 
RCDWRc_limit = 9774 
WTRc_limit = 18200 
RTWc_limit = 68183 
CCDLc_limit = 174651 
rwq = 0 
CCDLc_limit_alone = 167593 
WTRc_limit_alone = 16504 
RTWc_limit_alone = 62821 

Commands details: 
total_CMD = 1000755 
n_nop = 592884 
Read = 285908 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 94225 
n_pre = 94209 
n_ref = 0 
n_req = 288596 
total_req = 296660 

Dual Bus Interface Util: 
issued_total_row = 188434 
issued_total_col = 296660 
Row_Bus_Util =  0.188292 
CoL_Bus_Util = 0.296436 
Either_Row_CoL_Bus_Util = 0.407563 
Issued_on_Two_Bus_Simul_Util = 0.077165 
issued_two_Eff = 0.189332 
queue_avg = 10.962392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9624
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592727 n_act=94318 n_pre=94302 n_ref_event=0 n_req=288596 n_rd=285908 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2964
n_activity=835517 dram_eff=0.3551
bk0: 17920a 794779i bk1: 17920a 792002i bk2: 17920a 792713i bk3: 17920a 794374i bk4: 17984a 792153i bk5: 17984a 791774i bk6: 17964a 794752i bk7: 17960a 794648i bk8: 17792a 793845i bk9: 17792a 793320i bk10: 17792a 794813i bk11: 17792a 795127i bk12: 17792a 794408i bk13: 17792a 792750i bk14: 17792a 791249i bk15: 17792a 791155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673183
Row_Buffer_Locality_read = 0.678460
Row_Buffer_Locality_write = 0.111979
Bank_Level_Parallism = 4.633905
Bank_Level_Parallism_Col = 2.733347
Bank_Level_Parallism_Ready = 1.384238
write_to_read_ratio_blp_rw_average = 0.045193
GrpLevelPara = 2.001561 

BW Util details:
bwutil = 0.296436 
total_CMD = 1000755 
util_bw = 296660 
Wasted_Col = 382176 
Wasted_Row = 99517 
Idle = 222402 

BW Util Bottlenecks: 
RCDc_limit = 614665 
RCDWRc_limit = 9906 
WTRc_limit = 17701 
RTWc_limit = 68118 
CCDLc_limit = 173861 
rwq = 0 
CCDLc_limit_alone = 166741 
WTRc_limit_alone = 16109 
RTWc_limit_alone = 62590 

Commands details: 
total_CMD = 1000755 
n_nop = 592727 
Read = 285908 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 94318 
n_pre = 94302 
n_ref = 0 
n_req = 288596 
total_req = 296660 

Dual Bus Interface Util: 
issued_total_row = 188620 
issued_total_col = 296660 
Row_Bus_Util =  0.188478 
CoL_Bus_Util = 0.296436 
Either_Row_CoL_Bus_Util = 0.407720 
Issued_on_Two_Bus_Simul_Util = 0.077194 
issued_two_Eff = 0.189330 
queue_avg = 10.924549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9245
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592869 n_act=94530 n_pre=94514 n_ref_event=0 n_req=288604 n_rd=285912 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=833591 dram_eff=0.3559
bk0: 17920a 790878i bk1: 17920a 790169i bk2: 17920a 793074i bk3: 17920a 792953i bk4: 17984a 792617i bk5: 17992a 792166i bk6: 17960a 793298i bk7: 17960a 791210i bk8: 17792a 794330i bk9: 17792a 793470i bk10: 17792a 795077i bk11: 17792a 792520i bk12: 17792a 793219i bk13: 17792a 792334i bk14: 17792a 792680i bk15: 17792a 791706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672458
Row_Buffer_Locality_read = 0.677660
Row_Buffer_Locality_write = 0.119985
Bank_Level_Parallism = 4.666975
Bank_Level_Parallism_Col = 2.749334
Bank_Level_Parallism_Ready = 1.389679
write_to_read_ratio_blp_rw_average = 0.045729
GrpLevelPara = 2.003114 

BW Util details:
bwutil = 0.296456 
total_CMD = 1000755 
util_bw = 296680 
Wasted_Col = 381527 
Wasted_Row = 97238 
Idle = 225310 

BW Util Bottlenecks: 
RCDc_limit = 614983 
RCDWRc_limit = 9991 
WTRc_limit = 18027 
RTWc_limit = 70552 
CCDLc_limit = 175461 
rwq = 0 
CCDLc_limit_alone = 168176 
WTRc_limit_alone = 16483 
RTWc_limit_alone = 64811 

Commands details: 
total_CMD = 1000755 
n_nop = 592869 
Read = 285912 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94530 
n_pre = 94514 
n_ref = 0 
n_req = 288604 
total_req = 296680 

Dual Bus Interface Util: 
issued_total_row = 189044 
issued_total_col = 296680 
Row_Bus_Util =  0.188901 
CoL_Bus_Util = 0.296456 
Either_Row_CoL_Bus_Util = 0.407578 
Issued_on_Two_Bus_Simul_Util = 0.077779 
issued_two_Eff = 0.190833 
queue_avg = 11.038182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0382
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592541 n_act=94552 n_pre=94536 n_ref_event=0 n_req=288616 n_rd=285924 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=833498 dram_eff=0.356
bk0: 17920a 790865i bk1: 17920a 792117i bk2: 17920a 793558i bk3: 17920a 792775i bk4: 17984a 792672i bk5: 17996a 791120i bk6: 17960a 792418i bk7: 17968a 793418i bk8: 17792a 796057i bk9: 17792a 794708i bk10: 17792a 793792i bk11: 17792a 794471i bk12: 17792a 795518i bk13: 17792a 792567i bk14: 17792a 793220i bk15: 17792a 790527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672395
Row_Buffer_Locality_read = 0.677694
Row_Buffer_Locality_write = 0.109584
Bank_Level_Parallism = 4.654706
Bank_Level_Parallism_Col = 2.743679
Bank_Level_Parallism_Ready = 1.388710
write_to_read_ratio_blp_rw_average = 0.045152
GrpLevelPara = 2.004994 

BW Util details:
bwutil = 0.296468 
total_CMD = 1000755 
util_bw = 296692 
Wasted_Col = 380590 
Wasted_Row = 98469 
Idle = 225004 

BW Util Bottlenecks: 
RCDc_limit = 615024 
RCDWRc_limit = 10188 
WTRc_limit = 19564 
RTWc_limit = 66482 
CCDLc_limit = 174300 
rwq = 0 
CCDLc_limit_alone = 167261 
WTRc_limit_alone = 17830 
RTWc_limit_alone = 61177 

Commands details: 
total_CMD = 1000755 
n_nop = 592541 
Read = 285924 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94552 
n_pre = 94536 
n_ref = 0 
n_req = 288616 
total_req = 296692 

Dual Bus Interface Util: 
issued_total_row = 189088 
issued_total_col = 296692 
Row_Bus_Util =  0.188945 
CoL_Bus_Util = 0.296468 
Either_Row_CoL_Bus_Util = 0.407906 
Issued_on_Two_Bus_Simul_Util = 0.077507 
issued_two_Eff = 0.190013 
queue_avg = 10.835989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.836
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592694 n_act=94492 n_pre=94476 n_ref_event=0 n_req=288630 n_rd=285936 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2965
n_activity=832180 dram_eff=0.3565
bk0: 17920a 791191i bk1: 17920a 789863i bk2: 17920a 794216i bk3: 17920a 791500i bk4: 17992a 793061i bk5: 17992a 790971i bk6: 17968a 793664i bk7: 17968a 792289i bk8: 17792a 794359i bk9: 17792a 792855i bk10: 17792a 795537i bk11: 17792a 794920i bk12: 17792a 792361i bk13: 17792a 791282i bk14: 17792a 794507i bk15: 17792a 793686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672619
Row_Buffer_Locality_read = 0.677774
Row_Buffer_Locality_write = 0.125464
Bank_Level_Parallism = 4.664231
Bank_Level_Parallism_Col = 2.748522
Bank_Level_Parallism_Ready = 1.390736
write_to_read_ratio_blp_rw_average = 0.043736
GrpLevelPara = 2.008983 

BW Util details:
bwutil = 0.296488 
total_CMD = 1000755 
util_bw = 296712 
Wasted_Col = 380012 
Wasted_Row = 98205 
Idle = 225826 

BW Util Bottlenecks: 
RCDc_limit = 615054 
RCDWRc_limit = 9826 
WTRc_limit = 18712 
RTWc_limit = 68053 
CCDLc_limit = 173429 
rwq = 0 
CCDLc_limit_alone = 166229 
WTRc_limit_alone = 17093 
RTWc_limit_alone = 62472 

Commands details: 
total_CMD = 1000755 
n_nop = 592694 
Read = 285936 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 94492 
n_pre = 94476 
n_ref = 0 
n_req = 288630 
total_req = 296712 

Dual Bus Interface Util: 
issued_total_row = 188968 
issued_total_col = 296712 
Row_Bus_Util =  0.188825 
CoL_Bus_Util = 0.296488 
Either_Row_CoL_Bus_Util = 0.407753 
Issued_on_Two_Bus_Simul_Util = 0.077560 
issued_two_Eff = 0.190214 
queue_avg = 11.019945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0199
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592879 n_act=94486 n_pre=94470 n_ref_event=0 n_req=288628 n_rd=285932 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2965
n_activity=834422 dram_eff=0.3556
bk0: 17920a 791679i bk1: 17920a 789992i bk2: 17920a 793438i bk3: 17920a 792627i bk4: 17984a 790426i bk5: 17996a 792232i bk6: 17968a 793516i bk7: 17968a 792759i bk8: 17792a 794300i bk9: 17792a 795182i bk10: 17792a 793316i bk11: 17792a 794988i bk12: 17792a 793259i bk13: 17792a 794233i bk14: 17792a 793126i bk15: 17792a 791605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672637
Row_Buffer_Locality_read = 0.677846
Row_Buffer_Locality_write = 0.120178
Bank_Level_Parallism = 4.647804
Bank_Level_Parallism_Col = 2.742648
Bank_Level_Parallism_Ready = 1.393710
write_to_read_ratio_blp_rw_average = 0.043675
GrpLevelPara = 2.003970 

BW Util details:
bwutil = 0.296492 
total_CMD = 1000755 
util_bw = 296716 
Wasted_Col = 381927 
Wasted_Row = 98935 
Idle = 223177 

BW Util Bottlenecks: 
RCDc_limit = 614954 
RCDWRc_limit = 9822 
WTRc_limit = 17551 
RTWc_limit = 67924 
CCDLc_limit = 173417 
rwq = 0 
CCDLc_limit_alone = 166587 
WTRc_limit_alone = 16033 
RTWc_limit_alone = 62612 

Commands details: 
total_CMD = 1000755 
n_nop = 592879 
Read = 285932 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 94486 
n_pre = 94470 
n_ref = 0 
n_req = 288628 
total_req = 296716 

Dual Bus Interface Util: 
issued_total_row = 188956 
issued_total_col = 296716 
Row_Bus_Util =  0.188813 
CoL_Bus_Util = 0.296492 
Either_Row_CoL_Bus_Util = 0.407568 
Issued_on_Two_Bus_Simul_Util = 0.077737 
issued_two_Eff = 0.190734 
queue_avg = 11.040194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0402
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592888 n_act=94421 n_pre=94405 n_ref_event=0 n_req=288620 n_rd=285924 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2965
n_activity=834997 dram_eff=0.3553
bk0: 17920a 792005i bk1: 17920a 791999i bk2: 17920a 794783i bk3: 17920a 792633i bk4: 17984a 792802i bk5: 17988a 792496i bk6: 17968a 791742i bk7: 17968a 791523i bk8: 17792a 793970i bk9: 17792a 793829i bk10: 17792a 793719i bk11: 17792a 791952i bk12: 17792a 792003i bk13: 17792a 791190i bk14: 17792a 791318i bk15: 17792a 791325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672854
Row_Buffer_Locality_read = 0.677967
Row_Buffer_Locality_write = 0.130564
Bank_Level_Parallism = 4.657056
Bank_Level_Parallism_Col = 2.759504
Bank_Level_Parallism_Ready = 1.396771
write_to_read_ratio_blp_rw_average = 0.044087
GrpLevelPara = 2.007380 

BW Util details:
bwutil = 0.296484 
total_CMD = 1000755 
util_bw = 296708 
Wasted_Col = 380578 
Wasted_Row = 100332 
Idle = 223137 

BW Util Bottlenecks: 
RCDc_limit = 613814 
RCDWRc_limit = 9654 
WTRc_limit = 16623 
RTWc_limit = 71922 
CCDLc_limit = 174200 
rwq = 0 
CCDLc_limit_alone = 167172 
WTRc_limit_alone = 15182 
RTWc_limit_alone = 66335 

Commands details: 
total_CMD = 1000755 
n_nop = 592888 
Read = 285924 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 94421 
n_pre = 94405 
n_ref = 0 
n_req = 288620 
total_req = 296708 

Dual Bus Interface Util: 
issued_total_row = 188826 
issued_total_col = 296708 
Row_Bus_Util =  0.188684 
CoL_Bus_Util = 0.296484 
Either_Row_CoL_Bus_Util = 0.407559 
Issued_on_Two_Bus_Simul_Util = 0.077608 
issued_two_Eff = 0.190422 
queue_avg = 11.065436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0654
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=593234 n_act=94248 n_pre=94232 n_ref_event=0 n_req=288632 n_rd=285932 n_rd_L2_A=0 n_write=0 n_wr_bk=10800 bw_util=0.2965
n_activity=833351 dram_eff=0.3561
bk0: 17920a 790917i bk1: 17920a 794825i bk2: 17920a 793044i bk3: 17920a 791792i bk4: 17984a 792812i bk5: 18000a 793454i bk6: 17972a 794358i bk7: 17960a 793510i bk8: 17792a 792575i bk9: 17792a 793767i bk10: 17792a 796837i bk11: 17792a 791637i bk12: 17792a 793039i bk13: 17792a 792317i bk14: 17792a 791760i bk15: 17792a 790797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673467
Row_Buffer_Locality_read = 0.678679
Row_Buffer_Locality_write = 0.121481
Bank_Level_Parallism = 4.660986
Bank_Level_Parallism_Col = 2.757757
Bank_Level_Parallism_Ready = 1.397076
write_to_read_ratio_blp_rw_average = 0.043085
GrpLevelPara = 2.006330 

BW Util details:
bwutil = 0.296508 
total_CMD = 1000755 
util_bw = 296732 
Wasted_Col = 380355 
Wasted_Row = 98129 
Idle = 225539 

BW Util Bottlenecks: 
RCDc_limit = 612978 
RCDWRc_limit = 9524 
WTRc_limit = 17827 
RTWc_limit = 71351 
CCDLc_limit = 174040 
rwq = 0 
CCDLc_limit_alone = 166782 
WTRc_limit_alone = 16375 
RTWc_limit_alone = 65545 

Commands details: 
total_CMD = 1000755 
n_nop = 593234 
Read = 285932 
Write = 0 
L2_Alloc = 0 
L2_WB = 10800 
n_act = 94248 
n_pre = 94232 
n_ref = 0 
n_req = 288632 
total_req = 296732 

Dual Bus Interface Util: 
issued_total_row = 188480 
issued_total_col = 296732 
Row_Bus_Util =  0.188338 
CoL_Bus_Util = 0.296508 
Either_Row_CoL_Bus_Util = 0.407214 
Issued_on_Two_Bus_Simul_Util = 0.077632 
issued_two_Eff = 0.190643 
queue_avg = 10.957065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9571
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592805 n_act=94378 n_pre=94362 n_ref_event=0 n_req=288610 n_rd=285920 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2965
n_activity=834073 dram_eff=0.3557
bk0: 17920a 789159i bk1: 17920a 791067i bk2: 17920a 794256i bk3: 17924a 793236i bk4: 17984a 793721i bk5: 17988a 795761i bk6: 17968a 795778i bk7: 17960a 790647i bk8: 17792a 793449i bk9: 17792a 792475i bk10: 17792a 795166i bk11: 17792a 792944i bk12: 17792a 792333i bk13: 17792a 795137i bk14: 17792a 794231i bk15: 17792a 790977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672991
Row_Buffer_Locality_read = 0.678067
Row_Buffer_Locality_write = 0.133457
Bank_Level_Parallism = 4.649778
Bank_Level_Parallism_Col = 2.746276
Bank_Level_Parallism_Ready = 1.390724
write_to_read_ratio_blp_rw_average = 0.042164
GrpLevelPara = 2.000029 

BW Util details:
bwutil = 0.296456 
total_CMD = 1000755 
util_bw = 296680 
Wasted_Col = 381111 
Wasted_Row = 98666 
Idle = 224298 

BW Util Bottlenecks: 
RCDc_limit = 614270 
RCDWRc_limit = 9653 
WTRc_limit = 17455 
RTWc_limit = 68422 
CCDLc_limit = 174251 
rwq = 0 
CCDLc_limit_alone = 167004 
WTRc_limit_alone = 15915 
RTWc_limit_alone = 62715 

Commands details: 
total_CMD = 1000755 
n_nop = 592805 
Read = 285920 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 94378 
n_pre = 94362 
n_ref = 0 
n_req = 288610 
total_req = 296680 

Dual Bus Interface Util: 
issued_total_row = 188740 
issued_total_col = 296680 
Row_Bus_Util =  0.188598 
CoL_Bus_Util = 0.296456 
Either_Row_CoL_Bus_Util = 0.407642 
Issued_on_Two_Bus_Simul_Util = 0.077412 
issued_two_Eff = 0.189901 
queue_avg = 10.896726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8967
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592608 n_act=94378 n_pre=94362 n_ref_event=0 n_req=288636 n_rd=285944 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=834921 dram_eff=0.3554
bk0: 17920a 792216i bk1: 17920a 792115i bk2: 17920a 792096i bk3: 17920a 791923i bk4: 17988a 795164i bk5: 18008a 796350i bk6: 17972a 792565i bk7: 17960a 792174i bk8: 17792a 794415i bk9: 17792a 793796i bk10: 17792a 795476i bk11: 17792a 795363i bk12: 17792a 794097i bk13: 17792a 792468i bk14: 17792a 790728i bk15: 17792a 791041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673021
Row_Buffer_Locality_read = 0.678049
Row_Buffer_Locality_write = 0.138930
Bank_Level_Parallism = 4.647370
Bank_Level_Parallism_Col = 2.749526
Bank_Level_Parallism_Ready = 1.396260
write_to_read_ratio_blp_rw_average = 0.042499
GrpLevelPara = 2.002872 

BW Util details:
bwutil = 0.296488 
total_CMD = 1000755 
util_bw = 296712 
Wasted_Col = 381397 
Wasted_Row = 98401 
Idle = 224245 

BW Util Bottlenecks: 
RCDc_limit = 616113 
RCDWRc_limit = 9171 
WTRc_limit = 17719 
RTWc_limit = 68322 
CCDLc_limit = 174145 
rwq = 0 
CCDLc_limit_alone = 166924 
WTRc_limit_alone = 16150 
RTWc_limit_alone = 62670 

Commands details: 
total_CMD = 1000755 
n_nop = 592608 
Read = 285944 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94378 
n_pre = 94362 
n_ref = 0 
n_req = 288636 
total_req = 296712 

Dual Bus Interface Util: 
issued_total_row = 188740 
issued_total_col = 296712 
Row_Bus_Util =  0.188598 
CoL_Bus_Util = 0.296488 
Either_Row_CoL_Bus_Util = 0.407839 
Issued_on_Two_Bus_Simul_Util = 0.077247 
issued_two_Eff = 0.189405 
queue_avg = 10.904871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9049
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592735 n_act=94547 n_pre=94531 n_ref_event=0 n_req=288608 n_rd=285920 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2964
n_activity=835719 dram_eff=0.355
bk0: 17920a 790197i bk1: 17920a 791936i bk2: 17920a 792996i bk3: 17920a 793003i bk4: 17984a 792680i bk5: 17988a 790149i bk6: 17968a 791669i bk7: 17964a 790955i bk8: 17792a 794451i bk9: 17792a 794687i bk10: 17792a 795190i bk11: 17792a 791700i bk12: 17792a 793708i bk13: 17792a 792443i bk14: 17792a 790608i bk15: 17792a 789561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672403
Row_Buffer_Locality_read = 0.677427
Row_Buffer_Locality_write = 0.138021
Bank_Level_Parallism = 4.667005
Bank_Level_Parallism_Col = 2.760159
Bank_Level_Parallism_Ready = 1.392288
write_to_read_ratio_blp_rw_average = 0.044349
GrpLevelPara = 2.005703 

BW Util details:
bwutil = 0.296448 
total_CMD = 1000755 
util_bw = 296672 
Wasted_Col = 380328 
Wasted_Row = 99677 
Idle = 224078 

BW Util Bottlenecks: 
RCDc_limit = 614587 
RCDWRc_limit = 9838 
WTRc_limit = 17942 
RTWc_limit = 72422 
CCDLc_limit = 174436 
rwq = 0 
CCDLc_limit_alone = 167145 
WTRc_limit_alone = 16295 
RTWc_limit_alone = 66778 

Commands details: 
total_CMD = 1000755 
n_nop = 592735 
Read = 285920 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 94547 
n_pre = 94531 
n_ref = 0 
n_req = 288608 
total_req = 296672 

Dual Bus Interface Util: 
issued_total_row = 189078 
issued_total_col = 296672 
Row_Bus_Util =  0.188935 
CoL_Bus_Util = 0.296448 
Either_Row_CoL_Bus_Util = 0.407712 
Issued_on_Two_Bus_Simul_Util = 0.077671 
issued_two_Eff = 0.190505 
queue_avg = 11.028825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0288
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=593147 n_act=94523 n_pre=94507 n_ref_event=0 n_req=288612 n_rd=285924 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2965
n_activity=835686 dram_eff=0.355
bk0: 17920a 791987i bk1: 17920a 790902i bk2: 17920a 791285i bk3: 17920a 790491i bk4: 17984a 791783i bk5: 17988a 794501i bk6: 17976a 792386i bk7: 17960a 790770i bk8: 17792a 793318i bk9: 17792a 794293i bk10: 17792a 792813i bk11: 17792a 792751i bk12: 17792a 793840i bk13: 17792a 792936i bk14: 17792a 790666i bk15: 17792a 792102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672491
Row_Buffer_Locality_read = 0.677666
Row_Buffer_Locality_write = 0.122024
Bank_Level_Parallism = 4.666403
Bank_Level_Parallism_Col = 2.762099
Bank_Level_Parallism_Ready = 1.394073
write_to_read_ratio_blp_rw_average = 0.044765
GrpLevelPara = 2.007634 

BW Util details:
bwutil = 0.296452 
total_CMD = 1000755 
util_bw = 296676 
Wasted_Col = 380491 
Wasted_Row = 99420 
Idle = 224168 

BW Util Bottlenecks: 
RCDc_limit = 613120 
RCDWRc_limit = 9909 
WTRc_limit = 18895 
RTWc_limit = 72207 
CCDLc_limit = 174553 
rwq = 0 
CCDLc_limit_alone = 167184 
WTRc_limit_alone = 17197 
RTWc_limit_alone = 66536 

Commands details: 
total_CMD = 1000755 
n_nop = 593147 
Read = 285924 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 94523 
n_pre = 94507 
n_ref = 0 
n_req = 288612 
total_req = 296676 

Dual Bus Interface Util: 
issued_total_row = 189030 
issued_total_col = 296676 
Row_Bus_Util =  0.188887 
CoL_Bus_Util = 0.296452 
Either_Row_CoL_Bus_Util = 0.407301 
Issued_on_Two_Bus_Simul_Util = 0.078039 
issued_two_Eff = 0.191601 
queue_avg = 10.940930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9409
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592819 n_act=94464 n_pre=94448 n_ref_event=0 n_req=288620 n_rd=285928 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2965
n_activity=838354 dram_eff=0.3539
bk0: 17920a 794136i bk1: 17920a 791794i bk2: 17920a 793551i bk3: 17920a 793954i bk4: 17984a 793733i bk5: 17984a 791561i bk6: 17976a 791843i bk7: 17964a 790250i bk8: 17792a 792789i bk9: 17792a 794829i bk10: 17792a 795293i bk11: 17792a 793728i bk12: 17792a 794060i bk13: 17792a 791985i bk14: 17796a 793646i bk15: 17792a 792312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672705
Row_Buffer_Locality_read = 0.677912
Row_Buffer_Locality_write = 0.119614
Bank_Level_Parallism = 4.630395
Bank_Level_Parallism_Col = 2.736661
Bank_Level_Parallism_Ready = 1.393295
write_to_read_ratio_blp_rw_average = 0.044845
GrpLevelPara = 1.996796 

BW Util details:
bwutil = 0.296472 
total_CMD = 1000755 
util_bw = 296696 
Wasted_Col = 383219 
Wasted_Row = 99983 
Idle = 220857 

BW Util Bottlenecks: 
RCDc_limit = 615352 
RCDWRc_limit = 10095 
WTRc_limit = 18256 
RTWc_limit = 67814 
CCDLc_limit = 174551 
rwq = 0 
CCDLc_limit_alone = 167691 
WTRc_limit_alone = 16611 
RTWc_limit_alone = 62599 

Commands details: 
total_CMD = 1000755 
n_nop = 592819 
Read = 285928 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 94464 
n_pre = 94448 
n_ref = 0 
n_req = 288620 
total_req = 296696 

Dual Bus Interface Util: 
issued_total_row = 188912 
issued_total_col = 296696 
Row_Bus_Util =  0.188769 
CoL_Bus_Util = 0.296472 
Either_Row_CoL_Bus_Util = 0.407628 
Issued_on_Two_Bus_Simul_Util = 0.077613 
issued_two_Eff = 0.190402 
queue_avg = 10.874671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8747
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592840 n_act=94379 n_pre=94363 n_ref_event=0 n_req=288618 n_rd=285924 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2965
n_activity=835635 dram_eff=0.3551
bk0: 17920a 793756i bk1: 17920a 791093i bk2: 17920a 793423i bk3: 17920a 791511i bk4: 17984a 793205i bk5: 17984a 794321i bk6: 17972a 793874i bk7: 17968a 790666i bk8: 17792a 793653i bk9: 17792a 793070i bk10: 17792a 794098i bk11: 17792a 792439i bk12: 17792a 792101i bk13: 17792a 793844i bk14: 17792a 792355i bk15: 17792a 792723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672997
Row_Buffer_Locality_read = 0.678180
Row_Buffer_Locality_write = 0.122866
Bank_Level_Parallism = 4.646509
Bank_Level_Parallism_Col = 2.748626
Bank_Level_Parallism_Ready = 1.395268
write_to_read_ratio_blp_rw_average = 0.045398
GrpLevelPara = 2.004189 

BW Util details:
bwutil = 0.296476 
total_CMD = 1000755 
util_bw = 296700 
Wasted_Col = 382013 
Wasted_Row = 99197 
Idle = 222845 

BW Util Bottlenecks: 
RCDc_limit = 614505 
RCDWRc_limit = 9892 
WTRc_limit = 18469 
RTWc_limit = 68880 
CCDLc_limit = 173987 
rwq = 0 
CCDLc_limit_alone = 166570 
WTRc_limit_alone = 16887 
RTWc_limit_alone = 63045 

Commands details: 
total_CMD = 1000755 
n_nop = 592840 
Read = 285924 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 94379 
n_pre = 94363 
n_ref = 0 
n_req = 288618 
total_req = 296700 

Dual Bus Interface Util: 
issued_total_row = 188742 
issued_total_col = 296700 
Row_Bus_Util =  0.188600 
CoL_Bus_Util = 0.296476 
Either_Row_CoL_Bus_Util = 0.407607 
Issued_on_Two_Bus_Simul_Util = 0.077469 
issued_two_Eff = 0.190057 
queue_avg = 10.932265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9323
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=593000 n_act=94239 n_pre=94223 n_ref_event=0 n_req=288618 n_rd=285920 n_rd_L2_A=0 n_write=0 n_wr_bk=10792 bw_util=0.2965
n_activity=835406 dram_eff=0.3552
bk0: 17920a 791651i bk1: 17920a 791495i bk2: 17920a 795217i bk3: 17920a 794700i bk4: 17984a 794354i bk5: 17984a 792357i bk6: 17976a 795935i bk7: 17960a 791721i bk8: 17792a 791916i bk9: 17792a 795723i bk10: 17792a 795129i bk11: 17792a 793390i bk12: 17792a 794634i bk13: 17792a 793494i bk14: 17792a 794124i bk15: 17792a 792933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673482
Row_Buffer_Locality_read = 0.678522
Row_Buffer_Locality_write = 0.139362
Bank_Level_Parallism = 4.636171
Bank_Level_Parallism_Col = 2.747215
Bank_Level_Parallism_Ready = 1.393520
write_to_read_ratio_blp_rw_average = 0.042152
GrpLevelPara = 1.998757 

BW Util details:
bwutil = 0.296488 
total_CMD = 1000755 
util_bw = 296712 
Wasted_Col = 381294 
Wasted_Row = 98912 
Idle = 223837 

BW Util Bottlenecks: 
RCDc_limit = 614918 
RCDWRc_limit = 9228 
WTRc_limit = 16913 
RTWc_limit = 67038 
CCDLc_limit = 174495 
rwq = 0 
CCDLc_limit_alone = 167726 
WTRc_limit_alone = 15476 
RTWc_limit_alone = 61706 

Commands details: 
total_CMD = 1000755 
n_nop = 593000 
Read = 285920 
Write = 0 
L2_Alloc = 0 
L2_WB = 10792 
n_act = 94239 
n_pre = 94223 
n_ref = 0 
n_req = 288618 
total_req = 296712 

Dual Bus Interface Util: 
issued_total_row = 188462 
issued_total_col = 296712 
Row_Bus_Util =  0.188320 
CoL_Bus_Util = 0.296488 
Either_Row_CoL_Bus_Util = 0.407447 
Issued_on_Two_Bus_Simul_Util = 0.077361 
issued_two_Eff = 0.189866 
queue_avg = 10.814487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8145
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592743 n_act=94338 n_pre=94322 n_ref_event=0 n_req=288621 n_rd=285927 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2965
n_activity=834467 dram_eff=0.3556
bk0: 17920a 791170i bk1: 17920a 791156i bk2: 17920a 795222i bk3: 17920a 794717i bk4: 17984a 793769i bk5: 17984a 794154i bk6: 17972a 794493i bk7: 17971a 793449i bk8: 17792a 794137i bk9: 17792a 795560i bk10: 17792a 793299i bk11: 17792a 793543i bk12: 17792a 793716i bk13: 17792a 791124i bk14: 17792a 792806i bk15: 17792a 794377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673142
Row_Buffer_Locality_read = 0.678184
Row_Buffer_Locality_write = 0.138085
Bank_Level_Parallism = 4.637493
Bank_Level_Parallism_Col = 2.743758
Bank_Level_Parallism_Ready = 1.397313
write_to_read_ratio_blp_rw_average = 0.042696
GrpLevelPara = 2.001284 

BW Util details:
bwutil = 0.296479 
total_CMD = 1000755 
util_bw = 296703 
Wasted_Col = 381289 
Wasted_Row = 99154 
Idle = 223609 

BW Util Bottlenecks: 
RCDc_limit = 615647 
RCDWRc_limit = 9650 
WTRc_limit = 16836 
RTWc_limit = 69480 
CCDLc_limit = 173441 
rwq = 0 
CCDLc_limit_alone = 166481 
WTRc_limit_alone = 15367 
RTWc_limit_alone = 63989 

Commands details: 
total_CMD = 1000755 
n_nop = 592743 
Read = 285927 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 94338 
n_pre = 94322 
n_ref = 0 
n_req = 288621 
total_req = 296703 

Dual Bus Interface Util: 
issued_total_row = 188660 
issued_total_col = 296703 
Row_Bus_Util =  0.188518 
CoL_Bus_Util = 0.296479 
Either_Row_CoL_Bus_Util = 0.407704 
Issued_on_Two_Bus_Simul_Util = 0.077293 
issued_two_Eff = 0.189580 
queue_avg = 10.807625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8076
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592939 n_act=94251 n_pre=94235 n_ref_event=0 n_req=288604 n_rd=285916 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2964
n_activity=835885 dram_eff=0.3549
bk0: 17920a 790901i bk1: 17920a 793183i bk2: 17920a 794039i bk3: 17920a 793030i bk4: 17984a 792618i bk5: 17984a 795277i bk6: 17968a 794104i bk7: 17964a 789945i bk8: 17792a 793244i bk9: 17792a 792974i bk10: 17792a 793915i bk11: 17792a 793524i bk12: 17792a 793546i bk13: 17792a 793731i bk14: 17792a 794353i bk15: 17792a 790843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673424
Row_Buffer_Locality_read = 0.678490
Row_Buffer_Locality_write = 0.134673
Bank_Level_Parallism = 4.643784
Bank_Level_Parallism_Col = 2.754297
Bank_Level_Parallism_Ready = 1.392995
write_to_read_ratio_blp_rw_average = 0.043447
GrpLevelPara = 2.005452 

BW Util details:
bwutil = 0.296444 
total_CMD = 1000755 
util_bw = 296668 
Wasted_Col = 380463 
Wasted_Row = 100566 
Idle = 223058 

BW Util Bottlenecks: 
RCDc_limit = 613209 
RCDWRc_limit = 9444 
WTRc_limit = 17791 
RTWc_limit = 69691 
CCDLc_limit = 174024 
rwq = 0 
CCDLc_limit_alone = 166538 
WTRc_limit_alone = 16124 
RTWc_limit_alone = 63872 

Commands details: 
total_CMD = 1000755 
n_nop = 592939 
Read = 285916 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 94251 
n_pre = 94235 
n_ref = 0 
n_req = 288604 
total_req = 296668 

Dual Bus Interface Util: 
issued_total_row = 188486 
issued_total_col = 296668 
Row_Bus_Util =  0.188344 
CoL_Bus_Util = 0.296444 
Either_Row_CoL_Bus_Util = 0.407508 
Issued_on_Two_Bus_Simul_Util = 0.077280 
issued_two_Eff = 0.189639 
queue_avg = 10.904095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9041
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1000755 n_nop=592761 n_act=94348 n_pre=94332 n_ref_event=0 n_req=288618 n_rd=285928 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2965
n_activity=832164 dram_eff=0.3565
bk0: 17920a 791561i bk1: 17920a 788465i bk2: 17920a 792882i bk3: 17920a 793379i bk4: 17984a 791867i bk5: 17992a 792817i bk6: 17972a 792009i bk7: 17964a 792296i bk8: 17792a 792883i bk9: 17792a 795393i bk10: 17792a 795913i bk11: 17792a 793656i bk12: 17792a 792391i bk13: 17792a 792751i bk14: 17792a 793013i bk15: 17792a 792653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673104
Row_Buffer_Locality_read = 0.678195
Row_Buffer_Locality_write = 0.131970
Bank_Level_Parallism = 4.661986
Bank_Level_Parallism_Col = 2.757331
Bank_Level_Parallism_Ready = 1.399197
write_to_read_ratio_blp_rw_average = 0.042981
GrpLevelPara = 2.005809 

BW Util details:
bwutil = 0.296464 
total_CMD = 1000755 
util_bw = 296688 
Wasted_Col = 380840 
Wasted_Row = 98272 
Idle = 224955 

BW Util Bottlenecks: 
RCDc_limit = 615640 
RCDWRc_limit = 9610 
WTRc_limit = 16882 
RTWc_limit = 71607 
CCDLc_limit = 173984 
rwq = 0 
CCDLc_limit_alone = 166694 
WTRc_limit_alone = 15408 
RTWc_limit_alone = 65791 

Commands details: 
total_CMD = 1000755 
n_nop = 592761 
Read = 285928 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 94348 
n_pre = 94332 
n_ref = 0 
n_req = 288618 
total_req = 296688 

Dual Bus Interface Util: 
issued_total_row = 188680 
issued_total_col = 296688 
Row_Bus_Util =  0.188538 
CoL_Bus_Util = 0.296464 
Either_Row_CoL_Bus_Util = 0.407686 
Issued_on_Two_Bus_Simul_Util = 0.077316 
issued_two_Eff = 0.189645 
queue_avg = 10.906832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 236720, Miss = 148760, Miss_rate = 0.628, Pending_hits = 1192, Reservation_fails = 4061
L2_cache_bank[1]: Access = 236696, Miss = 148760, Miss_rate = 0.628, Pending_hits = 1268, Reservation_fails = 3926
L2_cache_bank[2]: Access = 236720, Miss = 148760, Miss_rate = 0.628, Pending_hits = 1070, Reservation_fails = 1839
L2_cache_bank[3]: Access = 236696, Miss = 148756, Miss_rate = 0.628, Pending_hits = 1099, Reservation_fails = 2860
L2_cache_bank[4]: Access = 236720, Miss = 148768, Miss_rate = 0.628, Pending_hits = 1067, Reservation_fails = 3532
L2_cache_bank[5]: Access = 236696, Miss = 148760, Miss_rate = 0.628, Pending_hits = 1183, Reservation_fails = 5028
L2_cache_bank[6]: Access = 236720, Miss = 148760, Miss_rate = 0.628, Pending_hits = 1143, Reservation_fails = 2799
L2_cache_bank[7]: Access = 236696, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1157, Reservation_fails = 4290
L2_cache_bank[8]: Access = 236712, Miss = 148756, Miss_rate = 0.628, Pending_hits = 1058, Reservation_fails = 4549
L2_cache_bank[9]: Access = 236696, Miss = 148752, Miss_rate = 0.628, Pending_hits = 969, Reservation_fails = 2911
L2_cache_bank[10]: Access = 236712, Miss = 148756, Miss_rate = 0.628, Pending_hits = 943, Reservation_fails = 2341
L2_cache_bank[11]: Access = 236696, Miss = 148764, Miss_rate = 0.629, Pending_hits = 1108, Reservation_fails = 4316
L2_cache_bank[12]: Access = 236712, Miss = 148764, Miss_rate = 0.628, Pending_hits = 1003, Reservation_fails = 4503
L2_cache_bank[13]: Access = 236696, Miss = 148748, Miss_rate = 0.628, Pending_hits = 1158, Reservation_fails = 6618
L2_cache_bank[14]: Access = 236712, Miss = 148764, Miss_rate = 0.628, Pending_hits = 1108, Reservation_fails = 6911
L2_cache_bank[15]: Access = 236696, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1061, Reservation_fails = 4914
L2_cache_bank[16]: Access = 236712, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1210, Reservation_fails = 5098
L2_cache_bank[17]: Access = 235552, Miss = 148736, Miss_rate = 0.631, Pending_hits = 1015, Reservation_fails = 2777
L2_cache_bank[18]: Access = 236712, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1065, Reservation_fails = 3470
L2_cache_bank[19]: Access = 235552, Miss = 148736, Miss_rate = 0.631, Pending_hits = 1042, Reservation_fails = 4349
L2_cache_bank[20]: Access = 236712, Miss = 148772, Miss_rate = 0.628, Pending_hits = 1138, Reservation_fails = 7032
L2_cache_bank[21]: Access = 235552, Miss = 148752, Miss_rate = 0.632, Pending_hits = 1012, Reservation_fails = 2988
L2_cache_bank[22]: Access = 236712, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1146, Reservation_fails = 3776
L2_cache_bank[23]: Access = 235552, Miss = 148744, Miss_rate = 0.631, Pending_hits = 1109, Reservation_fails = 4063
L2_cache_bank[24]: Access = 235552, Miss = 148732, Miss_rate = 0.631, Pending_hits = 1051, Reservation_fails = 3611
L2_cache_bank[25]: Access = 235552, Miss = 148748, Miss_rate = 0.631, Pending_hits = 1016, Reservation_fails = 6169
L2_cache_bank[26]: Access = 235552, Miss = 148733, Miss_rate = 0.631, Pending_hits = 1126, Reservation_fails = 5992
L2_cache_bank[27]: Access = 235552, Miss = 148752, Miss_rate = 0.632, Pending_hits = 1162, Reservation_fails = 6329
L2_cache_bank[28]: Access = 235552, Miss = 148728, Miss_rate = 0.631, Pending_hits = 1127, Reservation_fails = 4333
L2_cache_bank[29]: Access = 235552, Miss = 148732, Miss_rate = 0.631, Pending_hits = 962, Reservation_fails = 3919
L2_cache_bank[30]: Access = 235552, Miss = 148728, Miss_rate = 0.631, Pending_hits = 1035, Reservation_fails = 3794
L2_cache_bank[31]: Access = 235552, Miss = 148732, Miss_rate = 0.631, Pending_hits = 976, Reservation_fails = 1642
L2_cache_bank[32]: Access = 235568, Miss = 148748, Miss_rate = 0.631, Pending_hits = 1053, Reservation_fails = 4165
L2_cache_bank[33]: Access = 236696, Miss = 148732, Miss_rate = 0.628, Pending_hits = 1279, Reservation_fails = 8075
L2_cache_bank[34]: Access = 235568, Miss = 148748, Miss_rate = 0.631, Pending_hits = 1006, Reservation_fails = 3737
L2_cache_bank[35]: Access = 236696, Miss = 148744, Miss_rate = 0.628, Pending_hits = 1221, Reservation_fails = 6561
L2_cache_bank[36]: Access = 235568, Miss = 148760, Miss_rate = 0.631, Pending_hits = 1003, Reservation_fails = 4066
L2_cache_bank[37]: Access = 236696, Miss = 148744, Miss_rate = 0.628, Pending_hits = 1085, Reservation_fails = 3717
L2_cache_bank[38]: Access = 235568, Miss = 148752, Miss_rate = 0.631, Pending_hits = 1167, Reservation_fails = 5634
L2_cache_bank[39]: Access = 236696, Miss = 148748, Miss_rate = 0.628, Pending_hits = 1092, Reservation_fails = 4811
L2_cache_bank[40]: Access = 235568, Miss = 148760, Miss_rate = 0.631, Pending_hits = 1110, Reservation_fails = 4760
L2_cache_bank[41]: Access = 236696, Miss = 148732, Miss_rate = 0.628, Pending_hits = 1210, Reservation_fails = 5248
L2_cache_bank[42]: Access = 235568, Miss = 148748, Miss_rate = 0.631, Pending_hits = 1155, Reservation_fails = 4411
L2_cache_bank[43]: Access = 236696, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1062, Reservation_fails = 6316
L2_cache_bank[44]: Access = 235568, Miss = 148756, Miss_rate = 0.631, Pending_hits = 1107, Reservation_fails = 4074
L2_cache_bank[45]: Access = 236696, Miss = 148732, Miss_rate = 0.628, Pending_hits = 1064, Reservation_fails = 4532
L2_cache_bank[46]: Access = 235568, Miss = 148760, Miss_rate = 0.631, Pending_hits = 1043, Reservation_fails = 2664
L2_cache_bank[47]: Access = 236696, Miss = 148752, Miss_rate = 0.628, Pending_hits = 1110, Reservation_fails = 5264
L2_cache_bank[48]: Access = 235568, Miss = 148752, Miss_rate = 0.631, Pending_hits = 1062, Reservation_fails = 5780
L2_cache_bank[49]: Access = 236696, Miss = 148736, Miss_rate = 0.628, Pending_hits = 1060, Reservation_fails = 3996
L2_cache_bank[50]: Access = 235568, Miss = 148764, Miss_rate = 0.632, Pending_hits = 1007, Reservation_fails = 6260
L2_cache_bank[51]: Access = 236696, Miss = 148728, Miss_rate = 0.628, Pending_hits = 1066, Reservation_fails = 4993
L2_cache_bank[52]: Access = 235568, Miss = 148764, Miss_rate = 0.632, Pending_hits = 1104, Reservation_fails = 4267
L2_cache_bank[53]: Access = 236696, Miss = 148732, Miss_rate = 0.628, Pending_hits = 970, Reservation_fails = 2527
L2_cache_bank[54]: Access = 235568, Miss = 148756, Miss_rate = 0.631, Pending_hits = 1029, Reservation_fails = 3771
L2_cache_bank[55]: Access = 236696, Miss = 148736, Miss_rate = 0.628, Pending_hits = 977, Reservation_fails = 4886
L2_cache_bank[56]: Access = 235560, Miss = 148752, Miss_rate = 0.631, Pending_hits = 1063, Reservation_fails = 4629
L2_cache_bank[57]: Access = 236696, Miss = 148728, Miss_rate = 0.628, Pending_hits = 1095, Reservation_fails = 4202
L2_cache_bank[58]: Access = 235560, Miss = 148748, Miss_rate = 0.631, Pending_hits = 1121, Reservation_fails = 5845
L2_cache_bank[59]: Access = 236696, Miss = 148739, Miss_rate = 0.628, Pending_hits = 1061, Reservation_fails = 6620
L2_cache_bank[60]: Access = 235560, Miss = 148740, Miss_rate = 0.631, Pending_hits = 1148, Reservation_fails = 2734
L2_cache_bank[61]: Access = 236696, Miss = 148736, Miss_rate = 0.628, Pending_hits = 954, Reservation_fails = 3044
L2_cache_bank[62]: Access = 235560, Miss = 148748, Miss_rate = 0.631, Pending_hits = 1168, Reservation_fails = 6182
L2_cache_bank[63]: Access = 236696, Miss = 148740, Miss_rate = 0.628, Pending_hits = 1167, Reservation_fails = 3975
L2_total_cache_accesses = 15116960
L2_total_cache_misses = 9519880
L2_total_cache_miss_rate = 0.6297
L2_total_cache_pending_hits = 69598
L2_total_cache_reservation_fails = 286486
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5527482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2321405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 286486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6828555
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14747040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 85
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 286401
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.107
average_pipeline_duty_cycle=73494.625000
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45531488
	Total NON REG=6721024
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45519680
	Total NON REG=6721024
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42603744
	Total NON REG=6670080
core 3:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35680096
	Total NON REG=5066240
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35672032
	Total NON REG=5066240
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35669376
	Total NON REG=5066240
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639168
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=494000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349874176
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=112608
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2468864
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=77152
	Total REG Reads=70988800
	Total REG Writes=43619584
	Total NON REG=6689280
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45475968
	Total NON REG=6721024
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42537888
	Total NON REG=6670080
core 9:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45509120
	Total NON REG=6721024
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35687392
	Total NON REG=5066240
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45546496
	Total NON REG=6721024
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35685248
	Total NON REG=5066240
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42514944
	Total NON REG=6670080
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35650464
	Total NON REG=5066240
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42562432
	Total NON REG=6670080
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42579840
	Total NON REG=6670080
core 17:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35667264
	Total NON REG=5066240
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45529600
	Total NON REG=6721024
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35680288
	Total NON REG=5066240
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45449952
	Total NON REG=6721024
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42501824
	Total NON REG=6670080
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640128
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=494960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349851648
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=112128
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2468864
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=77152
	Total REG Reads=70988800
	Total REG Writes=43537728
	Total NON REG=6689280
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35636512
	Total NON REG=5066240
core 24:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45513536
	Total NON REG=6721024
core 25:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42490624
	Total NON REG=6670080
core 26:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45500928
	Total NON REG=6721024
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42522304
	Total NON REG=6670080
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35669568
	Total NON REG=5066240
core 29:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45458048
	Total NON REG=6721024
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42594528
	Total NON REG=6670080
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42556416
	Total NON REG=6670080
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45494752
	Total NON REG=6721024
core 33:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42576704
	Total NON REG=6670080
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42599520
	Total NON REG=6670080
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45524864
	Total NON REG=6721024
core 36:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35676672
	Total NON REG=5066240
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45493952
	Total NON REG=6721024
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35694144
	Total NON REG=5066240
core 39:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42513216
	Total NON REG=6670080
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45539968
	Total NON REG=6721024
core 41:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45499872
	Total NON REG=6721024
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45485952
	Total NON REG=6721024
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35676832
	Total NON REG=5066240
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45526144
	Total NON REG=6721024
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35669024
	Total NON REG=5066240
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45541408
	Total NON REG=6721024
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45496992
	Total NON REG=6721024
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45452096
	Total NON REG=6721024
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35678240
	Total NON REG=5066240
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45490496
	Total NON REG=6721024
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45500288
	Total NON REG=6721024
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35628128
	Total NON REG=5066240
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35666112
	Total NON REG=5066240
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35668928
	Total NON REG=5066240
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35680192
	Total NON REG=5066240
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35621952
	Total NON REG=5066240
core 57:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45537088
	Total NON REG=6721024
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45509856
	Total NON REG=6721024
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35693664
	Total NON REG=5066240
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45520704
	Total NON REG=6721024
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35683488
	Total NON REG=5066240
core 62:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45503040
	Total NON REG=6721024
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35672160
	Total NON REG=5066240
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45473696
	Total NON REG=6721024
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45508288
	Total NON REG=6721024
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45492032
	Total NON REG=6721024
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35640064
	Total NON REG=5066240
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45510176
	Total NON REG=6721024
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35675104
	Total NON REG=5066240
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35666144
	Total NON REG=5066240
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42569856
	Total NON REG=6670080
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35691680
	Total NON REG=5066240
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35670144
	Total NON REG=5066240
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45493376
	Total NON REG=6721024
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=640768
	Total FP Deocded Instructions=113792
	Total INT Deocded Instructions=495736
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349790208
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26418944
	Total MEM Acesses=2449408
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=76544
	Total REG Reads=70946816
	Total REG Writes=42551488
	Total NON REG=6670080
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45536576
	Total NON REG=6721024
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=639136
	Total FP Deocded Instructions=113920
	Total INT Deocded Instructions=493968
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=349880320
	Total FP Acesses=2032640
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=2064384
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=130023424
	Total SP Acesses=26440192
	Total MEM Acesses=2500608
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=78144
	Total REG Reads=71020544
	Total REG Writes=45546240
	Total NON REG=6721024
core 78:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35678144
	Total NON REG=5066240
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=478536
	Total FP Deocded Instructions=85504
	Total INT Deocded Instructions=369592
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=262455296
	Total FP Acesses=1524480
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1548288
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=97517568
	Total SP Acesses=19840768
	Total MEM Acesses=1901056
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=59408
	Total REG Reads=53302272
	Total REG Writes=35691072
	Total NON REG=5066240


==========Power Metrics -- Memory==========
Total memory controller accesses: 9149960
Total memory controller reads: 9149960
Total memory controller writes: 0
!!!Total Shared memory access: 4770768
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 9268828
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 13927
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 5478212
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 369920
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 31733
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 14747040
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 5527482
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 69598
	Cache_stats[GLOBAL_ACC_R][MISS] = 2321405
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 286486
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 6828555
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 92480
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 14747040
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

icnt_total_pkts_mem_to_simt=15116960
icnt_total_pkts_simt_to_mem=15116960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15116960
Req_Network_cycles = 1332770
Req_Network_injected_packets_per_cycle =      11.3425 
Req_Network_conflicts_per_cycle =       4.6459
Req_Network_conflicts_per_cycle_util =       5.0611
Req_Bank_Level_Parallism =      12.3562
Req_Network_in_buffer_full_per_cycle =       0.0389
Req_Network_in_buffer_avg_util =      19.3858
Req_Network_out_buffer_full_per_cycle =       0.0064
Req_Network_out_buffer_avg_util =       1.9335

Reply_Network_injected_packets_num = 15116960
Reply_Network_cycles = 1332770
Reply_Network_injected_packets_per_cycle =       11.3425
Reply_Network_conflicts_per_cycle =       31.7871
Reply_Network_conflicts_per_cycle_util =      34.2557
Reply_Bank_Level_Parallism =      12.2234
Reply_Network_in_buffer_full_per_cycle =       0.0028
Reply_Network_in_buffer_avg_util =      30.5842
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1418
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 12 min, 25 sec (7945 sec)
gpgpu_simulation_rate = 178805 (inst/sec)
gpgpu_simulation_rate = 167 (cycle/sec)
gpgpu_silicon_slowdown = 6778443x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
