********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 26 2020
DATE   : 2020-06-30.15:28:10
COMMAND: -cd verilog/src/unisims OSERDESE1.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l OSERDESE1.v.log

[NTE:CP0309] OSERDESE1.v:45: Implicit port type (wire) for "OCBEXTEND",
there are 6 more instances of this message.

[NTE:CP0309] OSERDESE1.v:1864: Implicit port type (wire) for "rst_bufo_p",
there are 4 more instances of this message.

[NTE:CP0309] OSERDESE1.v:2344: Implicit port type (wire) for "iodelay_state",
there are 1 more instances of this message.

[NTE:CP0309] OSERDESE1.v:674: Implicit port type (wire) for "IOCLK_GLITCH".

[NTE:CP0309] OSERDESE1.v:936: Implicit port type (wire) for "SHIFTOUT1",
there are 3 more instances of this message.

[NTE:CP0309] OSERDESE1.v:1553: Implicit port type (wire) for "iodelay_state",
there are 1 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

