/***************************************************************************
 * Copyright 1996-2025 Synopsys, Inc.
 *
 * This Synopsys software and all associated documentation are proprietary
 * to Synopsys, Inc. and may only be used pursuant to the terms and
 * conditions of a written license agreement with Synopsys, Inc.
 * All other use, reproduction, modification, or distribution of the
 * Synopsys software or the associated documentation is strictly prohibited.
 ***************************************************************************/
 
/***************************************************************************
 *
 * Warning: This is an auto-generated file. All changes to this file will be overwritten.
 *
 * Generated by: TLM Creator
 ***************************************************************************/

// CHECKSUM:252363caa9523aee5816e3ecb759825290074c43 

#pragma once

#include <scml2_testing.h>
#include <SystemC/include/keraunos_pcie_clock_reset.h>
#include <Keranous_pcie_tileMirror.h>
#include <Keranous_pcie_tileCovermodel.h>



#include <scml2_testing/fb_test_utils.h>



SCML2_FASTBUILD_COVERAGE(::keraunos::pcie::KeraunosPcieTile, "keraunos::pcie::KeraunosPcieTile0", "Keranous_pcie_tile" + std::string(::getenv("SNPS_VP_PRIMARY_DYNAMIC_LOAD_PATH") ? std::string(",")+::getenv("SNPS_VP_PRIMARY_DYNAMIC_LOAD_PATH") : "") + ",../../SystemC/libso-gcc-9.5-64/FastBuild,..;");



class Keranous_pcie_tileTestHarness : public scml2::testing::test_group<::keraunos::pcie::KeraunosPcieTile, Keranous_pcie_tileMirror, scml2::testing::fast_build_covergroup<Keranous_pcie_tileCovermodel > > {
  protected:
    Keranous_pcie_tileTestHarness() 
        : scml2::testing::test_group<::keraunos::pcie::KeraunosPcieTile, Keranous_pcie_tileMirror, scml2::testing::fast_build_covergroup<Keranous_pcie_tileCovermodel > >()
         {
      
    }
    
    scml2::testing::target_socket_proxy<64> noc_n_target;
    scml2::testing::initiator_socket_proxy<64> noc_n_initiator;
    scml2::testing::target_socket_proxy<64> smn_n_target;
    scml2::testing::initiator_socket_proxy<64> smn_n_initiator;
    scml2::testing::target_socket_proxy<64> pcie_controller_target;
    scml2::testing::initiator_socket_proxy<64> pcie_controller_initiator;
    sc_core::sc_signal< bool > cold_reset_n_signal;
    scml2::testing::input_pin_proxy< bool > cold_reset_n;
    sc_core::sc_signal< bool > warm_reset_n_signal;
    scml2::testing::input_pin_proxy< bool > warm_reset_n;
    sc_core::sc_signal< bool > isolate_req_signal;
    scml2::testing::input_pin_proxy< bool > isolate_req;
    sc_core::sc_signal< bool > function_level_reset_signal;
    scml2::testing::output_pin_proxy< bool > function_level_reset;
    sc_core::sc_signal< bool > hot_reset_requested_signal;
    scml2::testing::output_pin_proxy< bool > hot_reset_requested;
    sc_core::sc_signal< bool > config_update_signal;
    scml2::testing::output_pin_proxy< bool > config_update;
    sc_core::sc_signal< bool > ras_error_signal;
    scml2::testing::output_pin_proxy< bool > ras_error;
    sc_core::sc_signal< bool > dma_completion_signal;
    scml2::testing::output_pin_proxy< bool > dma_completion;
    sc_core::sc_signal< bool > controller_misc_int_signal;
    scml2::testing::output_pin_proxy< bool > controller_misc_int;
    sc_core::sc_signal< sc_bv<3 > > noc_timeout_signal;
    scml2::testing::output_pin_proxy< sc_bv<3 > > noc_timeout;
    sc_core::sc_signal< bool > pcie_cii_hv_signal;
    scml2::testing::input_pin_proxy< bool > pcie_cii_hv;
    sc_core::sc_signal< sc_bv<5 > > pcie_cii_hdr_type_signal;
    scml2::testing::input_pin_proxy< sc_bv<5 > > pcie_cii_hdr_type;
    sc_core::sc_signal< sc_bv<12 > > pcie_cii_hdr_addr_signal;
    scml2::testing::input_pin_proxy< sc_bv<12 > > pcie_cii_hdr_addr;
    scml2::testing::input_clock_proxy pcie_core_clk;
    sc_core::sc_signal< bool > pcie_controller_reset_n_signal;
    scml2::testing::input_pin_proxy< bool > pcie_controller_reset_n;
    sc_core::sc_signal< bool > pcie_flr_request_signal;
    scml2::testing::input_pin_proxy< bool > pcie_flr_request;
    sc_core::sc_signal< bool > pcie_hot_reset_signal;
    scml2::testing::input_pin_proxy< bool > pcie_hot_reset;
    sc_core::sc_signal< bool > pcie_ras_error_signal;
    scml2::testing::input_pin_proxy< bool > pcie_ras_error;
    sc_core::sc_signal< bool > pcie_dma_completion_signal;
    scml2::testing::input_pin_proxy< bool > pcie_dma_completion;
    sc_core::sc_signal< bool > pcie_misc_int_signal;
    scml2::testing::input_pin_proxy< bool > pcie_misc_int;
    sc_core::sc_signal< unsigned char > pcie_app_bus_num_signal;
    scml2::testing::output_pin_proxy< unsigned char > pcie_app_bus_num;
    sc_core::sc_signal< unsigned char > pcie_app_dev_num_signal;
    scml2::testing::output_pin_proxy< unsigned char > pcie_app_dev_num;
    sc_core::sc_signal< bool > pcie_device_type_signal;
    scml2::testing::output_pin_proxy< bool > pcie_device_type;
    sc_core::sc_signal< bool > pcie_sys_int_signal;
    scml2::testing::output_pin_proxy< bool > pcie_sys_int;
    scml2::testing::input_clock_proxy axi_clk;


#ifndef SCML2_DONT_USE_TEST_HARNESS_CONSTANTS
    
#endif

  protected: 
    virtual void do_initialize_test_group() {
      noc_n_target.set_target(&this->mirrorModel->noc_n_target);
      this->modelUnderTest->noc_n_target(this->mirrorModel->noc_n_target);
      noc_n_initiator.set_target(&this->mirrorModel->noc_n_initiator);
      this->modelUnderTest->noc_n_initiator(this->mirrorModel->noc_n_initiator);
      smn_n_target.set_target(&this->mirrorModel->smn_n_target);
      this->modelUnderTest->smn_n_target(this->mirrorModel->smn_n_target);
      smn_n_initiator.set_target(&this->mirrorModel->smn_n_initiator);
      this->modelUnderTest->smn_n_initiator(this->mirrorModel->smn_n_initiator);
      pcie_controller_target.set_target(&this->mirrorModel->pcie_controller_target);
      this->modelUnderTest->pcie_controller_target(this->mirrorModel->pcie_controller_target);
      pcie_controller_initiator.set_target(&this->mirrorModel->pcie_controller_initiator);
      this->modelUnderTest->pcie_controller_initiator(this->mirrorModel->pcie_controller_initiator);
      cold_reset_n.set_target(&this->mirrorModel->cold_reset_n);
      this->modelUnderTest->cold_reset_n(cold_reset_n_signal);
      this->mirrorModel->cold_reset_n(cold_reset_n_signal);
      warm_reset_n.set_target(&this->mirrorModel->warm_reset_n);
      this->modelUnderTest->warm_reset_n(warm_reset_n_signal);
      this->mirrorModel->warm_reset_n(warm_reset_n_signal);
      isolate_req.set_target(&this->mirrorModel->isolate_req);
      this->modelUnderTest->isolate_req(isolate_req_signal);
      this->mirrorModel->isolate_req(isolate_req_signal);
      function_level_reset.set_target(&this->mirrorModel->function_level_reset);
      this->modelUnderTest->function_level_reset(function_level_reset_signal);
      this->mirrorModel->function_level_reset(function_level_reset_signal);
      hot_reset_requested.set_target(&this->mirrorModel->hot_reset_requested);
      this->modelUnderTest->hot_reset_requested(hot_reset_requested_signal);
      this->mirrorModel->hot_reset_requested(hot_reset_requested_signal);
      config_update.set_target(&this->mirrorModel->config_update);
      this->modelUnderTest->config_update(config_update_signal);
      this->mirrorModel->config_update(config_update_signal);
      ras_error.set_target(&this->mirrorModel->ras_error);
      this->modelUnderTest->ras_error(ras_error_signal);
      this->mirrorModel->ras_error(ras_error_signal);
      dma_completion.set_target(&this->mirrorModel->dma_completion);
      this->modelUnderTest->dma_completion(dma_completion_signal);
      this->mirrorModel->dma_completion(dma_completion_signal);
      controller_misc_int.set_target(&this->mirrorModel->controller_misc_int);
      this->modelUnderTest->controller_misc_int(controller_misc_int_signal);
      this->mirrorModel->controller_misc_int(controller_misc_int_signal);
      noc_timeout.set_target(&this->mirrorModel->noc_timeout);
      this->modelUnderTest->noc_timeout(noc_timeout_signal);
      this->mirrorModel->noc_timeout(noc_timeout_signal);
      pcie_cii_hv.set_target(&this->mirrorModel->pcie_cii_hv);
      this->modelUnderTest->pcie_cii_hv(pcie_cii_hv_signal);
      this->mirrorModel->pcie_cii_hv(pcie_cii_hv_signal);
      pcie_cii_hdr_type.set_target(&this->mirrorModel->pcie_cii_hdr_type);
      this->modelUnderTest->pcie_cii_hdr_type(pcie_cii_hdr_type_signal);
      this->mirrorModel->pcie_cii_hdr_type(pcie_cii_hdr_type_signal);
      pcie_cii_hdr_addr.set_target(&this->mirrorModel->pcie_cii_hdr_addr);
      this->modelUnderTest->pcie_cii_hdr_addr(pcie_cii_hdr_addr_signal);
      this->mirrorModel->pcie_cii_hdr_addr(pcie_cii_hdr_addr_signal);
      pcie_core_clk.set_target(&this->mirrorModel->pcie_core_clk_driver);
      this->modelUnderTest->pcie_core_clk(this->mirrorModel->pcie_core_clk);
      pcie_controller_reset_n.set_target(&this->mirrorModel->pcie_controller_reset_n);
      this->modelUnderTest->pcie_controller_reset_n(pcie_controller_reset_n_signal);
      this->mirrorModel->pcie_controller_reset_n(pcie_controller_reset_n_signal);
      pcie_flr_request.set_target(&this->mirrorModel->pcie_flr_request);
      this->modelUnderTest->pcie_flr_request(pcie_flr_request_signal);
      this->mirrorModel->pcie_flr_request(pcie_flr_request_signal);
      pcie_hot_reset.set_target(&this->mirrorModel->pcie_hot_reset);
      this->modelUnderTest->pcie_hot_reset(pcie_hot_reset_signal);
      this->mirrorModel->pcie_hot_reset(pcie_hot_reset_signal);
      pcie_ras_error.set_target(&this->mirrorModel->pcie_ras_error);
      this->modelUnderTest->pcie_ras_error(pcie_ras_error_signal);
      this->mirrorModel->pcie_ras_error(pcie_ras_error_signal);
      pcie_dma_completion.set_target(&this->mirrorModel->pcie_dma_completion);
      this->modelUnderTest->pcie_dma_completion(pcie_dma_completion_signal);
      this->mirrorModel->pcie_dma_completion(pcie_dma_completion_signal);
      pcie_misc_int.set_target(&this->mirrorModel->pcie_misc_int);
      this->modelUnderTest->pcie_misc_int(pcie_misc_int_signal);
      this->mirrorModel->pcie_misc_int(pcie_misc_int_signal);
      pcie_app_bus_num.set_target(&this->mirrorModel->pcie_app_bus_num);
      this->modelUnderTest->pcie_app_bus_num(pcie_app_bus_num_signal);
      this->mirrorModel->pcie_app_bus_num(pcie_app_bus_num_signal);
      pcie_app_dev_num.set_target(&this->mirrorModel->pcie_app_dev_num);
      this->modelUnderTest->pcie_app_dev_num(pcie_app_dev_num_signal);
      this->mirrorModel->pcie_app_dev_num(pcie_app_dev_num_signal);
      pcie_device_type.set_target(&this->mirrorModel->pcie_device_type);
      this->modelUnderTest->pcie_device_type(pcie_device_type_signal);
      this->mirrorModel->pcie_device_type(pcie_device_type_signal);
      pcie_sys_int.set_target(&this->mirrorModel->pcie_sys_int);
      this->modelUnderTest->pcie_sys_int(pcie_sys_int_signal);
      this->mirrorModel->pcie_sys_int(pcie_sys_int_signal);
      axi_clk.set_target(&this->mirrorModel->axi_clk_driver);
      this->modelUnderTest->axi_clk(this->mirrorModel->axi_clk);
    }

};


