#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001302df1db50 .scope module, "Processor_tb" "Processor_tb" 2 2;
 .timescale -9 -12;
L_000001302df45f60 .functor BUFZ 8, v000001302dfb9840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001302df46a50 .functor BUFZ 8, v000001302dfb9d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001302dfba1d0_0 .net "ALU_out", 7 0, L_000001302df45be0;  1 drivers
v000001302dfba590_0 .var "clk", 0 0;
v000001302dfbabd0_0 .var "instruction", 7 0;
v000001302dfbbf30_0 .net "interrupt_ack", 0 0, v000001302dfb9480_0;  1 drivers
v000001302dfba310_0 .var "irq", 3 0;
v000001302dfbaa90_0 .net "mem_read_data", 7 0, v000001302dfb90c0_0;  1 drivers
v000001302dfbba30 .array "memory", 255 0, 7 0;
v000001302dfba630_0 .net "psw_out", 7 0, v000001302dfb9700_0;  1 drivers
v000001302dfbb530_0 .net "reg_data1", 7 0, L_000001302df45f60;  1 drivers
v000001302dfba450_0 .net "reg_data2", 7 0, L_000001302df46a50;  1 drivers
v000001302dfba950_0 .var "reset", 0 0;
S_000001302df1dce0 .scope module, "uut" "Processor" 2 20, 3 336 0, S_000001302df1db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction";
    .port_info 3 /INPUT 4 "irq";
    .port_info 4 /OUTPUT 8 "ALU_out";
    .port_info 5 /OUTPUT 8 "psw_out";
    .port_info 6 /OUTPUT 1 "interrupt_ack";
    .port_info 7 /OUTPUT 8 "mem_read_data";
L_000001302df45be0 .functor BUFZ 8, v000001302df594e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001302dfb9200_0 .net "ALU_out", 7 0, L_000001302df45be0;  alias, 1 drivers
L_000001302e000088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001302dfb92a0_0 .net/2u *"_ivl_4", 7 0, L_000001302e000088;  1 drivers
v000001302dfb8580_0 .net "alu_opcode", 3 0, v000001302df59080_0;  1 drivers
v000001302dfb8300_0 .net "alu_result", 7 0, v000001302df594e0_0;  1 drivers
o000001302df628a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001302dfb9a20_0 .net "aux_carry_flag", 0 0, o000001302df628a8;  0 drivers
v000001302dfb9340_0 .net "carry_out", 0 0, v000001302df59760_0;  1 drivers
v000001302dfb8620_0 .net "clear_interrupt", 0 0, v000001302df598a0_0;  1 drivers
v000001302dfb93e0_0 .net "clk", 0 0, v000001302dfba590_0;  1 drivers
v000001302dfb9520_0 .net "instruction", 7 0, v000001302dfbabd0_0;  1 drivers
v000001302dfb95c0_0 .net "interrupt_ack", 0 0, v000001302dfb9480_0;  alias, 1 drivers
v000001302dfb9b60_0 .net "irq", 3 0, v000001302dfba310_0;  1 drivers
v000001302dfb9c00_0 .net "mem_read", 0 0, v000001302df58f40_0;  1 drivers
v000001302dfbb0d0_0 .net "mem_read_data", 7 0, v000001302dfb90c0_0;  alias, 1 drivers
v000001302dfba130_0 .net "mem_write", 0 0, v000001302df58b80_0;  1 drivers
v000001302dfbb170_0 .net "overflow_out", 0 0, v000001302df59580_0;  1 drivers
v000001302dfbb5d0_0 .net "psw_out", 7 0, v000001302dfb9700_0;  alias, 1 drivers
v000001302dfbb210_0 .net "reg_data1", 7 0, v000001302dfb9840_0;  1 drivers
v000001302dfbb490_0 .net "reg_data2", 7 0, v000001302dfb9d40_0;  1 drivers
v000001302dfbad10_0 .net "reg_read_addr1", 1 0, v000001302df591c0_0;  1 drivers
v000001302dfba9f0_0 .net "reg_read_addr2", 1 0, v000001302df599e0_0;  1 drivers
v000001302dfbbe90_0 .net "reg_write_addr", 1 0, v000001302df58d60_0;  1 drivers
v000001302dfba270_0 .net "reg_write_enable", 0 0, v000001302df59260_0;  1 drivers
v000001302dfbb2b0_0 .net "reset", 0 0, v000001302dfba950_0;  1 drivers
v000001302dfbb850_0 .net "set_interrupt", 0 0, v000001302df59800_0;  1 drivers
v000001302dfbadb0_0 .net "vector_address", 7 0, v000001302dfb8120_0;  1 drivers
L_000001302dfbbc10 .functor MUXZ 8, v000001302df594e0_0, v000001302dfb90c0_0, v000001302df58f40_0, C4<>;
L_000001302dfbb350 .part v000001302df594e0_0, 7, 1;
L_000001302dfbb3f0 .cmp/eq 8, v000001302df594e0_0, L_000001302e000088;
L_000001302dfba090 .part v000001302dfb9700_0, 7, 1;
S_000001302df46f60 .scope module, "alu" "ALU" 3 358, 3 24 0, S_000001302df1dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 4 "alu_opcode";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "ALU_out";
    .port_info 6 /OUTPUT 1 "Carry_out";
    .port_info 7 /OUTPUT 1 "Overflow_out";
v000001302df594e0_0 .var "ALU_out", 7 0;
v000001302df59760_0 .var "Carry_out", 0 0;
v000001302df59580_0 .var "Overflow_out", 0 0;
v000001302df59940_0 .net "a", 7 0, v000001302dfb9840_0;  alias, 1 drivers
v000001302df59620_0 .net "alu_opcode", 3 0, v000001302df59080_0;  alias, 1 drivers
v000001302df58e00_0 .net "b", 7 0, v000001302dfb9d40_0;  alias, 1 drivers
v000001302df593a0_0 .net "clk", 0 0, v000001302dfba590_0;  alias, 1 drivers
v000001302df596c0_0 .net "reset", 0 0, v000001302dfba950_0;  alias, 1 drivers
E_000001302df54e70 .event anyedge, v000001302df59620_0, v000001302df59940_0, v000001302df58e00_0, v000001302df594e0_0;
S_000001302df470f0 .scope module, "control_unit" "ControlUnit" 3 418, 3 223 0, S_000001302df1dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction";
    .port_info 3 /INPUT 1 "interrupt_ack";
    .port_info 4 /INPUT 8 "mem_read_data";
    .port_info 5 /OUTPUT 4 "alu_opcode";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "reg_write_enable";
    .port_info 9 /OUTPUT 2 "reg_read_addr1";
    .port_info 10 /OUTPUT 2 "reg_read_addr2";
    .port_info 11 /OUTPUT 2 "reg_write_addr";
    .port_info 12 /OUTPUT 1 "set_interrupt";
    .port_info 13 /OUTPUT 1 "clear_interrupt";
P_000001302df51100 .param/l "DECODE" 1 3 241, C4<01>;
P_000001302df51138 .param/l "EXECUTE" 1 3 241, C4<10>;
P_000001302df51170 .param/l "FETCH" 1 3 241, C4<00>;
P_000001302df511a8 .param/l "MEMORY_OP" 1 3 241, C4<11>;
v000001302df59080_0 .var "alu_opcode", 3 0;
v000001302df598a0_0 .var "clear_interrupt", 0 0;
v000001302df58ea0_0 .net "clk", 0 0, v000001302dfba590_0;  alias, 1 drivers
v000001302df58c20_0 .net "instruction", 7 0, v000001302dfbabd0_0;  alias, 1 drivers
v000001302df59a80_0 .net "interrupt_ack", 0 0, v000001302dfb9480_0;  alias, 1 drivers
v000001302df58f40_0 .var "mem_read", 0 0;
v000001302df59120_0 .net "mem_read_data", 7 0, v000001302dfb90c0_0;  alias, 1 drivers
v000001302df58b80_0 .var "mem_write", 0 0;
v000001302df591c0_0 .var "reg_read_addr1", 1 0;
v000001302df599e0_0 .var "reg_read_addr2", 1 0;
v000001302df58d60_0 .var "reg_write_addr", 1 0;
v000001302df59260_0 .var "reg_write_enable", 0 0;
v000001302df59300_0 .net "reset", 0 0, v000001302dfba950_0;  alias, 1 drivers
v000001302df59800_0 .var "set_interrupt", 0 0;
v000001302df59440_0 .var "state", 1 0;
E_000001302df546b0 .event posedge, v000001302df596c0_0, v000001302df593a0_0;
S_000001302df17fc0 .scope module, "interrupt_controller" "InterruptController" 3 408, 3 175 0, S_000001302df1dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "irq";
    .port_info 3 /INPUT 1 "interrupt_enable";
    .port_info 4 /OUTPUT 1 "interrupt_ack";
    .port_info 5 /OUTPUT 8 "vector_address";
P_000001302df1de70 .param/l "VECTOR_IRQ0" 1 3 184, C4<00010000>;
P_000001302df1dea8 .param/l "VECTOR_IRQ1" 1 3 185, C4<00100000>;
P_000001302df1dee0 .param/l "VECTOR_IRQ2" 1 3 186, C4<00110000>;
P_000001302df1df18 .param/l "VECTOR_IRQ3" 1 3 187, C4<01000000>;
v000001302dfb9660_0 .net "clk", 0 0, v000001302dfba590_0;  alias, 1 drivers
v000001302dfb9480_0 .var "interrupt_ack", 0 0;
v000001302dfb86c0_0 .net "interrupt_enable", 0 0, L_000001302dfba090;  1 drivers
v000001302dfb8080_0 .net "irq", 3 0, v000001302dfba310_0;  alias, 1 drivers
v000001302dfb8b20_0 .net "reset", 0 0, v000001302dfba950_0;  alias, 1 drivers
v000001302dfb8120_0 .var "vector_address", 7 0;
S_000001302df18150 .scope module, "memory_bank" "MemoryBank" 3 383, 3 144 0, S_000001302df1dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 8 "read_data";
v000001302dfb8bc0_0 .net "address", 7 0, v000001302dfb9840_0;  alias, 1 drivers
v000001302dfb9de0_0 .net "clk", 0 0, v000001302dfba590_0;  alias, 1 drivers
v000001302dfb98e0_0 .net "mem_read", 0 0, v000001302df58f40_0;  alias, 1 drivers
v000001302dfb83a0_0 .net "mem_write", 0 0, v000001302df58b80_0;  alias, 1 drivers
v000001302dfb8440 .array "memory", 0 255, 7 0;
v000001302dfb90c0_0 .var "read_data", 7 0;
v000001302dfb9e80_0 .net "write_data", 7 0, v000001302dfb9d40_0;  alias, 1 drivers
E_000001302df54f70 .event posedge, v000001302df593a0_0;
S_000001302df22350 .scope module, "psw" "PSW" 3 393, 3 59 0, S_000001302df1dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "sign_flag";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "carry_flag";
    .port_info 5 /INPUT 1 "overflow_flag";
    .port_info 6 /INPUT 1 "aux_carry_flag";
    .port_info 7 /INPUT 1 "interrupt_enable";
    .port_info 8 /INPUT 1 "set_interrupt";
    .port_info 9 /INPUT 1 "clear_interrupt";
    .port_info 10 /OUTPUT 8 "psw";
v000001302dfb8940_0 .net "aux_carry_flag", 0 0, o000001302df628a8;  alias, 0 drivers
v000001302dfb8760_0 .net "carry_flag", 0 0, v000001302df59760_0;  alias, 1 drivers
v000001302dfb8d00_0 .net "clear_interrupt", 0 0, v000001302df598a0_0;  alias, 1 drivers
v000001302dfb9f20_0 .net "clk", 0 0, v000001302dfba590_0;  alias, 1 drivers
v000001302dfb8c60_0 .net "interrupt_enable", 0 0, v000001302df59800_0;  alias, 1 drivers
v000001302dfb89e0_0 .net "overflow_flag", 0 0, v000001302df59580_0;  alias, 1 drivers
v000001302dfb9700_0 .var "psw", 7 0;
v000001302dfb9ca0_0 .net "reset", 0 0, v000001302dfba950_0;  alias, 1 drivers
v000001302dfb9ac0_0 .net "set_interrupt", 0 0, v000001302df59800_0;  alias, 1 drivers
v000001302dfb9020_0 .net "sign_flag", 0 0, L_000001302dfbb350;  1 drivers
v000001302dfb8da0_0 .net "zero_flag", 0 0, L_000001302dfbb3f0;  1 drivers
S_000001302df224e0 .scope module, "register_bank" "RegisterBank" 3 370, 3 97 0, S_000001302df1dce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "read_reg1";
    .port_info 3 /INPUT 2 "read_reg2";
    .port_info 4 /INPUT 2 "write_reg";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
v000001302dfb97a0_0 .var "R0", 7 0;
v000001302dfb8800_0 .var "R1", 7 0;
v000001302dfb8e40_0 .var "R2", 7 0;
v000001302dfb8ee0_0 .var "R3", 7 0;
v000001302dfb8a80_0 .net "clk", 0 0, v000001302dfba590_0;  alias, 1 drivers
v000001302dfb9840_0 .var "read_data1", 7 0;
v000001302dfb9d40_0 .var "read_data2", 7 0;
v000001302dfb8f80_0 .net "read_reg1", 1 0, v000001302df591c0_0;  alias, 1 drivers
v000001302dfb9160_0 .net "read_reg2", 1 0, v000001302df599e0_0;  alias, 1 drivers
v000001302dfb9980_0 .net "reset", 0 0, v000001302dfba950_0;  alias, 1 drivers
v000001302dfb84e0_0 .net "write_data", 7 0, L_000001302dfbbc10;  1 drivers
v000001302dfb8260_0 .net "write_enable", 0 0, v000001302df59260_0;  alias, 1 drivers
v000001302dfb88a0_0 .net "write_reg", 1 0, v000001302df58d60_0;  alias, 1 drivers
E_000001302df54d30/0 .event anyedge, v000001302df591c0_0, v000001302dfb97a0_0, v000001302dfb8800_0, v000001302dfb8e40_0;
E_000001302df54d30/1 .event anyedge, v000001302dfb8ee0_0, v000001302df599e0_0;
E_000001302df54d30 .event/or E_000001302df54d30/0, E_000001302df54d30/1;
    .scope S_000001302df46f60;
T_0 ;
    %wait E_000001302df54e70;
    %load/vec4 v000001302df59620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001302df59940_0;
    %pad/u 9;
    %load/vec4 v000001302df58e00_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %store/vec4 v000001302df59760_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000001302df59940_0;
    %pad/u 9;
    %load/vec4 v000001302df58e00_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %store/vec4 v000001302df59760_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000001302df59940_0;
    %load/vec4 v000001302df58e00_0;
    %and;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000001302df59940_0;
    %load/vec4 v000001302df58e00_0;
    %or;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000001302df59940_0;
    %load/vec4 v000001302df58e00_0;
    %xor;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000001302df59940_0;
    %inv;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001302df59940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001302df59940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001302df594e0_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v000001302df59620_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001302df59620_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v000001302df59940_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v000001302df58e00_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v000001302df594e0_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001302df59940_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001302df58e00_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v000001302df594e0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v000001302df59580_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001302df59580_0, 0, 1;
T_0.11 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001302df224e0;
T_1 ;
    %wait E_000001302df54f70;
    %load/vec4 v000001302dfb8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001302dfb88a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001302dfb84e0_0;
    %assign/vec4 v000001302dfb97a0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001302dfb84e0_0;
    %assign/vec4 v000001302dfb8800_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001302dfb84e0_0;
    %assign/vec4 v000001302dfb8e40_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001302dfb84e0_0;
    %assign/vec4 v000001302dfb8ee0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001302df224e0;
T_2 ;
    %wait E_000001302df54d30;
    %load/vec4 v000001302dfb8f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001302dfb97a0_0;
    %store/vec4 v000001302dfb9840_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001302dfb8800_0;
    %store/vec4 v000001302dfb9840_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001302dfb8e40_0;
    %store/vec4 v000001302dfb9840_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001302dfb8ee0_0;
    %store/vec4 v000001302dfb9840_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %load/vec4 v000001302dfb9160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000001302dfb97a0_0;
    %store/vec4 v000001302dfb9d40_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000001302dfb8800_0;
    %store/vec4 v000001302dfb9d40_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001302dfb8e40_0;
    %store/vec4 v000001302dfb9d40_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000001302dfb8ee0_0;
    %store/vec4 v000001302dfb9d40_0, 0, 8;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001302df18150;
T_3 ;
    %wait E_000001302df54f70;
    %load/vec4 v000001302dfb83a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001302dfb9e80_0;
    %load/vec4 v000001302dfb8bc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001302dfb8440, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001302df18150;
T_4 ;
    %wait E_000001302df54f70;
    %load/vec4 v000001302dfb98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001302dfb8bc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001302dfb8440, 4;
    %assign/vec4 v000001302dfb90c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001302dfb90c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001302df22350;
T_5 ;
    %wait E_000001302df546b0;
    %load/vec4 v000001302dfb9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001302dfb9700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001302dfb9020_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
    %load/vec4 v000001302dfb8da0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
    %load/vec4 v000001302dfb8940_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
    %load/vec4 v000001302dfb8760_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
    %load/vec4 v000001302dfb89e0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
    %load/vec4 v000001302dfb9ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001302dfb8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001302dfb9700_0, 4, 5;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001302df17fc0;
T_6 ;
    %wait E_000001302df546b0;
    %load/vec4 v000001302dfb8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001302dfb8120_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001302dfb86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001302dfb8080_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001302dfb8120_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001302dfb8080_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v000001302dfb8120_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001302dfb8080_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
    %pushi/vec4 48, 0, 8;
    %assign/vec4 v000001302dfb8120_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000001302dfb8080_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001302dfb8120_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001302dfb8120_0, 0;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302dfb9480_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001302df470f0;
T_7 ;
    %wait E_000001302df546b0;
    %load/vec4 v000001302df59300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001302df59080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df58b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df58f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df591c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df599e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df58d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df59800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df598a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001302df59440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df58f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df58f40_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001302df59080_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001302df591c0_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001302df599e0_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001302df58d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001302df59080_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001302df591c0_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000001302df599e0_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001302df58d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df58f40_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001302df58d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df58b80_0, 0;
    %load/vec4 v000001302df58c20_0;
    %parti/s 2, 2, 3;
    %assign/vec4 v000001302df591c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v000001302df58c20_0;
    %parti/s 4, 4, 4;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df58b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001302df58f40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001302df59260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001302df59440_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001302df1db50;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000001302dfba590_0;
    %inv;
    %store/vec4 v000001302dfba590_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001302df1db50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001302dfba590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001302dfba950_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001302dfbabd0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001302dfba310_0, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001302dfbba30, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001302dfbba30, 4, 0;
    %vpi_call 2 53 "$display", "Initial memory[0] = %h, memory[1] = %h", &A<v000001302dfbba30, 0>, &A<v000001302dfbba30, 1> {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001302dfba950_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v000001302dfbabd0_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 63 "$display", "After LOAD r0, Register r0 = %h (expected 15 from memory)", v000001302dfbb530_0 {0 0 0};
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001302dfbabd0_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 68 "$display", "After LOAD r1, Register r1 = %h (expected 25 from memory)", v000001302dfba450_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001302dfbabd0_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 74 "$display", "After ADD, Register r0 = %h, Register r1 = %h, ALU_out = %h (expected 3A)", v000001302dfbb530_0, v000001302dfba450_0, v000001302dfba1d0_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "8bit_processor_tb.v";
    "./8bit_processor.v";
