 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART
Version: O-2018.06-SP1
Date   : Sat Apr 20 12:22:46 2024
****************************************

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U55/Y (AO222X1_RVT)              0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U71/Y (NAND2X0_RVT)              0.02      81.60 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (DFFARX1_RVT)
                                                          0.01      81.61 r
  data arrival time                                                 81.61

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.61
  --------------------------------------------------------------------------
  slack (MET)                                                       81.52


  Startpoint: parity_type
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  par_chk_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  parity_type (in)                                        0.00      81.39 f
  U0_UART_RX/parity_type (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_par_chk/parity_type (par_chk_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_par_chk/U6/S (FADDX1_RVT)                 0.19      81.58 f
  U0_UART_RX/U0_par_chk/U8/Y (AO22X1_RVT)                 0.03      81.61 f
  U0_UART_RX/U0_par_chk/par_err_reg/D (DFFARX1_RVT)       0.01      81.62 f
  data arrival time                                                 81.62

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.62
  --------------------------------------------------------------------------
  slack (MET)                                                       81.52


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_data_sampling/S_DATA (data_sampling)      0.00      81.39 f
  U0_UART_RX/U0_data_sampling/U3/Y (NAND2X0_RVT)          0.18      81.57 r
  U0_UART_RX/U0_data_sampling/U46/Y (OAI22X1_RVT)         0.14      81.71 f
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (DFFARX1_RVT)
                                                          0.01      81.72 f
  data arrival time                                                 81.72

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.72
  --------------------------------------------------------------------------
  slack (MET)                                                       81.62


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_data_sampling/S_DATA (data_sampling)      0.00      81.39 f
  U0_UART_RX/U0_data_sampling/U3/Y (NAND2X0_RVT)          0.18      81.57 r
  U0_UART_RX/U0_data_sampling/U19/Y (OAI21X1_RVT)         0.14      81.72 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (DFFARX1_RVT)
                                                          0.01      81.73 f
  data arrival time                                                 81.73

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.73
  --------------------------------------------------------------------------
  slack (MET)                                                       81.63


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_data_sampling/S_DATA (data_sampling)      0.00      81.39 f
  U0_UART_RX/U0_data_sampling/U3/Y (NAND2X0_RVT)          0.18      81.57 r
  U0_UART_RX/U0_data_sampling/U33/Y (OAI21X1_RVT)         0.14      81.72 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (DFFARX1_RVT)
                                                          0.01      81.73 f
  data arrival time                                                 81.73

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.73
  --------------------------------------------------------------------------
  slack (MET)                                                       81.63


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  strt_chk           ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U79/Y (NOR2X0_RVT)               0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_strt_chk/Enable (strt_chk)                0.00      81.71 r
  U0_UART_RX/U0_strt_chk/U3/Y (AO22X1_RVT)                0.06      81.77 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFARX1_RVT)
                                                          0.01      81.78 r
  data arrival time                                                 81.78

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.78
  --------------------------------------------------------------------------
  slack (MET)                                                       81.69


  Startpoint: parity_enable
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 r
  parity_enable (in)                                      0.00      81.39 r
  U0_UART_RX/parity_enable (UART_RX)                      0.00      81.39 r
  U0_UART_RX/U0_uart_fsm/parity_enable (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 r
  U0_UART_RX/U0_uart_fsm/U63/Y (INVX0_RVT)                0.31      81.70 f
  U0_UART_RX/U0_uart_fsm/U73/Y (OA222X1_RVT)              0.07      81.77 f
  U0_UART_RX/U0_uart_fsm/U74/Y (OA222X1_RVT)              0.03      81.80 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (DFFARX1_RVT)
                                                          0.01      81.81 f
  data arrival time                                                 81.81

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -81.81
  --------------------------------------------------------------------------
  slack (MET)                                                       81.71


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U80/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_data_sampling/Enable (data_sampling)      0.00      81.71 r
  U0_UART_RX/U0_data_sampling/U35/Y (AND2X1_RVT)          0.28      81.98 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFARX1_RVT)
                                                          0.01      82.00 r
  data arrival time                                                 82.00

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.00
  --------------------------------------------------------------------------
  slack (MET)                                                       81.90


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U41/Y (AO21X1_RVT)       0.27      81.98 r
  U0_UART_RX/U0_edge_bit_counter/U42/Y (OA222X1_RVT)      0.03      82.01 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (DFFARX1_RVT)
                                                          0.01      82.02 r
  data arrival time                                                 82.02

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.02
  --------------------------------------------------------------------------
  slack (MET)                                                       81.92


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U32/Y (NAND2X0_RVT)      0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI22X1_RVT)      0.07      82.03 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (DFFARX1_RVT)
                                                          0.01      82.04 r
  data arrival time                                                 82.04

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.04
  --------------------------------------------------------------------------
  slack (MET)                                                       81.95


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (AND3X1_RVT)       0.26      81.97 r
  U0_UART_RX/U0_edge_bit_counter/U37/Y (AO22X1_RVT)       0.06      82.04 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (DFFARX1_RVT)
                                                          0.01      82.05 r
  data arrival time                                                 82.05

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.05
  --------------------------------------------------------------------------
  slack (MET)                                                       81.95


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U38/Y (AO21X1_RVT)       0.27      81.98 r
  U0_UART_RX/U0_edge_bit_counter/U40/Y (AO22X1_RVT)       0.07      82.05 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (DFFARX1_RVT)
                                                          0.01      82.06 r
  data arrival time                                                 82.06

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.06
  --------------------------------------------------------------------------
  slack (MET)                                                       81.96


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13      82.10 r
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AND2X1_RVT)       0.48      82.58 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (DFFARX1_RVT)
                                                          0.01      82.59 r
  data arrival time                                                 82.59

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.59
  --------------------------------------------------------------------------
  slack (MET)                                                       82.49


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13      82.10 r
  U0_UART_RX/U0_edge_bit_counter/U31/Y (OA221X1_RVT)      0.49      82.59 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (DFFARX1_RVT)
                                                          0.01      82.60 r
  data arrival time                                                 82.60

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.60
  --------------------------------------------------------------------------
  slack (MET)                                                       82.50


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13      82.10 r
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OA221X1_RVT)      0.49      82.59 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (DFFARX1_RVT)
                                                          0.01      82.60 r
  data arrival time                                                 82.60

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.60
  --------------------------------------------------------------------------
  slack (MET)                                                       82.50


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13      82.10 r
  U0_UART_RX/U0_edge_bit_counter/U29/Y (OA221X1_RVT)      0.49      82.59 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (DFFARX1_RVT)
                                                          0.01      82.60 r
  data arrival time                                                 82.60

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.60
  --------------------------------------------------------------------------
  slack (MET)                                                       82.50


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13      82.10 r
  U0_UART_RX/U0_edge_bit_counter/U23/Y (AND2X1_RVT)       0.48      82.58 r
  U0_UART_RX/U0_edge_bit_counter/U24/Y (OA21X1_RVT)       0.03      82.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (DFFARX1_RVT)
                                                          0.01      82.62 r
  data arrival time                                                 82.62

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.62
  --------------------------------------------------------------------------
  slack (MET)                                                       82.52


  Startpoint: RX_IN_S (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  RX_IN_S (in)                                            0.00      81.39 f
  U0_UART_RX/RX_IN (UART_RX)                              0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U77/Y (AO21X1_RVT)               0.19      81.58 f
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13      81.71 r
  U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      81.71 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.26      81.97 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13      82.10 r
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AND2X1_RVT)       0.48      82.58 r
  U0_UART_RX/U0_edge_bit_counter/U26/Y (OA21X1_RVT)       0.03      82.61 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (DFFARX1_RVT)
                                                          0.01      82.62 r
  data arrival time                                                 82.62

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.62
  --------------------------------------------------------------------------
  slack (MET)                                                       82.52


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/Prescale[5] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_uart_fsm/U32/SO (HADDX1_RVT)              0.90      82.29 f
  U0_UART_RX/U0_uart_fsm/U35/Y (MUX21X1_RVT)              0.12      82.42 f
  U0_UART_RX/U0_uart_fsm/U47/Y (NOR4X0_RVT)               0.04      82.46 r
  U0_UART_RX/U0_uart_fsm/U49/Y (AND2X1_RVT)               0.06      82.51 r
  U0_UART_RX/U0_uart_fsm/U52/Y (AND2X1_RVT)               0.06      82.57 r
  U0_UART_RX/U0_uart_fsm/U81/Y (NAND3X0_RVT)              0.05      82.62 f
  U0_UART_RX/U0_uart_fsm/U82/Y (OA22X1_RVT)               0.03      82.65 f
  U0_UART_RX/U0_uart_fsm/U83/Y (NAND2X0_RVT)              0.02      82.67 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (DFFARX1_RVT)
                                                          0.01      82.68 r
  data arrival time                                                 82.68

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -82.68
  --------------------------------------------------------------------------
  slack (MET)                                                       82.59


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U34/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U32/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U28/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U30/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U31/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U29/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U33/Y (AO22X1_RVT)           0.97      83.35 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (DFFARX1_RVT)
                                                          0.01      83.36 r
  data arrival time                                                 83.36

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -83.36
  --------------------------------------------------------------------------
  slack (MET)                                                       83.26


  Startpoint: Prescale[5]
              (input port clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   81.39      81.39 f
  Prescale[5] (in)                                        0.00      81.39 f
  U0_UART_RX/Prescale[5] (UART_RX)                        0.00      81.39 f
  U0_UART_RX/U0_deserializer/Prescale[5] (deserializer_DATA_WIDTH8)
                                                          0.00      81.39 f
  U0_UART_RX/U0_deserializer/U15/SO (HADDX1_RVT)          0.89      82.29 r
  U0_UART_RX/U0_deserializer/U25/Y (NAND2X0_RVT)          0.05      82.34 f
  U0_UART_RX/U0_deserializer/U3/Y (NAND3X0_RVT)           0.04      82.38 r
  U0_UART_RX/U0_deserializer/U26/Y (INVX0_RVT)            0.98      83.36 f
  U0_UART_RX/U0_deserializer/U27/Y (MUX21X1_RVT)          1.04      84.40 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (DFFARX1_RVT)
                                                          0.01      84.41 r
  data arrival time                                                 84.41

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -84.41
  --------------------------------------------------------------------------
  slack (MET)                                                       84.31


  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: parity_error
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFARX1_RVT)       0.06       0.06 r
  U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)     0.00       0.06 r
  U0_UART_RX/parity_error (UART_RX)                       0.00       0.06 r
  parity_error (out)                                      0.15       0.22 r
  data arrival time                                                  0.22

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                       81.51


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: framing_error
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFARX1_RVT)       0.06       0.06 f
  U0_UART_RX/U0_stp_chk/stp_err (stp_chk)                 0.00       0.06 f
  U0_UART_RX/framing_error (UART_RX)                      0.00       0.06 f
  framing_error (out)                                     0.15       0.22 f
  data arrival time                                                  0.22

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                       81.51


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[0]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_deserializer/P_DATA[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.06 f
  U0_UART_RX/P_DATA[0] (UART_RX)                          0.00       0.06 f
  RX_OUT_P[0] (out)                                       0.18       0.24 f
  data arrival time                                                  0.24

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                       81.54


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_V (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFARX1_RVT)       0.06       0.06 f
  U0_UART_RX/U0_stp_chk/stp_err (stp_chk)                 0.00       0.06 f
  U0_UART_RX/U0_uart_fsm/stp_err (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.06 f
  U0_UART_RX/U0_uart_fsm/U76/Y (NOR4X0_RVT)               0.19       0.25 r
  U0_UART_RX/U0_uart_fsm/data_valid (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.25 r
  U0_UART_RX/data_valid (UART_RX)                         0.00       0.25 r
  RX_OUT_V (out)                                          0.02       0.28 r
  data arrival time                                                  0.28

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                       81.57


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[2]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[2] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[2] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[2] (out)                                       0.29       0.35 f
  data arrival time                                                  0.35

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                       81.65


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[6]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[6] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[6] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[6] (out)                                       0.39       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                       81.76


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[4]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[4] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[4] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[4] (out)                                       0.39       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                       81.76


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[3]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[3] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[3] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[3] (out)                                       0.39       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                       81.76


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[7]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[7] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[7] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[7] (out)                                       0.40       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                       81.77


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[5]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[5] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[5] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[5] (out)                                       0.40       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                       81.77


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: RX_OUT_P[1]
            (output port clocked by UART_CLK_RX)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/P_DATA[1] (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/P_DATA[1] (UART_RX)                          0.00       0.07 f
  RX_OUT_P[1] (out)                                       0.40       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -81.39     -81.29
  data required time                                               -81.29
  --------------------------------------------------------------------------
  data required time                                               -81.29
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                       81.77


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/QN (DFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U42/Y (OA222X1_RVT)      0.03       0.08 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (DFFARX1_RVT)
                                                          0.01       0.09 f
  data arrival time                                                  0.09

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/QN (DFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (OA221X1_RVT)      0.03       0.08 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.09 f
  data arrival time                                                  0.09

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/QN (DFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U31/Y (OA221X1_RVT)      0.04       0.08 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (DFFARX1_RVT)
                                                          0.01       0.09 f
  data arrival time                                                  0.09

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/QN (DFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_RX/U0_edge_bit_counter/U29/Y (OA221X1_RVT)      0.04       0.08 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (DFFARX1_RVT)
                                                          0.01       0.09 f
  data arrival time                                                  0.09

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_RX/U0_edge_bit_counter/U40/Y (AO22X1_RVT)       0.06       0.10 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_RX/U0_edge_bit_counter/U37/Y (AO22X1_RVT)       0.06       0.10 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.12 f
  data arrival time                                                  0.12

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_RX/U0_edge_bit_counter/U33/Y (OAI22X1_RVT)      0.07       0.12 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.13 r
  data arrival time                                                  0.13

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  strt_chk           ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_strt_chk/U3/Y (AO22X1_RVT)                0.10       0.16 f
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFARX1_RVT)
                                                          0.01       0.17 f
  data arrival time                                                  0.17

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AND2X1_RVT)       0.12       0.17 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.18 f
  data arrival time                                                  0.18

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_strt_chk/strt_glitch (strt_chk)           0.00       0.06 r
  U0_UART_RX/U0_uart_fsm/strt_glitch (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.06 r
  U0_UART_RX/U0_uart_fsm/U82/Y (OA22X1_RVT)               0.11       0.17 r
  U0_UART_RX/U0_uart_fsm/U83/Y (NAND2X0_RVT)              0.02       0.19 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.20 f
  data arrival time                                                  0.20

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 r
  U0_UART_RX/U0_data_sampling/U45/Y (NAND2X0_RVT)         0.11       0.17 f
  U0_UART_RX/U0_data_sampling/U46/Y (OAI22X1_RVT)         0.03       0.21 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.22 r
  data arrival time                                                  0.22

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_data_sampling/U34/Y (AO222X1_RVT)         0.12       0.18 f
  U0_UART_RX/U0_data_sampling/U35/Y (AND2X1_RVT)          0.03       0.21 f
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFARX1_RVT)
                                                          0.01       0.22 f
  data arrival time                                                  0.22

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_data_sampling/U32/Y (NAND3X0_RVT)         0.12       0.18 r
  U0_UART_RX/U0_data_sampling/U33/Y (OAI21X1_RVT)         0.04       0.22 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.23 f
  data arrival time                                                  0.23

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  data_sampling      ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_data_sampling/U18/Y (NAND3X0_RVT)         0.12       0.18 r
  U0_UART_RX/U0_data_sampling/U19/Y (OAI21X1_RVT)         0.04       0.22 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.23 f
  data arrival time                                                  0.23

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  par_chk_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFARX1_RVT)       0.06       0.06 f
  U0_UART_RX/U0_par_chk/U8/Y (AO22X1_RVT)                 0.17       0.24 f
  U0_UART_RX/U0_par_chk/par_err_reg/D (DFFARX1_RVT)       0.01       0.25 f
  data arrival time                                                  0.25

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (DFFARX1_RVT)     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  stp_chk            ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (DFFARX1_RVT)     0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFARX1_RVT)       0.06       0.06 f
  U0_UART_RX/U0_stp_chk/U4/Y (AO22X1_RVT)                 0.17       0.24 f
  U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFARX1_RVT)       0.01       0.25 f
  data arrival time                                                  0.25

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (DFFARX1_RVT)     0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_strt_chk/strt_glitch (strt_chk)           0.00       0.06 f
  U0_UART_RX/U0_uart_fsm/strt_glitch (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.06 f
  U0_UART_RX/U0_uart_fsm/U51/Y (AND3X1_RVT)               0.11       0.17 f
  U0_UART_RX/U0_uart_fsm/U54/Y (AO222X1_RVT)              0.03       0.20 f
  U0_UART_RX/U0_uart_fsm/U55/Y (AO222X1_RVT)              0.03       0.23 f
  U0_UART_RX/U0_uart_fsm/U71/Y (NAND2X0_RVT)              0.02       0.25 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.26 r
  data arrival time                                                  0.26

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_deserializer/U34/Y (AO22X1_RVT)           0.19       0.26 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.27 f
  data arrival time                                                  0.27

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_rx_fsm_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_RX/U0_uart_fsm/U72/Y (AND3X1_RVT)               0.21       0.27 f
  U0_UART_RX/U0_uart_fsm/U73/Y (OA222X1_RVT)              0.06       0.33 f
  U0_UART_RX/U0_uart_fsm/U74/Y (OA222X1_RVT)              0.03       0.36 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.37 f
  data arrival time                                                  0.37

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/U32/Y (AO22X1_RVT)           0.30       0.37 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.38 f
  data arrival time                                                  0.38

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/U33/Y (AO22X1_RVT)           0.31       0.37 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.39 f
  data arrival time                                                  0.39

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_RX            8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.07 f
  U0_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8)
                                                          0.00       0.07 f
  U0_UART_RX/U0_deserializer/U27/Y (MUX21X1_RVT)          0.34       0.41 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (DFFARX1_RVT)
                                                          0.01       0.42 f
  data arrival time                                                  0.42

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/U31/Y (AO22X1_RVT)           0.41       0.48 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (DFFARX1_RVT)
                                                          0.01       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/U28/Y (AO22X1_RVT)           0.41       0.48 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (DFFARX1_RVT)
                                                          0.01       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/U30/Y (AO22X1_RVT)           0.41       0.48 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (DFFARX1_RVT)
                                                          0.01       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  deserializer_DATA_WIDTH8
                     ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_RX/U0_deserializer/U29/Y (AO22X1_RVT)           0.42       0.49 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (DFFARX1_RVT)
                                                          0.01       0.50 f
  data arrival time                                                  0.50

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_RX/U0_edge_bit_counter/U14/Y (AO22X1_RVT)       0.13       0.18 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.03       0.21 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.03       0.23 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.12       0.36 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13       0.48 r
  U0_UART_RX/U0_edge_bit_counter/U23/Y (AND2X1_RVT)       0.48       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U24/Y (OA21X1_RVT)       0.03       0.99 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (DFFARX1_RVT)
                                                          0.01       1.00 r
  data arrival time                                                  1.00

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_RX)
  Path Group: UART_CLK_RX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  edge_bit_counter   ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_RX/U0_edge_bit_counter/U14/Y (AO22X1_RVT)       0.13       0.18 f
  U0_UART_RX/U0_edge_bit_counter/U18/Y (AND4X1_RVT)       0.03       0.21 f
  U0_UART_RX/U0_edge_bit_counter/U21/Y (NAND3X0_RVT)      0.03       0.23 r
  U0_UART_RX/U0_edge_bit_counter/U3/Y (NAND2X0_RVT)       0.12       0.36 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (INVX0_RVT)        0.13       0.48 r
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AND2X1_RVT)       0.48       0.97 r
  U0_UART_RX/U0_edge_bit_counter/U26/Y (OA21X1_RVT)       0.03       0.99 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (DFFARX1_RVT)
                                                          0.01       1.00 r
  data arrival time                                                  1.00

  clock UART_CLK_RX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/QN (DFFARX1_RVT)
                                                          0.04       0.04 f
  U0_UART_TX/U0_Serializer/U10/Y (AND2X1_RVT)             0.03       0.07 f
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.08 f
  data arrival time                                                  0.08

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm        ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_fsm/U15/Y (AO22X1_RVT)                    0.06       0.10 f
  U0_UART_TX/U0_fsm/current_state_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.11 f
  data arrival time                                                  0.11

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/parity_reg/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_parity_calc/U17/Y (AO22X1_RVT)            0.06       0.12 f
  U0_UART_TX/U0_parity_calc/parity_reg/D (DFFARX1_RVT)
                                                          0.01       0.13 f
  data arrival time                                                  0.13

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  UART_TX_DATA_WIDTH8
                     8000                  saed32rvt_ff1p16vn40c
  mux                ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/ser_out (Serializer_WIDTH8)
                                                          0.00       0.06 f
  U0_UART_TX/U0_mux/IN_1 (mux)                            0.00       0.06 f
  U0_UART_TX/U0_mux/U3/Y (AO222X1_RVT)                    0.06       0.12 f
  U0_UART_TX/U0_mux/OUT_reg/D (DFFARX1_RVT)               0.01       0.13 f
  data arrival time                                                  0.13

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_mux/OUT_reg/CLK (DFFARX1_RVT)             0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U23/Y (AO222X1_RVT)            0.06       0.12 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.13 f
  data arrival time                                                  0.13

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U22/Y (AO22X1_RVT)             0.06       0.12 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/D (DFFARX1_RVT)
                                                          0.01       0.13 f
  data arrival time                                                  0.13

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U21/Y (AO222X1_RVT)            0.06       0.12 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/D (DFFARX1_RVT)
                                                          0.01       0.13 f
  data arrival time                                                  0.13

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U20/Y (AO222X1_RVT)            0.06       0.13 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/D (DFFARX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U19/Y (AO222X1_RVT)            0.06       0.13 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/D (DFFARX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U18/Y (AO222X1_RVT)            0.06       0.13 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/D (DFFARX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U17/Y (AO222X1_RVT)            0.06       0.13 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U16/Y (AO222X1_RVT)            0.06       0.13 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U7/Y (OA21X1_RVT)              0.06       0.13 f
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.14 f
  data arrival time                                                  0.14

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_parity_calc/U4/Y (AO22X1_RVT)             0.09       0.15 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/D (DFFARX1_RVT)
                                                          0.01       0.17 f
  data arrival time                                                  0.17

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U5/Y (AO22X1_RVT)             0.11       0.17 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/D (DFFARX1_RVT)
                                                          0.01       0.18 f
  data arrival time                                                  0.18

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U8/Y (AO22X1_RVT)             0.11       0.17 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/D (DFFARX1_RVT)
                                                          0.01       0.18 f
  data arrival time                                                  0.18

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U10/Y (AO22X1_RVT)            0.11       0.17 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.18 f
  data arrival time                                                  0.18

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U6/Y (AO22X1_RVT)             0.11       0.18 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/D (DFFARX1_RVT)
                                                          0.01       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U7/Y (AO22X1_RVT)             0.11       0.18 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/D (DFFARX1_RVT)
                                                          0.01       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U9/Y (AO22X1_RVT)             0.11       0.18 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  parity_calc_WIDTH8 ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/Q (DFFARX1_RVT)
                                                          0.07       0.07 f
  U0_UART_TX/U0_parity_calc/U11/Y (AO22X1_RVT)            0.11       0.18 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/D (DFFARX1_RVT)
                                                          0.01       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  Serializer_WIDTH8  ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_Serializer/U9/Y (OA21X1_RVT)              0.12       0.18 f
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm        ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_fsm/U16/Y (OA21X1_RVT)                    0.21       0.27 f
  U0_UART_TX/U0_fsm/current_state_reg_1_/D (DFFARX1_RVT)
                                                          0.01       0.28 f
  data arrival time                                                  0.28

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm        ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/QN (DFFARX1_RVT)
                                                          0.05       0.05 f
  U0_UART_TX/U0_fsm/U11/Y (NAND2X0_RVT)                   0.24       0.29 r
  U0_UART_TX/U0_fsm/U12/Y (NAND2X0_RVT)                   0.02       0.31 f
  U0_UART_TX/U0_fsm/busy_reg/D (DFFARX1_RVT)              0.01       0.32 f
  data arrival time                                                  0.32

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/busy_reg/CLK (DFFARX1_RVT)            0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by UART_CLK_TX)
  Path Group: UART_CLK_TX
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ff1p16vn40c
  uart_tx_fsm        ForQA                 saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (DFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/Q (DFFARX1_RVT)
                                                          0.06       0.06 f
  U0_UART_TX/U0_fsm/U17/Y (OAI21X1_RVT)                   0.22       0.28 r
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.03       0.31 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/D (DFFARX1_RVT)
                                                          0.01       0.32 r
  data arrival time                                                  0.32

  clock UART_CLK_TX (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (DFFARX1_RVT)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


1
