[{"DBLP title": "Dynamic Choke Sensing for Timing Error Resilience in NTC Systems.", "DBLP authors": ["Aatreyi Bal", "Shamik Saha", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2763108990, "PaperTitle": "dynamic choke sensing for timing error resilience in ntc systems", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule.", "DBLP authors": ["Laura Rozo", "Aaron Myles Landwehr", "Yan Zheng", "Chengmo Yang", "Guang Gao"], "year": 2018, "MAG papers": [{"PaperId": 2596257452, "PaperTitle": "reliability aware runtime adaption through a statically generated task schedule", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of delaware": 5.0}}], "source": "ES"}, {"DBLP title": "A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures.", "DBLP authors": ["Muayad J. Aljafar", "Marek A. Perkowski", "John M. Acken", "Robin Tan"], "year": 2018, "MAG papers": [{"PaperId": 2760452677, "PaperTitle": "a time efficient cmos memristive programmable circuit realizing logic functions in generalized and xor structures", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"portland state university": 4.0}}], "source": "ES"}, {"DBLP title": "Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation.", "DBLP authors": ["Jongho Kim", "Kiyoung Choi", "Yonghwan Kim", "Wook Kim", "Kyung Tae Do", "Jung-Hwan Choi"], "year": 2018, "MAG papers": [{"PaperId": 2763006490, "PaperTitle": "delay monitoring system with multiple generic monitors for wide voltage range operation", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"seoul national university": 2.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes.", "DBLP authors": ["Ing-Chao Lin", "Yun Kae Law", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2767804611, "PaperTitle": "mitigating bti induced degradation in stt mram sensing schemes", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national cheng kung university": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Sparse Regression Driven Mixture Importance Sampling for Memory Design.", "DBLP authors": ["Maria Malik", "Rajiv V. Joshi", "Rouwaida Kanj", "Shupeng Sun", "Houman Homayoun", "Tong Li"], "year": 2018, "MAG papers": [{"PaperId": 2757344627, "PaperTitle": "sparse regression driven mixture importance sampling for memory design", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"american university of beirut": 1.0, "carnegie mellon university": 1.0, "ibm": 2.0, "george mason university": 2.0}}], "source": "ES"}, {"DBLP title": "A Combined Optimization-Theoretic and Side- Channel Approach for Attacking Strong Physical Unclonable Functions.", "DBLP authors": ["Yuntao Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"], "year": 2018, "MAG papers": [{"PaperId": 2766329853, "PaperTitle": "a combined optimization theoretic and side channel approach for attacking strong physical unclonable functions", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of maryland college park": 4.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information.", "DBLP authors": ["Itamar Levi", "Alexander Fish", "Osnat Keren"], "year": 2018, "MAG papers": [{"PaperId": 2767036718, "PaperTitle": "low cost pseudoasynchronous circuit design style with reduced exploitable side information", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"bar ilan university": 3.0}}], "source": "ES"}, {"DBLP title": "An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications.", "DBLP authors": ["Adwaya Kulkarni", "Adam Page", "Nasrin Attaran", "Ali Jafari", "Maria Malik", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2018, "MAG papers": [{"PaperId": 2761912464, "PaperTitle": "an energy efficient programmable manycore accelerator for personalized biomedical applications", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"george mason university": 2.0, "university of maryland baltimore": 5.0}}], "source": "ES"}, {"DBLP title": "PhLock: A Cache Energy Saving Technique Using Phase-Based Cache Locking.", "DBLP authors": ["Tosiron Adegbija", "Ann Gordon-Ross"], "year": 2018, "MAG papers": [{"PaperId": 2762871512, "PaperTitle": "phlock a cache energy saving technique using phase based cache locking", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of arizona": 1.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop.", "DBLP authors": ["Yujin Park", "Junghee Yun", "Dongchul Park", "Sangwoo Kim", "Suhwan Kim"], "year": 2018, "MAG papers": [{"PaperId": 2766416496, "PaperTitle": "an uncooled microbolometer infrared imager with a shutter based successive approximation calibration loop", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "An FPGA-Based Phase Measurement System.", "DBLP authors": ["Jubin Mitra", "Tapan Kumar Nayak"], "year": 2018, "MAG papers": [{"PaperId": 2765700245, "PaperTitle": "an fpga based phase measurement system", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"variable energy cyclotron centre": 2.0}}], "source": "ES"}, {"DBLP title": "Memory-Based Architecture for Multicharacter Aho-Corasick String Matching.", "DBLP authors": ["Xing Wang", "Derek Chi-Wai Pao"], "year": 2018, "MAG papers": [{"PaperId": 2758694211, "PaperTitle": "memory based architecture for multicharacter aho corasick string matching", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Analog Circuits for Boolean Satisfiability.", "DBLP authors": ["Xunzhao Yin", "Behnam Sedighi", "Melinda Varga", "M\u00e1ria Ercsey-Ravasz", "Zolt\u00e1n Toroczkai", "Xiaobo Sharon Hu"], "year": 2018, "MAG papers": [{"PaperId": 2963824032, "PaperTitle": "efficient analog circuits for boolean satisfiability", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"qualcomm": 1.0, "university of notre dame": 3.0, "college of wooster": 1.0, "babe\u0219 bolyai university": 1.0}}], "source": "ES"}, {"DBLP title": "HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "year": 2018, "MAG papers": [{"PaperId": 2754449155, "PaperTitle": "hydra heterodyne crosstalk mitigation with double microring resonators and data encoding for photonic nocs", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"colorado state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications.", "DBLP authors": ["Ioannis Tsatsaragkos", "Vassilis Paliouras"], "year": 2018, "MAG papers": [{"PaperId": 2759650797, "PaperTitle": "a reconfigurable ldpc decoder optimized for 802 11n ac applications", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of patras": 2.0}}], "source": "ES"}, {"DBLP title": "Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design.", "DBLP authors": ["Weng-Geng Ho", "Kwen-Siong Chong", "Kyaw Zwa Lwin Ne", "Bah-Hwee Gwee", "Joseph S. Chang"], "year": 2018, "MAG papers": [{"PaperId": 2757371271, "PaperTitle": "asynchronous logic qdi quad rail sense amplifier half buffer approach for noc router design", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 5.0}}], "source": "ES"}, {"DBLP title": "An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs.", "DBLP authors": ["Yang Liu", "Chenchang Zhan", "Lidan Wang"], "year": 2018, "MAG papers": [{"PaperId": 2763753390, "PaperTitle": "an ultralow power subthreshold cmos voltage reference without requiring resistors or bjts", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"southern university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Area-Efficient BIRA With 1-D Spare Segments.", "DBLP authors": ["Donghyun Kim", "Hayoung Lee", "Sungho Kang"], "year": 2018, "MAG papers": [{"PaperId": 2759999593, "PaperTitle": "an area efficient bira with 1 d spare segments", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient Fault-Tolerance Design for Integer Parallel Matrix-Vector Multiplications.", "DBLP authors": ["Zhen Gao", "Qingqing Jing", "Yumeng Li", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2018, "MAG papers": [{"PaperId": 2760869395, "PaperTitle": "an efficient fault tolerance design for integer parallel matrix vector multiplications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tianjin university": 3.0, "aries": 2.0}}], "source": "ES"}, {"DBLP title": "A 2- $\\mu \\text{s}$ Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks.", "DBLP authors": ["Yuh-Shyan Hwang", "Jiann-Jong Chen", "Rong-Lian Shih", "Yi-Tsen Ku"], "year": 2018, "MAG papers": [{"PaperId": 2767530810, "PaperTitle": "a 2 mu text s fast response step up converter with efficiency enhancement techniques suitable for cluster based wireless sensor networks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taipei university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction.", "DBLP authors": ["Jiaqiang Li", "Pedro Reviriego", "Liyi Xiao", "Costas Argyrides", "Jie Li"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction.", "DBLP authors": ["Kazuteru Namba", "Fabrizio Lombardi"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Physics-Based Compact TDDB Models for Low-k BEOL Copper Interconnects With Time-Varying Voltage Stressing.", "DBLP authors": ["Shaoyi Peng", "Han Zhou", "Taeyoung Kim", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling.", "DBLP authors": ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems.", "DBLP authors": ["Jui-Hung Hsieh", "Hung-Ren Wang"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories.", "DBLP authors": ["Albert Lee", "Hochul Lee", "Farbod Ebrahimi", "Bonnie Lam", "Wei-Hao Chen", "Meng-Fan Chang", "Pedram Khalili Amiri", "Kang-Lung Wang"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks.", "DBLP authors": ["Yizhi Wang", "Jun Lin", "Zhongfeng Wang"], "year": 2018, "MAG papers": [{"PaperId": 2767737961, "PaperTitle": "an energy efficient architecture for binary weight convolutional neural networks", "Year": 2018, "CitationCount": 43, "EstimatedCitation": 58, "Affiliations": {"nanjing university": 3.0}}], "source": "ES"}, {"DBLP title": "Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM.", "DBLP authors": ["Arnab Raha", "Akhilesh Jaiswal", "Syed Shakib Sarwar", "Hrishikesh Jayakumar", "Vijay Raghunathan", "Kaushik Roy"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Automatic Correction of Dynamic Power Management Architecture in Modern Processors.", "DBLP authors": ["Reza Sharafinejad", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection.", "DBLP authors": ["Sujuan Liu", "Ning Lyu", "Haojiang Wang"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing.", "DBLP authors": ["Reza Ghanaatian", "Alexios Balatsoukas-Stimming", "Thomas Christoph M\u00fcller", "Michael Meidlinger", "Gerald Matz", "Adam Teman", "Andreas Burg"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers.", "DBLP authors": ["Aryan Tavakkoli", "David B. Thomas"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar.", "DBLP authors": ["Rahul Gharpinde", "Phrangboklang Lyngton Thangkhiew", "Kamalika Datta", "Indranil Sengupta"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Fast Analysis of Time Interval Error in Current-Mode Drivers.", "DBLP authors": ["Jai Narayan Tripathi", "Ramachandra Achar", "Rakesh Malik"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Provably Good Max-Min-m-Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication.", "DBLP authors": ["Zhi-Wen Lin", "Shao-Yun Fang", "Yao-Wen Chang", "Wei-Cheng Rao", "Chieh-Hsiung Kuan"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "The Low Area Probing Detector as a Countermeasure Against Invasive Attacks.", "DBLP authors": ["Michael Weiner", "Salvador Manich", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Georg Sigl"], "year": 2018, "MAG papers": [{"PaperId": 2767607341, "PaperTitle": "the low area probing detector as a countermeasure against invasive attacks", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"polytechnic university of catalonia": 2.0, "technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs.", "DBLP authors": ["Daniel O'Hare", "Anthony G. Scanlan", "Eric Thompson", "Brendan Mullane"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Passive Noise Shaping in SAR ADC With Improved Efficiency.", "DBLP authors": ["Yan Song", "Chi-Hang Chan", "Yan Zhu", "Li Geng", "Seng-Pan U", "Rui Paulo Martins"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers.", "DBLP authors": ["Vasileios Leon", "Georgios Zervakis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2018, "MAG papers": [{"PaperId": 2769672439, "PaperTitle": "approximate hybrid high radix encoding for energy efficient inexact multipliers", "Year": 2018, "CitationCount": 49, "EstimatedCitation": 77, "Affiliations": {"national technical university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS.", "DBLP authors": ["Aiwen Luo", "Fengwei An", "Xiangyu Zhang", "Lei Chen", "Hans J\u00fcrgen Mattausch"], "year": 2018, "MAG papers": [{"PaperId": 2773442262, "PaperTitle": "resource efficient object recognition coprocessor with parallel processing of multiple scan windows in 65 nm cmos", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hiroshima university": 5.0}}], "source": "ES"}, {"DBLP title": "Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design.", "DBLP authors": ["Alok Prakash", "Christopher T. Clarke", "Siew-Kei Lam", "Thambipillai Srikanthan"], "year": 2018, "MAG papers": [{"PaperId": 2769934311, "PaperTitle": "rapid memory aware selection of hardware accelerators in programmable soc design", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bath": 1.0, "nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Fine-Grained Energy-Constrained Microprocessor Pipeline Design.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2767638511, "PaperTitle": "fine grained energy constrained microprocessor pipeline design", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs.", "DBLP authors": ["Linuo Xue", "Bi Wu", "Beibei Zhang", "Yuanqing Cheng", "Peiyuan Wang", "Chando Park", "Jimmy J. Kan", "Seung H. Kang", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2782032257, "PaperTitle": "an adaptive 3t 3mtj memory cell design for stt mram based llcs", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"qualcomm": 4.0, "university of california santa barbara": 2.0, "beihang university": 3.0}}], "source": "ES"}, {"DBLP title": "Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields.", "DBLP authors": ["Huyen Thi Pham", "Hanho Lee"], "year": 2018, "MAG papers": [{"PaperId": 2772948422, "PaperTitle": "basic set trellis min max decoder architecture for nonbinary ldpc codes with high order galois fields", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"inha university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders.", "DBLP authors": ["Thien Truong Nguyen-Ly", "Valentin Savin", "Khoa Le", "David Declercq", "Fakhreddine Ghaffari", "Oana Boncalo"], "year": 2018, "MAG papers": [{"PaperId": 2759578104, "PaperTitle": "analysis and design of cost effective high throughput ldpc decoders", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"politehnica university of timi\u0219oara": 1.0}}], "source": "ES"}, {"DBLP title": "A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique.", "DBLP authors": ["Ja-Hoon Jin", "Seok Kim", "Xuefan Jin", "Sang-Hoon Kim", "Jung-Hoon Chun"], "year": 2018, "MAG papers": [{"PaperId": 2774192288, "PaperTitle": "a 12 5 gb s near ground transceiver employing a maxeye algorithm based adaptation technique", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"sungkyunkwan university": 5.0}}], "source": "ES"}, {"DBLP title": "Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs.", "DBLP authors": ["Shengcheng Wang", "Taeyoung Kim", "Zeyu Sun", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2771448003, "PaperTitle": "recovery aware proactive tsv repair for electromigration lifetime enhancement in 3 d ics", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california riverside": 3.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms.", "DBLP authors": ["Ganapati Bhat", "Gaurav Singla", "Ali K. Unver", "\u00dcmit Y. Ogras"], "year": 2018, "MAG papers": [{"PaperId": 2770465907, "PaperTitle": "algorithmic optimization of thermal and power management for heterogeneous mobile platforms", "Year": 2018, "CitationCount": 49, "EstimatedCitation": 58, "Affiliations": {"arizona state university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A DC-to-1-GHz Continuously Tunable Bandpass ADC.", "DBLP authors": ["Vineeth Sarma", "Rahul Thottathil", "Bibhudatta Sahoo"], "year": 2018, "MAG papers": [{"PaperId": 2774347630, "PaperTitle": "a dc to 1 ghz continuously tunable bandpass adc", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"amrita vishwa vidyapeetham": 3.0}}], "source": "ES"}, {"DBLP title": "A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS.", "DBLP authors": ["Lei Qiu", "Kai Tang", "Yuanjin Zheng", "Liter Siek", "Yan Zhu", "Seng-Pan U"], "year": 2018, "MAG papers": [{"PaperId": 2775471540, "PaperTitle": "a 16 mw 1 gs s with 49 6 db sndr ti sar adc for software defined radio in 65 nm cmos", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of macau": 2.0, "nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application.", "DBLP authors": ["Chunyu Peng", "Songsong Xiao", "Wenjuan Lu", "Jingbo Zhang", "Xiulong Wu", "Junning Chen", "Zhiting Lin"], "year": 2018, "MAG papers": [{"PaperId": 2775162082, "PaperTitle": "average 7t1r nonvolatile sram with r w margin enhanced for low power application", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"anhui university": 7.0}}], "source": "ES"}, {"DBLP title": "Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design.", "DBLP authors": ["Peeyoosh Mirajkar", "Jagdish Chand Goyal", "Sankaran Aniruddhan", "Srinivas Theertham"], "year": 2018, "MAG papers": [{"PaperId": 2771191960, "PaperTitle": "low phase noise ku band vco with optimal switched capacitor bank design", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"indian institute of technology madras": 2.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2772463964, "PaperTitle": "analog layout retargeting with process variation aware hybrid opc", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS.", "DBLP authors": ["Arya Balachandran", "Yong Chen", "Chirn Chye Boon"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Temperature Sensitivity and Compensation on a Reconfigurable Platform.", "DBLP authors": ["Sahil Shah", "Hakan Toreyin", "Jennifer Hasler", "Aishwarya Natarajan"], "year": 2018, "MAG papers": [{"PaperId": 2772927376, "PaperTitle": "temperature sensitivity and compensation on a reconfigurable platform", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 3.0, "san diego state university": 1.0}}], "source": "ES"}, {"DBLP title": "Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation.", "DBLP authors": ["Hanwool Jeong", "Tae Woo Oh", "Seung Chul Song", "Seong-Ook Jung"], "year": 2018, "MAG papers": [{"PaperId": 2782282142, "PaperTitle": "sense amplifier based flip flop with transition completion detection for low voltage operation", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"yonsei university": 3.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution.", "DBLP authors": ["Jen-Chieh Liu", "Chao-Jen Huang", "Pei-Ying Lee"], "year": 2018, "MAG papers": [{"PaperId": 2783815772, "PaperTitle": "a high accuracy programmable pulse generator with a 10 ps timing resolution", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national united university": 1.0, "industrial technology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture.", "DBLP authors": ["Karim Ali", "Fei Li", "Sunny Y. H. Lua", "Chun-Huat Heng"], "year": 2018, "MAG papers": [{"PaperId": 2789939892, "PaperTitle": "energy and area efficient spin orbit torque nonvolatile flip flop for power gating architecture", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national university of singapore": 2.0, "data storage institute": 2.0}}], "source": "ES"}, {"DBLP title": "Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add.", "DBLP authors": ["Ivan Ratkovic", "Oscar Palomar", "Milan Stanic", "Osman Sabri Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2018, "MAG papers": [{"PaperId": 2783326914, "PaperTitle": "vector processing aware advanced clock gating techniques for low power fused multiply add", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"barcelona supercomputing center": 3.0, "university of manchester": 1.0, "asml holding": 1.0}}], "source": "ES"}, {"DBLP title": "Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs.", "DBLP authors": ["Pawan Agarwal", "Jong-Hoon Kim", "Partha Pratim Pande", "Deukhyoun Heo"], "year": 2018, "MAG papers": [{"PaperId": 2791338777, "PaperTitle": "zero power feed forward spur cancelation for supply regulated cmos ring plls", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory.", "DBLP authors": ["Ing-Jer Huang", "Chun-Hung Lai", "Yun-Chung Yang", "Hsu-Kang Dow", "Hung-Lun Chen"], "year": 2018, "MAG papers": [{"PaperId": 2783501794, "PaperTitle": "a reconfigurable cache for efficient use of tag ram as scratch pad memory", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national sun yat sen university": 3.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration.", "DBLP authors": ["Srivatsa Rangachar Srinivasa", "Xueqing Li", "Meng-Fan Chang", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "year": 2018, "MAG papers": [{"PaperId": 2784309942, "PaperTitle": "compact 3 d sram memory with concurrent row and column data access capability using sequential monolithic 3 d integration", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"pennsylvania state university": 5.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory.", "DBLP authors": ["Dongliang Chen", "Jonathon Edstrom", "Yifu Gong", "Peng Gao", "Lei Yang", "Mark E. McCourt", "Jinhui Wang", "Na Gong"], "year": 2018, "MAG papers": [{"PaperId": 2792023889, "PaperTitle": "viewer aware intelligent efficient mobile video embedded memory", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"north dakota state university": 7.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "RAMON: Region-Aware Memory Controller.", "DBLP authors": ["Mario Donato Marino", "Kuan-Ching Li"], "year": 2018, "MAG papers": [{"PaperId": 2787648922, "PaperTitle": "ramon region aware memory controller", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"providence college": 1.0, "leeds beckett university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2018, "MAG papers": [{"PaperId": 2783938302, "PaperTitle": "energy efficient write scheme for nonvolatile resistive crossbar arrays with selectors", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "LMDet: A \"Naturalness\" Statistical Method for Hardware Trojan Detection.", "DBLP authors": ["Haihua Shen", "Huazhe Tan", "Huawei Li", "Feng Zhang", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2778752735, "PaperTitle": "lmdet a naturalness statistical method for hardware trojan detection", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF.", "DBLP authors": ["Wenjie Che", "Fareena Saqib", "Jim Plusquellic"], "year": 2018, "MAG papers": [{"PaperId": 2784310609, "PaperTitle": "novel offset techniques for improving bitstring quality of a hardware embedded delay puf", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of north carolina at charlotte": 1.0, "university of new mexico": 2.0}}], "source": "ES"}, {"DBLP title": "SCARe: An SRAM-Based Countermeasure Against IC Recycling.", "DBLP authors": ["Zimu Guo", "Xiaolin Xu", "Md. Tauhidur Rahman", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2018, "MAG papers": [{"PaperId": 2775903597, "PaperTitle": "scare an sram based countermeasure against ic recycling", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of florida": 4.0, "university of alabama in huntsville": 1.0}}], "source": "ES"}, {"DBLP title": "A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS.", "DBLP authors": ["Qiyuan Liu", "Alexander Edward", "Dadian Zhou", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2018, "MAG papers": [{"PaperId": 2776359478, "PaperTitle": "a continuous time mash 1 1 1 delta sigma modulator with fir dac and encoder embedded loop unrolling quantizer in 40 nm cmos", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Identifying Single-Event Transient Location Based on Compressed Sensing.", "DBLP authors": ["Cuiping Shao", "Huiyun Li"], "year": 2018, "MAG papers": [{"PaperId": 2783312516, "PaperTitle": "identifying single event transient location based on compressed sensing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence.", "DBLP authors": ["Katayoun Neshatpour", "Wayne P. Burleson", "Amin Khajeh", "Houman Homayoun"], "year": 2018, "MAG papers": [{"PaperId": 2793675093, "PaperTitle": "enhancing power performance and energy efficiency in chip multiprocessors exploiting inverse thermal dependence", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of massachusetts amherst": 1.0, "george mason university": 2.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design.", "DBLP authors": ["Hakki Mert Torun", "Madhavan Swaminathan", "Anto Kavungal Davis", "Mohamed Lamine Faycal Bellaredj"], "year": 2018, "MAG papers": [{"PaperId": 2783693896, "PaperTitle": "a global bayesian optimization algorithm and its application to integrated system design", "Year": 2018, "CitationCount": 52, "EstimatedCitation": 58, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "The Cat and Mouse in Split Manufacturing.", "DBLP authors": ["Yujie Wang", "Pu Chen", "Jiang Hu", "Guofeng Li", "Jeyavijayan Rajendran"], "year": 2018, "MAG papers": [{"PaperId": 2783429502, "PaperTitle": "the cat and mouse in split manufacturing", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 79, "Affiliations": {"texas a m university": 3.0, "chinese academy of sciences": 1.0, "nankai university": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test.", "DBLP authors": ["Ujjwal Guin", "Ziqi Zhou", "Adit D. Singh"], "year": 2018, "MAG papers": [{"PaperId": 2791567389, "PaperTitle": "robust design for security architecture for enabling trust in ic manufacturing and test", "Year": 2018, "CitationCount": 54, "EstimatedCitation": 55, "Affiliations": {"auburn university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications.", "DBLP authors": ["Maohua Zhu", "Youwei Zhuo", "Chao Wang", "Wenguang Chen", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2791186466, "PaperTitle": "performance evaluation and optimization of hbm enabled gpu for data intensive applications", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tsinghua university": 1.0, "university of science and technology of china": 1.0, "university of california santa barbara": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Precision Cellular Nonlinear Network.", "DBLP authors": ["Jaeha Kung", "Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2790683714, "PaperTitle": "adaptive precision cellular nonlinear network", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells.", "DBLP authors": ["Jaemin Kim", "Donghwa Shin", "Nam Ik Cho", "Byunghee Kang", "Naehyuck Chang"], "year": 2018, "MAG papers": [{"PaperId": 2792735738, "PaperTitle": "aging management using a reconfigurable switch network for arrays of nonideal power cells", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"soongsil university": 1.0, "kaist": 1.0, "seoul national university": 2.0, "sk group": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals.", "DBLP authors": ["Mohammad Fardad", "Sayed Masoud Sayedi", "Ehsan Yazdian"], "year": 2018, "MAG papers": [{"PaperId": 2792759593, "PaperTitle": "hardware implementation of iterative method with adaptive thresholding for random sampling recovery of sparse signals", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"isfahan university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator.", "DBLP authors": ["Md. Hasanuzzaman", "Bahareh Ghane Motlagh", "Fay\u00e7al Mouna\u00efm", "Ahmad Hassan", "Rabin Raut", "Mohamad Sawan"], "year": 2018, "MAG papers": [{"PaperId": 2793149949, "PaperTitle": "toward an energy efficient high voltage compliant visual intracortical multichannel stimulator", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"concordia university": 1.0, "ecole polytechnique de montreal": 5.0}}], "source": "ES"}, {"DBLP title": "A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application.", "DBLP authors": ["Qiong Wei Low", "Mi Zhou", "Liter Siek"], "year": 2018, "MAG papers": [{"PaperId": 2791513195, "PaperTitle": "a single stage direct conversion ac dc converter for inductively powered application", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "A New Fast-Response Current-Mode Buck Converter With Improved I2-Controlled Techniques.", "DBLP authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jianhan Chen", "Yi-Tsen Ku", "Cheng-Chieh Yu"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits.", "DBLP authors": ["Hsueh-Ling Yu", "Yih-Lang Li", "Tzu-Yi Liao", "Tianchen Wang", "Shu-Fei Tsai", "Yiyu Shi"], "year": 2018, "MAG papers": [{"PaperId": 2792641957, "PaperTitle": "fast and accurate emissivity and absolute temperature maps measurement for integrated circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"industrial technology research institute": 2.0, "university of notre dame": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications.", "DBLP authors": ["Thinh Hung Pham", "A. Prasad Vinod", "A. S. Madhukumar"], "year": 2018, "MAG papers": [{"PaperId": 2784374620, "PaperTitle": "a hardware efficient synchronization in l dacs1 for aeronautical communications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique.", "DBLP authors": ["Zhao Zhang", "Jincheng Yang", "Liyuan Liu", "Peng Feng", "Jian Liu", "Nanjian Wu"], "year": 2018, "MAG papers": [{"PaperId": 2792720348, "PaperTitle": "a 0 9 2 25 ghz sub 0 2 mw ghz compact low voltage low power hybrid digital pll with loop bandwidth tracking technique", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems.", "DBLP authors": ["Yu-Kai Tsai", "Yi-Keng Hsieh", "Hung-Yu Tsai", "Huan-Sheng Chen", "Liang-Hung Lu"], "year": 2018, "MAG papers": [{"PaperId": 2790037309, "PaperTitle": "a concurrent dual band and dual mode frequency synthesizer for radar systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits.", "DBLP authors": ["Dong Wang", "Pak Kwong Chan"], "year": 2018, "MAG papers": [{"PaperId": 2792583625, "PaperTitle": "an electrical model for nanometer cmos device stress effect in design and simulation of analog reference circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method.", "DBLP authors": ["Chase Cook", "Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "Sheldon X.-D. Tan"], "year": 2018, "MAG papers": [{"PaperId": 2792413301, "PaperTitle": "fast electromigration stress evolution analysis for interconnect trees using krylov subspace method", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california riverside": 3.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "A Source and Channel Coding Approach for Improving Flash Memory Endurance.", "DBLP authors": ["J\u00fcrgen Freudenberger", "Mohammed Rajab", "Sergo Shavgulidze"], "year": 2018, "MAG papers": [{"PaperId": 2790635268, "PaperTitle": "a source and channel coding approach for improving flash memory endurance", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgian technical university": 1.0}}], "source": "ES"}, {"DBLP title": "Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications.", "DBLP authors": ["Jing Guo", "Lei Zhu", "Yu Sun", "Huiliang Cao", "Hai Huang", "Tianqi Wang", "Chunhua Qi", "Rongsheng Zhang", "Xuebing Cao", "Liyi Xiao", "Zhigang Mao"], "year": 2018, "MAG papers": [{"PaperId": 2784101586, "PaperTitle": "design of area efficient and highly reliable rhbd 10t memory cell for aerospace applications", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"harbin institute of technology": 6.0, "harbin university of science and technology": 1.0, "north university of china": 2.0, "qiqihar university": 1.0}}], "source": "ES"}, {"DBLP title": "High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure.", "DBLP authors": ["Wei Mao", "Yongfu Li", "Chun-Huat Heng", "Yong Lian"], "year": 2018, "MAG papers": [{"PaperId": 2790666456, "PaperTitle": "high dynamic performance current steering dac design with nested segment structure", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"york university": 1.0, "national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Current Optimized Coset Coding for Efficient RRAM Programming.", "DBLP authors": ["Supriya Chakraborty", "Tinish Bhattacharya", "Manan Suri"], "year": 2018, "MAG papers": [{"PaperId": 2790902653, "PaperTitle": "current optimized coset coding for efficient rram programming", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Contactless Testing for Prebond Interposers.", "DBLP authors": ["Kai-Hsiang Hsu", "Yung-Chih Chen", "You-Luen Lee", "Shih-Chieh Chang"], "year": 2018, "MAG papers": [{"PaperId": 2789752821, "PaperTitle": "contactless testing for prebond interposers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yuan ze university": 1.0, "national tsing hua university": 2.0, "tsmc": 1.0}}], "source": "ES"}, {"DBLP title": "All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate.", "DBLP authors": ["Dong-Hoon Jung", "Kyungho Ryu", "Jung-Hyun Park", "Seong-Ook Jung"], "year": 2018, "MAG papers": [{"PaperId": 2790711866, "PaperTitle": "all digital process variation calibrated timing generator for ate with 1 95 ps resolution and maximum 1 2 ghz test rate", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks.", "DBLP authors": ["Biswajit Bhowmik", "Santosh Biswas", "Jatindra Kumar Deka", "Bhargab B. Bhattacharya"], "year": 2018, "MAG papers": [{"PaperId": 2792372983, "PaperTitle": "reliability aware test methodology for detecting short channel faults in on chip networks", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology guwahati": 3.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "Symmetric 2-D-Memory Access to Multidimensional Data.", "DBLP authors": ["Sumitha George", "Xueqing Li", "Minli Julie Liao", "Kaisheng Ma", "Srivatsa Rangachar Srinivasa", "Karthik Mohan", "Ahmedullah Aziz", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "year": 2018, "MAG papers": [{"PaperId": 2790748954, "PaperTitle": "symmetric 2 d memory access to multidimensional data", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"pennsylvania state university": 10.0}}], "source": "ES"}, {"DBLP title": "Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs.", "DBLP authors": ["Leila Bagheriye", "Siroos Toofan", "Roghayeh Saeidi", "Farshad Moradi"], "year": 2018, "MAG papers": [{"PaperId": 2793045952, "PaperTitle": "offset compensated high speed sense amplifier for stt mrams", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"aarhus university": 1.0, "university of zanjan": 2.0}}], "source": "ES"}, {"DBLP title": "Performance and Energy-Efficient Design of STT-RAM Last-Level Cache.", "DBLP authors": ["Fazal Hameed", "Asif Ali Khan", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2018, "MAG papers": [{"PaperId": 2793767356, "PaperTitle": "performance and energy efficient design of stt ram last level cache", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Reliable Strong PUF Based on Switched-Capacitor Circuit.", "DBLP authors": ["Zhangqing He", "Meilin Wan", "Jie Deng", "Chuang Bai", "Kui Dai"], "year": 2018, "MAG papers": [{"PaperId": 2794399370, "PaperTitle": "a reliable strong puf based on switched capacitor circuit", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"hubei university of technology": 2.0, "hubei university": 1.0, "harbin engineering university": 1.0, "changsha university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System.", "DBLP authors": ["Fatemeh Tehranipoor", "Paul A. Wortman", "Nima Karimian", "Wei Yan", "John A. Chandy"], "year": 2018, "MAG papers": [{"PaperId": 2793181371, "PaperTitle": "dvft a lightweight solution for power supply noise based trng using dynamic voltage feedback tuning system", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of connecticut": 4.0, "san francisco state university": 1.0}}], "source": "ES"}, {"DBLP title": "Stream Processing Dual-Track CGRA for Object Inference.", "DBLP authors": ["Xitian Fan", "Di Wu", "Wei Cao", "Wayne Luk", "Lingli Wang"], "year": 2018, "MAG papers": [{"PaperId": 2792626659, "PaperTitle": "stream processing dual track cgra for object inference", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"fudan university": 4.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "A Simple Yet Efficient Accuracy-Configurable Adder Design.", "DBLP authors": ["Wenbin Xu", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2018, "MAG papers": [{"PaperId": 2791192181, "PaperTitle": "a simple yet efficient accuracy configurable adder design", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of minnesota": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells.", "DBLP authors": ["Jun Liu", "Beomsoo Park", "Marino De Jesus Guzman", "Ahmed Fahmy", "Taewook Kim", "Nima Maghari"], "year": 2018, "MAG papers": [{"PaperId": 2792295266, "PaperTitle": "a fully synthesized 77 db sfdr reprogrammable srmc filter using digital standard cells", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of florida": 6.0}}], "source": "ES"}, {"DBLP title": "Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes.", "DBLP authors": ["Chung-Shiang Wu", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2018, "MAG papers": [{"PaperId": 2792749758, "PaperTitle": "clocked hysteresis control scheme with power law frequency scaling in buck converter to improve light load efficiency for iot sensor nodes", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction.", "DBLP authors": ["Dong-Soo Lee", "Sung-Jin Kim", "Donggyu Kim", "YoungGun Pu", "Sang-Sun Yoo", "Minjae Lee", "Keum-Cheol Hwang", "Youngoo Yang", "Kang-Yoon Lee"], "year": 2018, "MAG papers": [{"PaperId": 2793065737, "PaperTitle": "a design of fast settling low power 4 19 mhz real time clock generator with temperature compensation and 15 db noise reduction", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sungkyunkwan university": 7.0, "pyeongtaek university": 1.0, "gwangju institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy.", "DBLP authors": ["Donghwa Shin", "Massimo Poncino", "Enrico Macii"], "year": 2018, "MAG papers": [{"PaperId": 2796822464, "PaperTitle": "thermal management of batteries using supercapacitor hybrid architecture with idle period insertion strategy", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of turin": 2.0, "soongsil university": 1.0}}], "source": "ES"}, {"DBLP title": "A 1-Gb/s 6-10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation.", "DBLP authors": ["Yutong Ying", "Xuefei Bai", "Fujiang Lin"], "year": 2018, "MAG papers": [{"PaperId": 2791455805, "PaperTitle": "a 1 gb s 6 10 ghz filterless pulsed uwb transmitter with symmetrical waveform analysis and generation", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of science and technology of china": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators.", "DBLP authors": ["Shanker Shreejith", "Libin K. Mathew", "A. Prasad Vinod", "Suhaib A. Fahmy"], "year": 2018, "MAG papers": [{"PaperId": 2792898285, "PaperTitle": "efficient spectrum sensing for aeronautical ldacs using low power correlators", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of warwick": 2.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications.", "DBLP authors": ["John S. Mincey", "Eric C. Su", "Jos\u00e9 Silva-Mart\u00ednez", "Christopher T. Rodenbeck"], "year": 2018, "MAG papers": [{"PaperId": 2792038912, "PaperTitle": "a 128 tap highly tunable cmos if finite impulse response filter for pulsed radar applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 3.0, "sandia national laboratories": 1.0}}], "source": "ES"}, {"DBLP title": "VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits.", "DBLP authors": ["Georgios Zervakis", "Fotios Ntouskas", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2018, "MAG papers": [{"PaperId": 2790201018, "PaperTitle": "vossim a framework for enabling fast voltage overscaling simulation for approximate computing circuits", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national technical university of athens": 5.0}}], "source": "ES"}, {"DBLP title": "High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators.", "DBLP authors": ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"], "year": 2018, "MAG papers": [{"PaperId": 2796243679, "PaperTitle": "high performance architecture using fast dynamic reconfigurable accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring.", "DBLP authors": ["Govinda Sannena", "Bishnu Prasad Das"], "year": 2018, "MAG papers": [{"PaperId": 2796387454, "PaperTitle": "low overhead warning flip flop based on charge sharing for timing slack monitoring", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology roorkee": 2.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Mechanism for Designing Efficient Snoop Filters.", "DBLP authors": ["Cheng-Hung Lin", "Sze-Chen Cho", "Shih-Chieh Chang"], "year": 2018, "MAG papers": [{"PaperId": 2794306752, "PaperTitle": "an adaptive mechanism for designing efficient snoop filters", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations.", "DBLP authors": ["Jaemin Kim", "Donkyu Baek", "Caiwen Ding", "Sheng Lin", "Donghwa Shin", "Xue Lin", "Yanzhi Wang", "Youngjin Cho", "Sang Hyun Park", "Naehyuck Chang"], "year": 2018, "MAG papers": [{"PaperId": 2796429977, "PaperTitle": "dynamic reconfiguration of thermoelectric generators for vehicle radiators energy harvesting under location dependent temperature variations", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kaist": 3.0, "seoul national university": 1.0, "syracuse university": 3.0, "soongsil university": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization.", "DBLP authors": ["Hayate Okuhara", "Akram Ben Ahmed", "Johannes Maximilian K\u00fchn", "Hideharu Amano"], "year": 2018, "MAG papers": [{"PaperId": 2790929500, "PaperTitle": "asymmetric body bias control with low power fd soi technologies modeling and power optimization", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"keio university": 4.0}}], "source": "ES"}, {"DBLP title": "A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM.", "DBLP authors": ["Yu Lei", "Houpeng Chen", "Xiaoyun Li", "Xi Li", "Qian Wang", "Qi Zhang", "Jie Miao", "Zhitang Song"], "year": 2018, "MAG papers": [{"PaperId": 2795313161, "PaperTitle": "a changing reference parasitic matching sensing circuit for 3 d vertical rram", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 8.0}}], "source": "ES"}, {"DBLP title": "A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory.", "DBLP authors": ["Xiaowei Chen", "Seyed Alireza Pourbakhsh", "Jingyan Fu", "Na Gong", "Jinhui Wang"], "year": 2018, "MAG papers": [{"PaperId": 2794888201, "PaperTitle": "a novel hybrid delay unit based on dummy tsvs for 3 d on chip memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"north dakota state university": 5.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System.", "DBLP authors": ["Manqing Mao", "Shimeng Yu", "Chaitali Chakrabarti"], "year": 2018, "MAG papers": [{"PaperId": 2794799715, "PaperTitle": "design and analysis of energy efficient and reliable 3 d reram cross point array system", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression.", "DBLP authors": ["Yinqi Tang", "Naveen Verma"], "year": 2018, "MAG papers": [{"PaperId": 2790984575, "PaperTitle": "energy efficient pedestrian detection system exploiting statistical error compensation for lossy memory data compression", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method.", "DBLP authors": ["Hao Zhou", "Hengliang Zhu", "Tao Cui", "David Z. Pan", "Dian Zhou", "Xuan Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2794174494, "PaperTitle": "thermal stress and reliability analysis of tsv based 3 d ics with a novel adaptive strategy finite element method", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"fudan university": 5.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences.", "DBLP authors": ["Siting Liu", "Jie Han"], "year": 2018, "MAG papers": [{"PaperId": 2794935685, "PaperTitle": "toward energy efficient stochastic circuits using parallel sobol sequences", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "Data Reuse Buffer Synthesis Using the Polyhedral Model.", "DBLP authors": ["Wim Meeus", "Dirk Stroobandt"], "year": 2018, "MAG papers": [{"PaperId": 2798183736, "PaperTitle": "data reuse buffer synthesis using the polyhedral model", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA.", "DBLP authors": ["Yufei Ma", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "year": 2018, "MAG papers": [{"PaperId": 2795915628, "PaperTitle": "optimizing the convolution operation to accelerate deep neural networks on fpga", "Year": 2018, "CitationCount": 112, "EstimatedCitation": 154, "Affiliations": {"arizona state university": 4.0}}], "source": "ES"}, {"DBLP title": "Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks.", "DBLP authors": ["Davide Bellizia", "Simone Bongiovanni", "Pietro Monsurr\u00f2", "Giuseppe Scotti", "Alessandro Trifiletti", "Francesco Bruno Trotta"], "year": 2018, "MAG papers": [{"PaperId": 2794952452, "PaperTitle": "secure double rate registers as an rtl countermeasure against power analysis attacks", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"sapienza university of rome": 6.0}}], "source": "ES"}, {"DBLP title": "On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques.", "DBLP authors": ["Claude Thibeault", "Ghyslain Gagnon"], "year": 2018, "MAG papers": [{"PaperId": 2795632034, "PaperTitle": "on the analysis and the mitigation of power supply noise and power distribution network impedance variation for scan based delay testing techniques", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole de technologie superieure": 2.0}}], "source": "ES"}, {"DBLP title": "A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation.", "DBLP authors": ["Chun-Hsing Li", "Wei-Min Wu"], "year": 2018, "MAG papers": [{"PaperId": 2791369209, "PaperTitle": "a balunless frequency multiplier with differential output by current flow manipulation", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm.", "DBLP authors": ["Lei Wang", "Chundong Wu", "Lisong Feng", "Alan Chang", "Yong Lian"], "year": 2018, "MAG papers": [{"PaperId": 2792207120, "PaperTitle": "a low power forward and reverse body bias generator in cmos 40 nm", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"nxp semiconductors": 4.0, "york university": 1.0}}], "source": "ES"}, {"DBLP title": "A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator.", "DBLP authors": ["Xiaobai Chen", "Zhiyi Yu"], "year": 2018, "MAG papers": [{"PaperId": 2795152988, "PaperTitle": "a flexible and energy efficient convolutional neural network acceleration with dedicated isa and accelerator", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "SiMT-DSP: A Massively Multithreaded DSP Architecture.", "DBLP authors": ["Ben Perach", "Shlomo Weiss"], "year": 2018, "MAG papers": [{"PaperId": 2799941789, "PaperTitle": "simt dsp a massively multithreaded dsp architecture", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technion israel institute of technology": 1.0, "tel aviv university": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel and Serial Computation in Nanomagnet Logic: An Overview.", "DBLP authors": ["Davide Giri", "Giovanni Causapruno", "Fabrizio Riente"], "year": 2018, "MAG papers": [{"PaperId": 2800483444, "PaperTitle": "parallel and serial computation in nanomagnet logic an overview", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 2.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance.", "DBLP authors": ["Thierry Bonnoit", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2018, "MAG papers": [{"PaperId": 2797799277, "PaperTitle": "reducing rollback cost in vlsi circuits to improve fault tolerance", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "A Voltage-Time Model for Memristive Devices.", "DBLP authors": ["Nicola Lupo", "Edoardo Bonizzoni", "Eduardo P\u00e9rez", "Christian Wenger", "Franco Maloberti"], "year": 2018, "MAG papers": [{"PaperId": 2801005785, "PaperTitle": "a voltage time model for memristive devices", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of pavia": 3.0, "innovations for high performance microelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Transmission Coefficient Matrix Modeling of Spin-Torque-Based $n$ -Qubit Architecture.", "DBLP authors": ["Anant Kulkarni", "Sanjay Prajapati", "Brajesh Kumar Kaushik"], "year": 2018, "MAG papers": [{"PaperId": 2807640752, "PaperTitle": "transmission coefficient matrix modeling of spin torque based n qubit architecture", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology roorkee": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Sorting Network Circuits Using Unary Processing.", "DBLP authors": ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan"], "year": 2018, "MAG papers": [{"PaperId": 2802559652, "PaperTitle": "low cost sorting network circuits using unary processing", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates.", "DBLP authors": ["Hamed Naseri", "Somayeh Timarchi"], "year": 2018, "MAG papers": [{"PaperId": 2803057706, "PaperTitle": "low power and fast full adder by exploring new xor and xnor gates", "Year": 2018, "CitationCount": 56, "EstimatedCitation": 83, "Affiliations": {"shahid beheshti university": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural Impacts of RFiop: RF to Address I/O Pad and Memory Controller Scalability.", "DBLP authors": ["Mario Donato Marino"], "year": 2018, "MAG papers": [{"PaperId": 2800429402, "PaperTitle": "architectural impacts of rfiop rf to address i o pad and memory controller scalability", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"leeds beckett university": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Anirudh Iyengar", "Swaroop Ghosh"], "year": 2018, "MAG papers": [{"PaperId": 2799980032, "PaperTitle": "novel magnetic burn in for retention and magnetic tolerance testing of sttram", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Boosting NVDIMM Performance With a Lightweight Caching Algorithm.", "DBLP authors": ["Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2018, "MAG papers": [{"PaperId": 2799736822, "PaperTitle": "boosting nvdimm performance with a lightweight caching algorithm", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Racetrack Queues for Extremely Low-Energy FIFOs.", "DBLP authors": ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "MAG papers": [{"PaperId": 2796308399, "PaperTitle": "racetrack queues for extremely low energy fifos", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique.", "DBLP authors": ["Daiguo Xu", "Lei Qiu", "Zhengping Zhang", "Tao Liu", "Lu Liu", "Kairang Chen", "Shiliu Xu"], "year": 2018, "MAG papers": [{"PaperId": 2801227755, "PaperTitle": "a linearity improved 8 bit 320 ms s sar adc with metastability immunity technique", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of electronic science and technology of china": 3.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With $I/Q$ Mismatch Calibration in 65-nm CMOS.", "DBLP authors": ["Shunli Ma", "Ning Li", "Junyan Ren"], "year": 2018, "MAG papers": [{"PaperId": 2796021654, "PaperTitle": "a 5 to 8 ghz wideband miniaturized dielectric spectroscopy chip with i q mismatch calibration in 65 nm cmos", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"fudan university": 3.0}}], "source": "ES"}, {"DBLP title": "An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\\mu$ W Peak Output Power for Health Monitoring Applications.", "DBLP authors": ["Zemin Liu", "Yu-Pin Hsu", "Bassem Fahs", "Mona Mostafa Hella"], "year": 2018, "MAG papers": [{"PaperId": 2802481294, "PaperTitle": "an rf dc converter ic with on chip adaptive impedance matching and 307 mu w peak output power for health monitoring applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rensselaer polytechnic institute": 4.0}}], "source": "ES"}, {"DBLP title": "Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method.", "DBLP authors": ["Qiang Liu", "Jia Liu", "Ruoyu Sang", "Jiajun Li", "Tao Zhang", "Qijun Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2800329759, "PaperTitle": "fast neural network training on fpga using quasi newton optimization method", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"tianjin university": 6.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint.", "DBLP authors": ["Xin Zhan", "Joseph Riad", "Peng Li", "Edgar S\u00e1nchez-Sinencio"], "year": 2018, "MAG papers": [{"PaperId": 2796053026, "PaperTitle": "design space exploration of distributed on chip voltage regulation under stability constraint", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy.", "DBLP authors": ["Yan Li", "Yufeng Li", "Jie Han", "Jianhao Hu", "Fan Yang", "Xuan Zeng", "Bruce F. Cockburn", "Jie Chen"], "year": 2018, "MAG papers": [{"PaperId": 2796256231, "PaperTitle": "feedback based low power soft error tolerant design for dual modular redundancy", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of alberta": 4.0, "fudan university": 2.0, "university of electronic science and technology of china": 2.0}}], "source": "ES"}, {"DBLP title": "ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition.", "DBLP authors": ["Mehdi Safarpour", "Reza Inanlou", "Mostafa Charmi", "Omid Shoaei", "Olli Silv\u00e9n"], "year": 2018, "MAG papers": [{"PaperId": 2799773503, "PaperTitle": "adc assisted random sampler architecture for efficient sparse signal acquisition", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tehran": 2.0, "university of oulu": 2.0, "university of zanjan": 1.0}}], "source": "ES"}, {"DBLP title": "Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder.", "DBLP authors": ["Ayad Dalloo", "Ardalan Najafi", "Alberto Garc\u00eda Ortiz"], "year": 2018, "MAG papers": [{"PaperId": 2801205959, "PaperTitle": "systematic design of an approximate adder the optimized lower part constant or adder", "Year": 2018, "CitationCount": 46, "EstimatedCitation": 60, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "High-Density SOT-MRAM Based on Shared Bitline Structure.", "DBLP authors": ["Yeongkyo Seo", "Kaushik Roy"], "year": 2018, "MAG papers": [{"PaperId": 2799482983, "PaperTitle": "high density sot mram based on shared bitline structure", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Approximate Sum-of-Products Designs Based on Distributed Arithmetic.", "DBLP authors": ["Suganthi Venkatachalam", "Seok-Bum Ko"], "year": 2018, "MAG papers": [{"PaperId": 2798000764, "PaperTitle": "approximate sum of products designs based on distributed arithmetic", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of saskatchewan": 2.0}}], "source": "ES"}, {"DBLP title": "A DfT Insertion Methodology to Scannable Q-Flop Elements.", "DBLP authors": ["Leonardo Rezende Juracy", "Matheus T. Moreira", "Felipe A. Kuentzer", "Alexandre M. Amory"], "year": 2018, "MAG papers": [{"PaperId": 2802666948, "PaperTitle": "a dft insertion methodology to scannable q flop elements", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization.", "DBLP authors": ["Ye Zhang", "Wenlong Lyu", "Wai-Shing Luk", "Fan Yang", "Hai Zhou", "Dian Zhou", "David Z. Pan", "Xuan Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2804592329, "PaperTitle": "cut redistribution and insertion for advanced 1 d layout design via network flow optimization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 8.0}}], "source": "ES"}, {"DBLP title": "Application and Product-Volume-Specific Customization of BEOL Metal Pitch.", "DBLP authors": ["Samuel N. Pagliarini", "Mehmet Meric Isgenc", "Mayler G. A. Martins", "Lawrence T. Pileggi"], "year": 2018, "MAG papers": [{"PaperId": 2801941371, "PaperTitle": "application and product volume specific customization of beol metal pitch", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Single-Chip Design for Intelligent Surveillance System.", "DBLP authors": ["Tsung-Han Tsai", "Shih-Wei Chen"], "year": 2018, "MAG papers": [{"PaperId": 2804419901, "PaperTitle": "single chip design for intelligent surveillance system", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Duty-Cycle-Based Controlled Physical Unclonable Function.", "DBLP authors": ["Mahmood J. Azhar", "Fathi Amsaad", "Sel\u00e7uk K\u00f6se"], "year": 2018, "MAG papers": [{"PaperId": 2804554607, "PaperTitle": "duty cycle based controlled physical unclonable function", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "A Two-Dimensional Associative Processor.", "DBLP authors": ["Hasan Erdem Yantir", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2018, "MAG papers": [{"PaperId": 2803022042, "PaperTitle": "a two dimensional associative processor", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors.", "DBLP authors": ["Jinyang Li", "Yongpan Liu", "Hehe Li", "Zhe Yuan", "Chenchen Fu", "Jinshan Yue", "Xiaoyu Feng", "Chun Jason Xue", "Jingtong Hu", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2802857080, "PaperTitle": "path performance aware task scheduling for energy harvesting nonvolatile processors", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 6.0, "city university of hong kong": 2.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions.", "DBLP authors": ["Nguyen Van Toan", "Dam Minh Tung", "Jeong-Gun Lee"], "year": 2018, "MAG papers": [{"PaperId": 2801017137, "PaperTitle": "analysis of clock scheduling in frequency domain for digital switching noise suppressions", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hallym university": 3.0}}], "source": "ES"}, {"DBLP title": "Reusing Trace Buffers as Victim Caches.", "DBLP authors": ["Neetu Jindal", "Preeti Ranjan Panda", "Smruti R. Sarangi"], "year": 2018, "MAG papers": [{"PaperId": 2800714639, "PaperTitle": "reusing trace buffers as victim caches", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institutes of technology": 3.0}}], "source": "ES"}, {"DBLP title": "GPU NTC Process Variation Compensation With Voltage Stacking.", "DBLP authors": ["Rafael Trapani Possignolo", "Elnaz Ebrahimi", "Ehsan K. Ardestani", "Alamelu Sankaranarayanan", "Jos\u00e9 Luis Briz", "Jose Renau"], "year": 2018, "MAG papers": [{"PaperId": 2809435835, "PaperTitle": "gpu ntc process variation compensation with voltage stacking", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california santa cruz": 5.0, "university of zaragoza": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption.", "DBLP authors": ["Jheng-Hao Ye", "Ming-Der Shieh"], "year": 2018, "MAG papers": [{"PaperId": 2802574299, "PaperTitle": "low complexity vlsi design of large integer multipliers for fully homomorphic encryption", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating Convolutional Neural Network With FFT on Embedded Hardware.", "DBLP authors": ["Tahmid Abtahi", "Colin Shea", "Amey M. Kulkarni", "Tinoosh Mohsenin"], "year": 2018, "MAG papers": [{"PaperId": 2808739938, "PaperTitle": "accelerating convolutional neural network with fft on embedded hardware", "Year": 2018, "CitationCount": 51, "EstimatedCitation": 62, "Affiliations": {"university of maryland baltimore county": 4.0}}], "source": "ES"}, {"DBLP title": "Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2018, "MAG papers": [{"PaperId": 2800728462, "PaperTitle": "algorithm and vlsi architecture design of proportionate type lms adaptive filters for sparse system identification", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing.", "DBLP authors": ["Hong Zhang", "Junqiang Sun", "Jie Zhang", "Ruizhi Zhang", "Anthony Chan Carusone"], "year": 2018, "MAG papers": [{"PaperId": 2804625592, "PaperTitle": "a low power pipelined sar adc using boosted bucket brigade device for residue charge processing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"xi an jiaotong university": 4.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC.", "DBLP authors": ["Kenichi Ohhata", "Daiki Hayakawa", "Kenji Sewaki", "Kento Imayanagida", "Kouki Ueno", "Yuuki Sonoda", "Kenichiro Muroya"], "year": 2018, "MAG papers": [{"PaperId": 2799388477, "PaperTitle": "a 900 mhz 3 5 mw 8 bit pipelined subranging adc combining flash adc and tdc", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kagoshima university": 7.0}}], "source": "ES"}, {"DBLP title": "Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing.", "DBLP authors": ["Moataz Abdelfattah", "Gordon W. Roberts"], "year": 2018, "MAG papers": [{"PaperId": 2800495166, "PaperTitle": "cascade and lc ladder based filter realizations using synchronous time mode signal processing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices.", "DBLP authors": ["JuHyung Hong", "Sangwoo Han", "Young Min Park", "Eui-Young Chung"], "year": 2018, "MAG papers": [{"PaperId": 2801095972, "PaperTitle": "ics interrupt based channel sneaking for maximally exploiting die level parallelism of nand flash based storage devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits.", "DBLP authors": ["Cecilia Gimeno", "David Bol", "Denis Flandre"], "year": 2018, "MAG papers": [{"PaperId": 2802875048, "PaperTitle": "multilevel half rate phase detector for clock and data recovery circuits", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"universite catholique de louvain": 3.0}}], "source": "ES"}, {"DBLP title": "Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion.", "DBLP authors": ["Meysam Akbari", "Omid Hashemipour", "Farshad Moradi"], "year": 2018, "MAG papers": [{"PaperId": 2804147079, "PaperTitle": "input offset estimation of cmos integrated circuits in weak inversion", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"shahid beheshti university": 2.0, "aarhus university": 1.0}}], "source": "ES"}, {"DBLP title": "An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs.", "DBLP authors": ["Dennis R. E. Gnad", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2884598006, "PaperTitle": "an experimental evaluation and analysis of transient voltage fluctuations in fpgas", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Novel Feature Selection Algorithm for Thermal Prediction Model.", "DBLP authors": ["Javad Mohebbi Najm Abad", "Ali Soleimani"], "year": 2018, "MAG papers": [{"PaperId": 2810394144, "PaperTitle": "novel feature selection algorithm for thermal prediction model", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of shahrood": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors.", "DBLP authors": ["Fatemeh Refan", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2018, "MAG papers": [{"PaperId": 2806520320, "PaperTitle": "scalable symbolic simulation based automatic correction of modern processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Electromigration- and Parasitic-Aware ILP-Based Analog Router.", "DBLP authors": ["Mohammad Torabi", "Lihong Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2808261674, "PaperTitle": "electromigration and parasitic aware ilp based analog router", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"memorial university of newfoundland": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid Monolithic 3-D IC Floorplanner.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2018, "MAG papers": [{"PaperId": 2805634098, "PaperTitle": "hybrid monolithic 3 d ic floorplanner", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches.", "DBLP authors": ["Sukarn Agarwal", "Hemangee K. Kapoor"], "year": 2018, "MAG papers": [{"PaperId": 2805375037, "PaperTitle": "reuse distance aware write intensity prediction of dataless entries for energy efficient hybrid caches", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications.", "DBLP authors": ["Xian Li", "Karthi Duraisamy", "Paul Bogdan", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2018, "MAG papers": [{"PaperId": 2809464985, "PaperTitle": "scalable network on chip architectures for brain machine interface applications", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"washington state university": 4.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS.", "DBLP authors": ["Mario Milicevic", "P. Glenn Gulak"], "year": 2018, "MAG papers": [{"PaperId": 2808558511, "PaperTitle": "a multi gb s frame interleaved ldpc decoder with path unrolled message passing in 28 nm cmos", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits.", "DBLP authors": ["Tian Wang", "Xiaoxin Cui", "Yewen Ni", "Dunshan Yu", "Xiaole Cui"], "year": 2018, "MAG papers": [{"PaperId": 2808908953, "PaperTitle": "evaluation of dynamic adjusting threshold voltage scheme for low power finfet circuits", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 5.0}}], "source": "ES"}, {"DBLP title": "A Single-Chip 4K 60-fps 4: 2: 2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K.", "DBLP authors": ["Takayuki Onishi", "Takashi Sano", "Yukikuni Nishida", "Kazuya Yokohari", "Ken Nakamura", "Koyo Nitta", "Kimiko Kawashima", "Jun Okamoto", "Naoki Ono", "Atsushi Sagata", "Hiroe Iwasaki", "Mitsuo Ikeda", "Atsushi Shimizu"], "year": 2018, "MAG papers": [{"PaperId": 2809653649, "PaperTitle": "a single chip 4k 60 fps 4 2 2 hevc video encoder lsi employing efficient motion estimation and mode decision framework with scalability to 8k", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nippon telegraph and telephone": 12.0}}], "source": "ES"}, {"DBLP title": "A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue.", "DBLP authors": ["Imad Benacer", "Fran\u00e7ois-Raymond Boyer", "Yvon Savaria"], "year": 2018, "MAG papers": [{"PaperId": 2807689278, "PaperTitle": "a fast single instruction multiple data scalable priority queue", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique de montreal": 3.0}}], "source": "ES"}, {"DBLP title": "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition.", "DBLP authors": ["Xiaowen Chen", "Yuanwu Lei", "Zhonghai Lu", "Shuming Chen"], "year": 2018, "MAG papers": [{"PaperId": 2811162328, "PaperTitle": "a variable size fft hardware accelerator based on matrix transposition", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"royal institute of technology": 1.0, "national university of defense technology": 3.0}}], "source": "ES"}, {"DBLP title": "A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC.", "DBLP authors": ["Waleed El-Halwagy", "Pedram Mousavi", "Masum Hossain"], "year": 2018, "MAG papers": [{"PaperId": 2883155983, "PaperTitle": "a 100 ms s 5 gs s 13 5 bit nyquist rate reconfigurable time domain adc", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of alberta": 3.0}}], "source": "ES"}, {"DBLP title": "A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS.", "DBLP authors": ["Jian Luo", "Jing Li", "Ning Ning", "Yang Liu", "Qi Yu"], "year": 2018, "MAG papers": [{"PaperId": 2810082459, "PaperTitle": "a 0 9 v 12 bit 100 ms s 14 6 fj conversion step sar adc in 40 nm cmos", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of electronic science and technology of china": 5.0}}], "source": "ES"}, {"DBLP title": "A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme.", "DBLP authors": ["Yung-Hui Chung", "Chia-Wei Yen", "Pei-Kang Tsai", "Bo-Wei Chen"], "year": 2018, "MAG papers": [{"PaperId": 2810353230, "PaperTitle": "a 12 bit 40 ms s sar adc with a fast binary window dac switching scheme", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"industrial technology research institute": 2.0, "national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation.", "DBLP authors": ["Susie Kim", "Seung-In Na", "Youngtae Yang", "Suhwan Kim"], "year": 2018, "MAG papers": [{"PaperId": 2807618466, "PaperTitle": "a 2 mhz bw 82 db dr continuous time delta sigma modulator with a capacitor based voltage dac for eld compensation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding.", "DBLP authors": ["Travis E. Schulze", "Daryl G. Beetner", "Yiyu Shi", "Kevin A. Kwiat", "Charles A. Kamhoua"], "year": 2018, "MAG papers": [{"PaperId": 2811512169, "PaperTitle": "combating data leakage trojans in commercial and asic applications with time division multiplexing and random encoding", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"missouri university of science and technology": 2.0, "united states army research laboratory": 1.0, "university of notre dame": 1.0}}], "source": "ES"}, {"DBLP title": "Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery.", "DBLP authors": ["Alec Roelke", "Mircea R. Stan"], "year": 2018, "MAG papers": [{"PaperId": 2805083071, "PaperTitle": "controlling the reliability of sram pufs with directed nbti aging and recovery", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability.", "DBLP authors": ["Lawrence T. Clark", "Sai Bharadwaj Medapuram", "Divya Kiran Kadiyala"], "year": 2018, "MAG papers": [{"PaperId": 2806185338, "PaperTitle": "sram circuits for true random number generation using intrinsic bit instability", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Power High-Speed Comparator for Precise Applications.", "DBLP authors": ["Ata Khorami", "Mohammad Sharifkhani"], "year": 2018, "MAG papers": [{"PaperId": 2804295995, "PaperTitle": "a low power high speed comparator for precise applications", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices.", "DBLP authors": ["Kyoohyun Noh", "Judy M. Amanor-Boadu", "Minglei Zhang", "Edgar S\u00e1nchez-Sinencio"], "year": 2018, "MAG papers": [{"PaperId": 2808857108, "PaperTitle": "a 13 56 mhz cmos active rectifier with a voltage mode switched offset comparator for implantable medical devices", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "A Highly Efficient Composite Class-AB-AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads.", "DBLP authors": ["Shirin Pourashraf", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2018, "MAG papers": [{"PaperId": 2803950919, "PaperTitle": "a highly efficient composite class ab ab miller op amp with high gain and stable from 15 pf up to very large capacitive loads", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"new mexico state university": 2.0, "university of navarra": 1.0, "university of seville": 1.0}}], "source": "ES"}, {"DBLP title": "A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology.", "DBLP authors": ["Shila Shamsadini", "Igor M. Filanovsky", "Pedram Mousavi", "Kambiz Moez"], "year": 2018, "MAG papers": [{"PaperId": 2809145887, "PaperTitle": "a 60 ghz transmission line phase shifter using varactors and tunable inductors in 65 nm cmos technology", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of alberta": 4.0}}], "source": "ES"}, {"DBLP title": "Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review.", "DBLP authors": ["Ahmad Hassan", "Yvon Savaria", "Mohamad Sawan"], "year": 2018, "MAG papers": [{"PaperId": 2806161090, "PaperTitle": "electronics and packaging intended for emerging harsh environment applications a review", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ecole polytechnique de montreal": 3.0}}], "source": "ES"}, {"DBLP title": "From Design to Test: A High-Speed PRBS.", "DBLP authors": ["Kehan Zhu", "Vishal Saxena"], "year": 2018, "MAG papers": [{"PaperId": 2804447187, "PaperTitle": "from design to test a high speed prbs", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"boise state university": 1.0, "university of idaho": 1.0}}], "source": "ES"}, {"DBLP title": "DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis.", "DBLP authors": ["Riadul Islam", "Hany Ahmed Fahmy", "Ping-Yao Lin", "Matthew R. Guthaus"], "year": 2018, "MAG papers": [{"PaperId": 2806282611, "PaperTitle": "dcmcs highly robust low power differential current mode clocking and synthesis", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa cruz": 3.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design.", "DBLP authors": ["Zhengyu Chen", "Huanyu Wang", "Geng Xie", "Jie Gu"], "year": 2018, "MAG papers": [{"PaperId": 2810695532, "PaperTitle": "a comprehensive stochastic design methodology for hold timing resiliency in voltage scalable design", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications.", "DBLP authors": ["Joaquin Gracia-Moran", "Luis J. Saiz-Adalid", "Daniel Gil-Tomas", "Pedro J. Gil-Vicente"], "year": 2018, "MAG papers": [{"PaperId": 2805796447, "PaperTitle": "improving error correction codes for multiple cell upsets in space applications", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"polytechnic university of valencia": 4.0}}], "source": "ES"}, {"DBLP title": "A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing.", "DBLP authors": ["Lizheng Liu", "Yi Jin", "Yi Liu", "Ning Ma", "Yuxiang Huan", "Zhuo Zou", "Lirong Zheng"], "year": 2018, "MAG papers": [{"PaperId": 2810056767, "PaperTitle": "a design of autonomous error tolerant architectures for massively parallel computing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"fudan university": 5.0, "royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors.", "DBLP authors": ["Pengda Huang"], "year": 2018, "MAG papers": [{"PaperId": 2963246223, "PaperTitle": "study on a low complexity ecg compression scheme with two tier sensors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Selecting Functional Test Sequences for Defect Diagnosis.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "MAG papers": [{"PaperId": 2883267344, "PaperTitle": "selecting functional test sequences for defect diagnosis", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2018, "MAG papers": [{"PaperId": 2809625918, "PaperTitle": "beyond rail to rail compliant current sources for mismatch insensitive voltage to time conversion", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dalhousie university": 2.0}}], "source": "ES"}, {"DBLP title": "A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation.", "DBLP authors": ["Youngwoo Jo", "Hyojun Kim", "SeongHwan Cho"], "year": 2018, "MAG papers": [{"PaperId": 2810694659, "PaperTitle": "a 3 2 ghz supply noise insensitive pll using a gate voltage boosted source follower regulator and residual noise cancellation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization.", "DBLP authors": ["Lei Qiu", "Chuanshi Yang", "Keping Wang", "Yuanjin Zheng"], "year": 2018, "MAG papers": [{"PaperId": 2806888435, "PaperTitle": "a high speed 2 bit cycle sar adc with time domain quantization", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"nanyang technological university": 3.0, "southeast university": 1.0}}], "source": "ES"}, {"DBLP title": "Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell.", "DBLP authors": ["Robert Giterman", "Maoz Vicentowski", "Itamar Levi", "Yoav Weizman", "Osnat Keren", "Alexander Fish"], "year": 2018, "MAG papers": [{"PaperId": 2806210915, "PaperTitle": "leakage power attack resilient symmetrical 8t sram cell", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"bar ilan university": 6.0}}], "source": "ES"}, {"DBLP title": "A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair.", "DBLP authors": ["Yonghong Tao", "Andreas Hierlemann"], "year": 2018, "MAG papers": [{"PaperId": 2799441577, "PaperTitle": "a 15 channel 30 v neural stimulator for spinal cord repair", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "A 0.9-V 33.7-ppm/\u00b0C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT.", "DBLP authors": ["Lidan Wang", "Chenchang Zhan", "Junyao Tang", "Yang Liu", "Guofeng Li"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Trident: Comprehensive Choke Error Mitigation in NTC Systems.", "DBLP authors": ["Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2018, "MAG papers": [{"PaperId": 2888770718, "PaperTitle": "trident comprehensive choke error mitigation in ntc systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"utah state university": 3.0}}], "source": "ES"}, {"DBLP title": "Lifetime Reliability-Aware Digital Synthesis.", "DBLP authors": ["Shengyu Duan", "Mark Zwolinski", "Basel Halak"], "year": 2018, "MAG papers": [{"PaperId": 2899297761, "PaperTitle": "lifetime reliability aware digital synthesis", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving.", "DBLP authors": ["Yutaka Masuda", "Takao Onoye", "Masanori Hashimoto"], "year": 2018, "MAG papers": [{"PaperId": 2885160156, "PaperTitle": "activation aware slack assignment for time to failure extension and power saving", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"osaka university": 3.0}}], "source": "ES"}, {"DBLP title": "On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors.", "DBLP authors": ["Divya Pathak", "Ioannis Savidis"], "year": 2018, "MAG papers": [{"PaperId": 2885047507, "PaperTitle": "on chip power supply noise suppression through hyperabrupt junction varactors", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "In~Situ and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files.", "DBLP authors": ["Teng Yang", "Doyun Kim", "Jiangyi Li", "Peter R. Kinget", "Mingoo Seok"], "year": 2018, "MAG papers": [{"PaperId": 2899389806, "PaperTitle": "in situ and in field technique for monitoring and decelerating nbti in 6t sram register files", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "A Repair-for-Diagnosis Methodology for Logic Circuits.", "DBLP authors": ["Cheng-Hung Wu", "Sheng-Lin Lin", "Kuen-Jong Lee", "Sudhakar M. Reddy"], "year": 2018, "MAG papers": [{"PaperId": 2894441261, "PaperTitle": "a repair for diagnosis methodology for logic circuits", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"realtek": 1.0, "national cheng kung university": 2.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture.", "DBLP authors": ["Hamed Zandevakili", "Ali Mahani"], "year": 2018, "MAG papers": [{"PaperId": 2898635356, "PaperTitle": "a new asic structure with self repair capability using field programmable nanowire interconnect architecture", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shahid bahonar university of kerman": 2.0}}], "source": "ES"}, {"DBLP title": "Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area.", "DBLP authors": ["Guan-Cheng Wang", "Yan Zhu", "Chi-Hang Chan", "Seng-Pan U", "Rui Paulo Martins"], "year": 2018, "MAG papers": [{"PaperId": 2890739521, "PaperTitle": "gain error calibrations for two step adcs optimizations either in accuracy or chip area", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of macau": 5.0}}], "source": "ES"}, {"DBLP title": "A 0.9-nW, 101-Hz, and 46.3-\u00b5Vrms IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads.", "DBLP authors": ["Chutham Sawigun", "Surachoke Thanapitak"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme.", "DBLP authors": ["F. N. U. Juanda", "Wei Shu", "Joseph S. Chang"], "year": 2018, "MAG papers": [{"PaperId": 2883398075, "PaperTitle": "a calibration free dem free 8 bit 2 4 gs s single core digital to analog converter with a distributed biasing scheme", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation.", "DBLP authors": ["Youngwoo Ji", "Byungsub Kim", "Hong-June Park", "Jae-Yoon Sim"], "year": 2018, "MAG papers": [{"PaperId": 2899114861, "PaperTitle": "a study on bandgap reference circuit with leakage based ptat generation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pohang university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash.", "DBLP authors": ["Shuo-Han Chen", "Yen-Ting Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "MAG papers": [{"PaperId": 2898791640, "PaperTitle": "a progressive performance boosting strategy for 3 d charge trap nand flash", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tamkang university": 1.0, "national tsing hua university": 2.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures.", "DBLP authors": ["Makoto Yabuuchi", "Yasumasa Tsukamoto", "Hidehiro Fujiwara", "Miki Tanaka", "Shinji Tanaka", "Koji Nii"], "year": 2018, "MAG papers": [{"PaperId": 2892329555, "PaperTitle": "a 28 nm 1r1w two port 8t sram macro with screening circuitry against read disturbance and wordline coupling noise failures", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"renesas electronics": 6.0}}], "source": "ES"}, {"DBLP title": "Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM.", "DBLP authors": ["Shouyi Yin", "Tianyi Lu", "Zhicong Xie", "Leibo Liu", "Shaojun Wei"], "year": 2018, "MAG papers": [{"PaperId": 2888377996, "PaperTitle": "bit level disturbance aware memory partitioning for parallel data access for mlc stt ram", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories.", "DBLP authors": ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "MAG papers": [{"PaperId": 2898665719, "PaperTitle": "data block partitioning methods to mitigate stuck at faults in limited endurance memories", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 3.0, "national university of defense technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer.", "DBLP authors": ["Awny M. El-Mohandes", "Ahmed Shalaby", "Mohammed Sharaf Sayed"], "year": 2018, "MAG papers": [{"PaperId": 2899267577, "PaperTitle": "efficient low power digital baseband transceiver for ieee 802 15 6 narrowband physical layer", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"banha university": 1.0, "egypt japan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design.", "DBLP authors": ["F\u00e1bio Passos", "Elisenda Roca", "Rafael Castro-L\u00f3pez", "Francisco V. Fern\u00e1ndez"], "year": 2018, "MAG papers": [{"PaperId": 2885300905, "PaperTitle": "a comparison of automated rf circuit design methodologies online versus offline passive component design", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"spanish national research council": 4.0}}], "source": "ES"}, {"DBLP title": "Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits.", "DBLP authors": ["Dimo Martev", "Sven Hampel", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2890915229, "PaperTitle": "automated phase noise aware design of rf clock distribution circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip.", "DBLP authors": ["Joe Baylon", "Xinmin Yu", "Srinivasan Gopal", "Reza Molavi", "Shahriar Mirabbasi", "Partha Pratim Pande", "Deukhyoun Heo"], "year": 2018, "MAG papers": [{"PaperId": 2899324882, "PaperTitle": "a 16 gb s low power inductorless wideband gain boosted baseband amplifier with skewed differential topology for wireless network on chip", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of british columbia": 2.0, "qualcomm": 1.0, "washington state university": 4.0}}], "source": "ES"}, {"DBLP title": "Low-Power SDR Design on an FPGA for Intersatellite Communications.", "DBLP authors": ["Xin Cai", "Mingda Zhou", "Tian Xia", "Wai H. Fong", "Wing-Tsz Lee", "Xinming Huang"], "year": 2018, "MAG papers": [{"PaperId": 2884699830, "PaperTitle": "low power sdr design on an fpga for intersatellite communications", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"worcester polytechnic institute": 2.0, "xidian university": 1.0, "goddard space flight center": 2.0, "university of vermont": 1.0}}], "source": "ES"}, {"DBLP title": "Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs.", "DBLP authors": ["Xiaolin Xu", "Shahrzad Keshavarz", "Domenic Forte", "Mark M. Tehranipoor", "Daniel E. Holcomb"], "year": 2018, "MAG papers": [{"PaperId": 2885925061, "PaperTitle": "bimodal oscillation as a mechanism for autonomous majority voting in pufs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at chicago": 1.0, "university of florida": 2.0, "university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies.", "DBLP authors": ["Dongrong Zhang", "Xiaoxiao Wang", "Md. Tauhidur Rahman", "Mark M. Tehranipoor"], "year": 2018, "MAG papers": [{"PaperId": 2883405144, "PaperTitle": "an on chip dynamically obfuscated wrapper for protecting supply chain against ip and ic piracies", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"beihang university": 2.0, "university of florida": 1.0, "university of alabama in huntsville": 1.0}}], "source": "ES"}, {"DBLP title": "A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology.", "DBLP authors": ["Kexin Yang", "Taizhi Liu", "Rui Zhang", "Linda Milor"], "year": 2018, "MAG papers": [{"PaperId": 2885858489, "PaperTitle": "a comprehensive time dependent dielectric breakdown lifetime simulator for both traditional cmos and finfet technology", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Postvoiding FEM Analysis for Electromigration Failure Characterization.", "DBLP authors": ["Hengyang Zhao", "Sheldon X.-D. Tan"], "year": 2018, "MAG papers": [{"PaperId": 2886791359, "PaperTitle": "postvoiding fem analysis for electromigration failure characterization", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "A Simplified Yield Model for SRAM Repair in Advanced Technology.", "DBLP authors": ["Xiaoyuan Qi", "Raymond J. Rosner", "John Hopkins", "Jack M. Higman", "Rick Mewhirter", "Aaron Sinnott", "Binod Kumar G. Nair", "Ishtiaq Ahsan", "Mark Lagus"], "year": 2018, "MAG papers": [{"PaperId": 2887655633, "PaperTitle": "a simplified yield model for sram repair in advanced technology", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"globalfoundries": 8.0}}], "source": "ES"}, {"DBLP title": "Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP.", "DBLP authors": ["Xingquan Li", "Bei Yu", "Jiaojiao Ou", "Jianli Chen", "David Z. Pan", "Wenxing Zhu"], "year": 2018, "MAG papers": [{"PaperId": 2884892927, "PaperTitle": "graph based redundant via insertion and guiding template assignment for dsa mp", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"center for discrete mathematics and theoretical computer science": 3.0, "university of texas at austin": 2.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation.", "DBLP authors": ["Wai-Kong Lee", "Ramachandra Achar", "Michel S. Nakhla"], "year": 2018, "MAG papers": [{"PaperId": 2887698420, "PaperTitle": "dynamic gpu parallel sparse lu factorization for fast circuit simulation", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"carleton university": 2.0, "universiti tunku abdul rahman": 1.0}}], "source": "ES"}, {"DBLP title": "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications.", "DBLP authors": ["Masoud Pashaeifar", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2018, "MAG papers": [{"PaperId": 2887175309, "PaperTitle": "approximate reverse carry propagate adder for energy efficient dsp applications", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of southern california": 1.0, "university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic.", "DBLP authors": ["Parham Hosseinzadeh Namin", "Crystal Andrea Roma", "Roberto Muscedere", "Majid Ahmadi"], "year": 2018, "MAG papers": [{"PaperId": 2887945679, "PaperTitle": "efficient vlsi implementation of a sequential finite field multiplier using reordered normal basis in domino logic", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of windsor": 4.0}}], "source": "ES"}, {"DBLP title": "Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine.", "DBLP authors": ["Yu-Hsuan Lee", "Meng-Ren Huang"], "year": 2018, "MAG papers": [{"PaperId": 2889370054, "PaperTitle": "algorithm and architecture design of a hardware efficient frame rate upconversion engine", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "Observation Points on State Variables for the Compaction of Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "MAG papers": [{"PaperId": 2884905241, "PaperTitle": "observation points on state variables for the compaction of multicycle tests", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error.", "DBLP authors": ["Vojtech Mrazek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Honglan Jiang", "Jie Han"], "year": 2018, "MAG papers": [{"PaperId": 2899084402, "PaperTitle": "scalable construction of approximate multipliers with formally guaranteed worst case error", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"brno university of technology": 3.0, "university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM.", "DBLP authors": ["Jaeyoung Park", "Young Uk Yim"], "year": 2018, "MAG papers": [{"PaperId": 2884891492, "PaperTitle": "two phase read strategy for low energy variation tolerant stt ram", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"qualcomm": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization.", "DBLP authors": ["Kwangmin Kim", "Seokjoon Kang", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"], "year": 2018, "MAG papers": [{"PaperId": 2883696738, "PaperTitle": "a search algorithm for the worst operation scenario of a cross point phase change memory utilizing particle swarm optimization", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 4.0, "sk hynix": 1.0}}], "source": "ES"}, {"DBLP title": "Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM.", "DBLP authors": ["Alessandro Grossi", "Elisa Vianello", "Cristian Zambelli", "Pablo Royer", "Jean-Philippe Noel", "Bastien Giraud", "Luca Perniola", "Piero Olivo", "Etienne Nowak"], "year": 2018, "MAG papers": [{"PaperId": 2789785996, "PaperTitle": "experimental investigation of 4 kb rram arrays programming conditions suitable for tcam", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of ferrara": 2.0}}], "source": "ES"}, {"DBLP title": "A 2M1M Crossbar Architecture: Memory.", "DBLP authors": ["Mehri Teimoori", "Amirali Amirsoleimani", "Arash Ahmadi", "Majid Ahmadi"], "year": 2018, "MAG papers": [{"PaperId": 2789902048, "PaperTitle": "a 2m1m crossbar architecture memory", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of windsor": 3.0, "razi university": 1.0}}], "source": "ES"}, {"DBLP title": "Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic.", "DBLP authors": ["Nahid Mirzaie", "Ahmed Alzahmi", "Hossein Shamsi", "Gyung-Su Byun"], "year": 2018, "MAG papers": [{"PaperId": 2796432244, "PaperTitle": "three dimensional pipeline adc utilizing tsv design optimization and memristor ratioed logic", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"southern methodist university": 2.0, "k n toosi university of technology": 1.0, "inha university": 1.0}}], "source": "ES"}, {"DBLP title": "Design Considerations for Energy-Efficient and Variation-Tolerant Nonvolatile Logic.", "DBLP authors": ["Jinghua Yang", "Aykut Dengi", "Sarma B. K. Vrudhula"], "year": 2018, "MAG papers": [{"PaperId": 2793585066, "PaperTitle": "design considerations for energy efficient and variation tolerant nonvolatile logic", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Configurable Logic Operations Using Hybrid CRS-CMOS Cells.", "DBLP authors": ["Xiaoping Wang", "Shuai Li", "Zhigang Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2789662562, "PaperTitle": "configurable logic operations using hybrid crs cmos cells", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design.", "DBLP authors": ["Shuyu Kong", "Hai Zhou", "Jie Gu"], "year": 2018, "MAG papers": [{"PaperId": 2807260424, "PaperTitle": "design and synthesis of self healing memristive circuits for timing resilient processor design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "CSRO-Based Reconfigurable True Random Number Generator Using RRAM.", "DBLP authors": ["Rekha Govindaraj", "Swaroop Ghosh", "Srinivas Katkoori"], "year": 2018, "MAG papers": [{"PaperId": 2801259407, "PaperTitle": "csro based reconfigurable true random number generator using rram", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 1.0, "university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Memristors for Secret Sharing-Based Lightweight Authentication.", "DBLP authors": ["Md Tanvir Arafin", "Gang Qu"], "year": 2018, "MAG papers": [{"PaperId": 2800649576, "PaperTitle": "memristors for secret sharing based lightweight authentication", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks.", "DBLP authors": ["Mohsen Nourazar", "Vahid Rashtchi", "Ali Azarpeyvand", "Farshad Merrikh-Bayat"], "year": 2018, "MAG papers": [{"PaperId": 2806856308, "PaperTitle": "code acceleration using memristor based approximate matrix multiplier application to convolutional neural networks", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of zanjan": 4.0}}], "source": "ES"}, {"DBLP title": "Networked Power-Gated MRAMs for Memory-Based Computing.", "DBLP authors": ["Jean-Philippe Diguet", "Naoya Onizawa", "Mostafa Rizk", "Martha Johanna Sep\u00falveda", "Amer Baghdadi", "Takahiro Hanyu"], "year": 2018, "MAG papers": [{"PaperId": 2885696396, "PaperTitle": "networked power gated mrams for memory based computing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tohoku university": 2.0, "centre national de la recherche scientifique": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating k-Medians Clustering Using a Novel 4T-4R RRAM Cell.", "DBLP authors": ["Yomi Karthik Rupesh", "Payman Behnam", "Goverdhan Reddy Pandla", "Manikanth Miryala", "Mahdi Nazm Bojnordi"], "year": 2018, "MAG papers": [{"PaperId": 2789927962, "PaperTitle": "accelerating k medians clustering using a novel 4t 4r rram cell", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of utah": 5.0}}], "source": "ES"}, {"DBLP title": "Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars.", "DBLP authors": ["Hiroyuki Ochi", "Kosei Yamaguchi", "Tetsuaki Fujimoto", "Junshi Hotate", "Takashi Kishimoto", "Toshiki Higashi", "Takashi Imagawa", "Ryutaro Doi", "Munehiro Tada", "Tadahiko Sugibayashi", "Wataru Takahashi", "Kazutoshi Wakabayashi", "Hidetoshi Onodera", "Yukio Mitsuyama", "Jaehoon Yu", "Masanori Hashimoto"], "year": 2018, "MAG papers": [{"PaperId": 2790748426, "PaperTitle": "via switch fpga highly dense mixed grained reconfigurable architecture with overlay via switch crossbars", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kyoto university": 1.0, "nec": 4.0, "osaka university": 3.0, "ritsumeikan university": 7.0, "kochi university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Memristors for Compressive Sampling of Sensory Signals.", "DBLP authors": ["Fengyu Qian", "Yanping Gong", "Guoxian Huang", "Mehdi Anwar", "Lei Wang"], "year": 2018, "MAG papers": [{"PaperId": 2807429492, "PaperTitle": "exploiting memristors for compressive sampling of sensory signals", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of connecticut": 4.0, "asml holding": 1.0}}], "source": "ES"}, {"DBLP title": "Memristor-Based Hardware Accelerator for Image Compression.", "DBLP authors": ["Yasmin Halawani", "Baker Mohammad", "Mahmoud Al-Qutayri", "Said F. Al-Sarawi"], "year": 2018, "MAG papers": [{"PaperId": 2805997722, "PaperTitle": "memristor based hardware accelerator for image compression", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"khalifa university": 3.0, "university of adelaide": 1.0}}], "source": "ES"}, {"DBLP title": "High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing.", "DBLP authors": ["Advait Madhavan", "Tim Sherwood", "Dmitri B. Strukov"], "year": 2018, "MAG papers": [{"PaperId": 2793595879, "PaperTitle": "high throughput pattern matching with cmol fpga circuits case for logic in memory computing", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Stateful Memristor-Based Search Architecture.", "DBLP authors": ["Yasmin Halawani", "Muath Abu Lebdeh", "Baker Mohammad", "Mahmoud Al-Qutayri", "Said F. Al-Sarawi"], "year": 2018, "MAG papers": [{"PaperId": 2789800904, "PaperTitle": "stateful memristor based search architecture", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"khalifa university": 4.0, "university of adelaide": 1.0}}], "source": "ES"}, {"DBLP title": "ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration.", "DBLP authors": ["Yun Long", "Taesik Na", "Saibal Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2811080765, "PaperTitle": "reram based processing in memory architecture for recurrent neural network acceleration", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays.", "DBLP authors": ["Jafar Shamsi", "Karim Mohammadi", "Shahriar B. Shokouhi"], "year": 2018, "MAG papers": [{"PaperId": 2795874008, "PaperTitle": "a hardware architecture for columnar organized memory based on cmos neuron and memristor crossbar arrays", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"iran university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP).", "DBLP authors": ["Valerio Milo", "Giacomo Pedretti", "Roberto Carboni", "Alessandro Calderoni", "Nirmal Ramaswamy", "Stefano Ambrogio", "Daniele Ielmini"], "year": 2018, "MAG papers": [{"PaperId": 2802694254, "PaperTitle": "a 4 transistors 1 resistor hybrid synapse based on resistive switching memory rram capable of spike rate dependent plasticity srdp", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"polytechnic university of milan": 5.0, "micron technology": 2.0}}], "source": "ES"}, {"DBLP title": "Neuromorphic Vision Hybrid RRAM-CMOS Architecture.", "DBLP authors": ["Jason Kamran Eshraghian", "Kyoung-Rok Cho", "Ciyan Zheng", "Minho Nam", "Herbert Ho-Ching Iu", "Wen Lei", "Kamran Eshraghian"], "year": 2018, "MAG papers": [{"PaperId": 2802287909, "PaperTitle": "neuromorphic vision hybrid rram cmos architecture", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of western australia": 6.0, "chungbuk national university": 1.0}}], "source": "ES"}, {"DBLP title": "SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask.", "DBLP authors": ["Liuting Shang", "Shukai Duan", "Lidan Wang", "Tingwen Huang"], "year": 2018, "MAG papers": [{"PaperId": 2886578641, "PaperTitle": "srmc a multibit memristor crossbar for self renewing image mask", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"southwest university": 3.0, "texas a m university at qatar": 1.0}}], "source": "ES"}, {"DBLP title": "On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses.", "DBLP authors": ["Hsin-Pei Wang", "Chia-Chun Lin", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2018, "MAG papers": [{"PaperId": 2795192717, "PaperTitle": "on synthesizing memristor based logic circuits with minimal operational pulses", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"yuan ze university": 1.0, "national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Design Automation Tool for SAR ADCs in IoT.", "DBLP authors": ["Ming Ding", "Pieter Harpe", "Guibin Chen", "Benjamin Busze", "Yao-Hong Liu", "Christian Bachmann", "Kathleen Philips", "Arthur H. M. van Roermund"], "year": 2018, "MAG papers": [{"PaperId": 2891288687, "PaperTitle": "a hybrid design automation tool for sar adcs in iot", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"imec": 6.0, "eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage.", "DBLP authors": ["Zhongyi Fu", "Kong-Pang Pun"], "year": 2018, "MAG papers": [{"PaperId": 2891072203, "PaperTitle": "an sar adc switching scheme with msb prediction for a wide input range and reduced reference voltage", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop.", "DBLP authors": ["Arpan Thakkar", "Srinivas Theertham", "Sankaran Aniruddhan"], "year": 2018, "MAG papers": [{"PaperId": 2893414054, "PaperTitle": "phase noise analysis of bipolar class c vcos with delay in oscillator loop", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas instruments": 1.0, "indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System.", "DBLP authors": ["Arnab Raha", "Vijay Raghunathan"], "year": 2018, "MAG papers": [{"PaperId": 2900227741, "PaperTitle": "approximating beyond the processor exploring full system energy accuracy tradeoffs in a smart camera system", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW.", "DBLP authors": ["Po-Hung Chen", "Hao-Chung Cheng", "Yi-An Ai", "Wang-Ting Chung"], "year": 2018, "MAG papers": [{"PaperId": 2890301889, "PaperTitle": "automatic mode selected energy harvesting interface with 80 power efficiency over 200 nw to 10 mw", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs.", "DBLP authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2018, "MAG papers": [{"PaperId": 2890876318, "PaperTitle": "circuit performance shifts due to layout dependent stress in planar and 3d ics", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC.", "DBLP authors": ["Srinivasan Gopal", "Sourav Das", "Pawan Agarwal", "Sheikh Nijam Ali", "Deukhyoun Heo", "Partha Pratim Pande"], "year": 2018, "MAG papers": [{"PaperId": 2891356465, "PaperTitle": "high performance and small form factor near field inductive coupling for 3 d noc", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"washington state university": 6.0}}], "source": "ES"}, {"DBLP title": "Inkjet-Printed EGFET-Based Physical Unclonable Function - Design, Evaluation, and Fabrication.", "DBLP authors": ["Ahmet Turan Erozan", "Gabriel Cadilha Marques", "Mohammad Saber Golanbari", "Rajendra Bishnoi", "Simone Dehm", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2891386204, "PaperTitle": "inkjet printed egfet based physical unclonable function design evaluation and fabrication", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"karlsruhe institute of technology": 7.0}}], "source": "ES"}, {"DBLP title": "Taming Spatiotemporal Chaos in Forced Memristive Arrays.", "DBLP authors": ["Arturo Buscarino", "Claudia Corradino", "Luigi Fortuna", "Leon O. Chua"], "year": 2018, "MAG papers": [{"PaperId": 2803824478, "PaperTitle": "taming spatiotemporal chaos in forced memristive arrays", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of catania": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}]