// Seed: 1563159116
module module_0 ();
  wire [-1 : -1 'b0] id_1;
  assign id_1 = !id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    input uwire id_0
    , id_4,
    input supply0 _id_1,
    input wire id_2
);
  logic [id_1 : 1] id_5 = id_2;
  assign id_5[1] = id_5;
  assign id_5[-1] = id_0;
  assign id_4 = id_4[1'b0];
  logic id_6, id_7;
  assign id_6 = 1;
  initial begin : LABEL_0
    begin : LABEL_1
      $signed(59);
      ;
    end
    if (-1)
      assert (id_1);
      else id_7 = 1;
  end
  module_0 modCall_1 ();
  logic id_8;
endmodule
