<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab-3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FF_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="JK_FF_ResetAsync_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK_FF_ResetAsync_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK_FF_ResetAsynch_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister4bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_FF_rstAsynchronous_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_FF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_FF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_FF_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_by_T_FF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DFF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ShiftRegister4bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ShiftRegister4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ShiftRegister4bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ShiftRegister4bit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_T_FF_rstAsynchronous_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_T_FF_rstAsynchronous_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_counter_by_T_FF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_counter_by_T_FF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1634729343" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1634729343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635092983" xil_pn:in_ck="-6744472605457127623" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1635092983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="D_FF.vhd"/>
      <outfile xil_pn:name="D_FF_tb.vhd"/>
      <outfile xil_pn:name="JK_FF_ResetAsync_tb.vhd"/>
      <outfile xil_pn:name="JK_FF_ResetAsynch.vhd"/>
      <outfile xil_pn:name="ShiftRegister4bit.vhd"/>
      <outfile xil_pn:name="T_FF.vhd"/>
      <outfile xil_pn:name="T_FF_rstAsynchronous.vhd"/>
      <outfile xil_pn:name="T_FF_tb.vhd"/>
      <outfile xil_pn:name="counter_by_T_FF.vhd"/>
      <outfile xil_pn:name="tb_DFF.vhd"/>
      <outfile xil_pn:name="tb_ShiftRegister4bit.vhd"/>
      <outfile xil_pn:name="tb_T_FF_rstAsynchronous.vhd"/>
      <outfile xil_pn:name="tb_counter_by_T_FF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1635092907" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1865172363761126047" xil_pn:start_ts="1635092907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635092907" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8165516464837723673" xil_pn:start_ts="1635092907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635090476" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-180573988246256509" xil_pn:start_ts="1635090476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1635092983" xil_pn:in_ck="-6744472605457127623" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1635092983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="D_FF.vhd"/>
      <outfile xil_pn:name="D_FF_tb.vhd"/>
      <outfile xil_pn:name="JK_FF_ResetAsync_tb.vhd"/>
      <outfile xil_pn:name="JK_FF_ResetAsynch.vhd"/>
      <outfile xil_pn:name="ShiftRegister4bit.vhd"/>
      <outfile xil_pn:name="T_FF.vhd"/>
      <outfile xil_pn:name="T_FF_rstAsynchronous.vhd"/>
      <outfile xil_pn:name="T_FF_tb.vhd"/>
      <outfile xil_pn:name="counter_by_T_FF.vhd"/>
      <outfile xil_pn:name="tb_DFF.vhd"/>
      <outfile xil_pn:name="tb_ShiftRegister4bit.vhd"/>
      <outfile xil_pn:name="tb_T_FF_rstAsynchronous.vhd"/>
      <outfile xil_pn:name="tb_counter_by_T_FF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1635092990" xil_pn:in_ck="-6744472605457127623" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5217034084350085279" xil_pn:start_ts="1635092983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_ShiftRegister4bit_beh.prj"/>
      <outfile xil_pn:name="tb_ShiftRegister4bit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1635092991" xil_pn:in_ck="268001542682035435" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2581726690845756756" xil_pn:start_ts="1635092990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_ShiftRegister4bit_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
