--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Test_WAVreader.twx Test_WAVreader.ncd -o Test_WAVreader.twr
Test_WAVreader.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf -ucf LCD.ucf -ucf
PS2_USB_SDC.ucf

Design file:              Test_WAVreader.ncd
Physical constraint file: Test_WAVreader.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39503 paths analyzed, 2753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.188ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/State_23 (SLICE_X41Y55.G4), 198 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_82/reg11b_1 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.186ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.086 - 0.088)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_82/reg11b_1 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y81.YQ      Tcko                  0.587   XLXN_553<1>
                                                       XLXI_82/reg11b_1
    SLICE_X55Y78.G1      net (fanout=5)        1.901   XLXN_553<0>
    SLICE_X55Y78.Y       Tilo                  0.704   FName<2>
                                                       XLXI_86/DEC<0>11
    SLICE_X55Y79.G4      net (fanout=3)        0.382   N1
    SLICE_X55Y79.X       Tif5x                 1.025   FName<0>
                                                       XLXI_86/DEC<0>38_F
                                                       XLXI_86/DEC<0>38
    SLICE_X50Y71.G1      net (fanout=2)        0.949   FName<0>
    SLICE_X50Y71.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000491
    SLICE_X50Y71.F3      net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/NextState_and000491/O
    SLICE_X50Y71.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X45Y54.G2      net (fanout=1)        1.321   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X45Y54.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X45Y54.F3      net (fanout=2)        0.048   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X45Y54.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X40Y54.G3      net (fanout=1)        0.307   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X40Y54.X       Tif5x                 1.152   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X41Y55.G4      net (fanout=1)        0.024   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X41Y55.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.186ns (7.231ns logic, 4.955ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.973ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y69.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2
    SLICE_X52Y47.F3      net (fanout=22)       3.754   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<2>
    SLICE_X52Y47.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X52Y46.F2      net (fanout=1)        0.072   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X52Y46.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X44Y53.G4      net (fanout=1)        0.921   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X44Y53.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X44Y53.F3      net (fanout=6)        0.103   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X44Y53.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000521
    SLICE_X41Y54.F1      net (fanout=1)        0.696   XLXI_2/XLXI_1/XLXI_90/N97
    SLICE_X41Y54.X       Tilo                  0.704   XLXI_2/N380
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_SW0
    SLICE_X40Y54.BX      net (fanout=1)        0.433   XLXI_2/N380
    SLICE_X40Y54.X       Tbxx                  0.806   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X41Y55.G4      net (fanout=1)        0.024   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X41Y55.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     11.973ns (5.970ns logic, 6.003ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_82/reg11b_1 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.872ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.086 - 0.088)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_82/reg11b_1 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y81.YQ      Tcko                  0.587   XLXN_553<1>
                                                       XLXI_82/reg11b_1
    SLICE_X54Y79.G4      net (fanout=5)        1.792   XLXN_553<0>
    SLICE_X54Y79.Y       Tilo                  0.759   N6
                                                       XLXI_86/DEC<0>21
    SLICE_X55Y79.F2      net (fanout=2)        0.122   N2
    SLICE_X55Y79.X       Tif5x                 1.025   FName<0>
                                                       XLXI_86/DEC<0>38_G
                                                       XLXI_86/DEC<0>38
    SLICE_X50Y71.G1      net (fanout=2)        0.949   FName<0>
    SLICE_X50Y71.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000491
    SLICE_X50Y71.F3      net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/NextState_and000491/O
    SLICE_X50Y71.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X45Y54.G2      net (fanout=1)        1.321   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X45Y54.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X45Y54.F3      net (fanout=2)        0.048   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X45Y54.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X40Y54.G3      net (fanout=1)        0.307   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X40Y54.X       Tif5x                 1.152   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X41Y55.G4      net (fanout=1)        0.024   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X41Y55.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     11.872ns (7.286ns logic, 4.586ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/adrSec_19 (SLICE_X64Y61.G4), 527 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.624ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X64Y38.G4      net (fanout=40)       2.492   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X64Y38.Y       Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X65Y40.G3      net (fanout=9)        0.540   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X65Y40.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>_SW0
    SLICE_X65Y40.F4      net (fanout=1)        0.558   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>_SW0/O
    SLICE_X65Y40.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
    SLICE_X65Y49.F2      net (fanout=1)        0.723   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
    SLICE_X65Y49.COUT    Topcyf                1.162   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X65Y53.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X65Y53.Y       Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<19>
    SLICE_X64Y61.G4      net (fanout=1)        1.280   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<19>
    SLICE_X64Y61.CLK     Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/adrSec<19>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<19>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_19
    -------------------------------------------------  ---------------------------
    Total                                     11.624ns (6.031ns logic, 5.593ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_21 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.612ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_21 to XLXI_2/XLXI_1/XLXI_90/adrSec_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y52.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_90/State<21>
                                                       XLXI_2/XLXI_1/XLXI_90/State_21
    SLICE_X64Y36.G1      net (fanout=40)       2.419   XLXI_2/XLXI_1/XLXI_90/State<21>
    SLICE_X64Y36.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<18>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>32
    SLICE_X67Y39.G1      net (fanout=12)       1.231   XLXI_2/XLXI_1/XLXI_90/N56
    SLICE_X67Y39.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<7>_mand
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<19>1
    SLICE_X65Y45.G1      net (fanout=1)        1.040   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<19>
    SLICE_X65Y45.COUT    Topcyg                1.001   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<2>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<3>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<3>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<3>
    SLICE_X65Y46.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<4>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<4>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<5>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<5>
    SLICE_X65Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<6>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<6>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<7>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<7>
    SLICE_X65Y48.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<8>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<8>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X65Y53.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X65Y53.Y       Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<19>
    SLICE_X64Y61.G4      net (fanout=1)        1.280   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<19>
    SLICE_X64Y61.CLK     Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/adrSec<19>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<19>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_19
    -------------------------------------------------  ---------------------------
    Total                                     11.612ns (5.642ns logic, 5.970ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.544ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X64Y38.G4      net (fanout=40)       2.492   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X64Y38.Y       Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X64Y39.G2      net (fanout=9)        0.834   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X64Y39.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>_SW0
    SLICE_X64Y39.F3      net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>_SW0/O
    SLICE_X64Y39.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
    SLICE_X65Y48.G1      net (fanout=1)        0.817   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
    SLICE_X65Y48.COUT    Topcyg                1.001   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<8>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<9>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X65Y53.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X65Y53.Y       Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<19>
    SLICE_X64Y61.G4      net (fanout=1)        1.280   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<19>
    SLICE_X64Y61.CLK     Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/adrSec<19>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<19>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_19
    -------------------------------------------------  ---------------------------
    Total                                     11.544ns (6.098ns logic, 5.446ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/adrSec_17 (SLICE_X67Y63.G1), 485 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.531ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X64Y38.G4      net (fanout=40)       2.492   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X64Y38.Y       Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X65Y40.G3      net (fanout=9)        0.540   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X65Y40.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>_SW0
    SLICE_X65Y40.F4      net (fanout=1)        0.558   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>_SW0/O
    SLICE_X65Y40.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
    SLICE_X65Y49.F2      net (fanout=1)        0.723   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<12>
    SLICE_X65Y49.COUT    Topcyf                1.162   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.Y       Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<17>
    SLICE_X67Y63.G1      net (fanout=1)        1.360   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<17>
    SLICE_X67Y63.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/adrSec<17>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<17>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_17
    -------------------------------------------------  ---------------------------
    Total                                     11.531ns (5.858ns logic, 5.673ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_21 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.519ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_21 to XLXI_2/XLXI_1/XLXI_90/adrSec_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y52.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_90/State<21>
                                                       XLXI_2/XLXI_1/XLXI_90/State_21
    SLICE_X64Y36.G1      net (fanout=40)       2.419   XLXI_2/XLXI_1/XLXI_90/State<21>
    SLICE_X64Y36.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<18>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>32
    SLICE_X67Y39.G1      net (fanout=12)       1.231   XLXI_2/XLXI_1/XLXI_90/N56
    SLICE_X67Y39.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<7>_mand
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<19>1
    SLICE_X65Y45.G1      net (fanout=1)        1.040   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<19>
    SLICE_X65Y45.COUT    Topcyg                1.001   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<2>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<3>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<3>
    SLICE_X65Y46.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<3>
    SLICE_X65Y46.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<4>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<4>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<5>
    SLICE_X65Y47.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<5>
    SLICE_X65Y47.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<6>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<6>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<7>
    SLICE_X65Y48.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<7>
    SLICE_X65Y48.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<8>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<8>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.Y       Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<17>
    SLICE_X67Y63.G1      net (fanout=1)        1.360   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<17>
    SLICE_X67Y63.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/adrSec<17>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<17>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_17
    -------------------------------------------------  ---------------------------
    Total                                     11.519ns (5.469ns logic, 6.050ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.451ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X64Y38.G4      net (fanout=40)       2.492   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X64Y38.Y       Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X64Y39.G2      net (fanout=9)        0.834   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X64Y39.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>_SW0
    SLICE_X64Y39.F3      net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>_SW0/O
    SLICE_X64Y39.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
    SLICE_X65Y48.G1      net (fanout=1)        0.817   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<13>
    SLICE_X65Y48.COUT    Topcyg                1.001   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<8>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<9>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<9>
    SLICE_X65Y49.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<10>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<11>
    SLICE_X65Y50.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X65Y51.COUT    Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.CIN     net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X65Y52.Y       Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<17>
    SLICE_X67Y63.G1      net (fanout=1)        1.360   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<17>
    SLICE_X67Y63.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/adrSec<17>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<17>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_17
    -------------------------------------------------  ---------------------------
    Total                                     11.451ns (5.925ns logic, 5.526ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_82/reg11b_8 (SLICE_X65Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_82/reg11b_9 (FF)
  Destination:          XLXI_82/reg11b_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_82/reg11b_9 to XLXI_82/reg11b_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y80.YQ      Tcko                  0.470   XLXI_82/reg11b<10>
                                                       XLXI_82/reg11b_9
    SLICE_X65Y81.BX      net (fanout=1)        0.364   XLXI_82/reg11b<9>
    SLICE_X65Y81.CLK     Tckdi       (-Th)    -0.093   XLXI_82/DO<7>
                                                       XLXI_82/reg11b_8
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1 (SLICE_X41Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.046 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle to XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.YQ      Tcko                  0.470   XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle
                                                       XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle
    SLICE_X41Y51.BX      net (fanout=2)        0.407   XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle
    SLICE_X41Y51.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR<1>
                                                       XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.563ns logic, 0.407ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle_SR_1 (SLICE_X35Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.058 - 0.055)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle to XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y49.YQ      Tcko                  0.470   XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle
                                                       XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle
    SLICE_X35Y46.BX      net (fanout=2)        0.419   XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle
    SLICE_X35Y46.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle_SR<1>
                                                       XLXI_2/XLXI_1/XLXI_90/Res_ErrFNF/DInToggle_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.563ns logic, 0.419ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   12.188|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39503 paths, 0 nets, and 6121 connections

Design statistics:
   Minimum period:  12.188ns{1}   (Maximum frequency:  82.048MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 02 10:39:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



