`timescale 1ns/1ps

module layer_tb
  
  #(parameter
  LENGHT_I = 32,
  LENGHT_O = 8,
  WIDTH_W = 9,
  WIDTH_S = 10, 
  WIDTH_O = 7, 
  WIDTH_SM = 8,
  WIDTH_I = 1
  
)
  (
  
  );
  
  
  reg clk;
  reg [LENGHT_I-1:0][WIDTH_I-1:0] in_data;
  wire [LENGHT_O-1:0][WIDTH_O-1:0] out_data;
  
  layer #(.LENGHT_I(LENGHT_I),
          .LENGHT_O)(LENGHT_O),
			 .WIDTH_W(WIDTH_W),
			 .WIDTH_S(WIDTH_S),
			 .WIDTH_O(WIDTH_O),
			 .WIDTH_SM(WIDTH_SM),
			 .WIDTH_I(WIDTH_I)
			 
			 
			 
  ) dut ( .*);
				  
  always #10 clk = ~clk; 
  
  initial
    begin
	  
		clk = 1'b0;
		
		# 50;
//////////////////////////////////////////////////////		
		
		
		 
		#20;
		
		
		#50;
		
                #35;
		
		          
//////////////////////////////////////////////////////
		#50;
		
		
		 
		#20;
		
		#50;
		
                #35;
		
//////////////////////////////////////////////////////
               
                #50;
		  $stop;
		  
	 end 
	 
endmodule