<?xml version="1.0" encoding="UTF-8"?>
<definitions publication-date="2025-01-01" publication-type="official">
<definition-item><classification-symbol scheme="cpc">H03M</classification-symbol><definition-title>CODING; DECODING; CODE CONVERSION IN GENERAL  (using fluidic means <class-ref scheme="cpc">F15C4/00</class-ref>; optical analogue/digital converters <class-ref scheme="cpc">G02F7/00</class-ref>; coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses, e.g. <class-ref scheme="cpc">G01D</class-ref>, <class-ref scheme="cpc">G01R</class-ref>, <class-ref scheme="cpc">G06F</class-ref>, <class-ref scheme="cpc">G06T</class-ref>, <class-ref scheme="cpc">G09G</class-ref>, <class-ref scheme="cpc">G10L</class-ref>, <class-ref scheme="cpc">G11B</class-ref>, <class-ref scheme="cpc">G11C</class-ref>, <class-ref scheme="cpc">H04B</class-ref>, <class-ref scheme="cpc">H04L</class-ref>, <class-ref scheme="cpc">H04M</class-ref>, <class-ref scheme="cpc">H04N</class-ref>; ciphering or deciphering for cryptography or other purposes involving the need for secrecy <class-ref scheme="cpc">G09C</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The scope of the subclass <class-ref scheme="cpc">H03M</class-ref> is so broad that a detailed description of the subject matter appropriate for this place is correctly possible only at the main-group level, e.g. <class-ref scheme="cpc">H03M7/00</class-ref>.</paragraph-text><paragraph-text type="body">Provisions that are valid at a general level (e.g. of a kind appropriate to more than one of the main groups) are provided in the sections that follow.</paragraph-text><paragraph-text type="body">The user is otherwise referred to the IPC definitions for the individual main groups of <class-ref scheme="cpc">H03M</class-ref> which follow hereinafter. The following list is intended to assist the user.</paragraph-text><paragraph-text type="body">Coding and decoding</paragraph-text><table>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">In general</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">To or from differential modulation</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">In connection with keyboards</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M11/00</class-ref></paragraph-text></table-column></table-row></table><paragraph-text type="body">Conversion</paragraph-text><table>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Of the form of individual digits</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Of the sequence of digits</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Parallel/series or vice versa</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M9/00</class-ref></paragraph-text></table-column></table-row></table><paragraph-text type="body">Others</paragraph-text><table>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Error detection or error correction</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M13/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Subject matter not provided for in other groups of this subclass</paragraph-text></table-column><table-column preferred-width="3.61cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M99/00</class-ref></paragraph-text></table-column></table-row></table></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">See the application places listed below the subclass title.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="7.52cm"><paragraph-text type="body">Using fluidic means</paragraph-text></table-column><table-column preferred-width="7.52cm"><paragraph-text type="body"><class-ref scheme="cpc">F15C4/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.52cm"><paragraph-text type="body">Coding, decoding or code conversion, specially adapted for particular applications, see the relevant subclasses</paragraph-text></table-column><table-column preferred-width="7.52cm"><paragraph-text type="body"><class-ref scheme="cpc">G01D</class-ref>, <class-ref scheme="cpc">G01R</class-ref>, <class-ref scheme="cpc">G06F</class-ref>, <class-ref scheme="cpc">G06T</class-ref>, <class-ref scheme="cpc">G09G</class-ref>, <class-ref scheme="cpc">G10L</class-ref>, <class-ref scheme="cpc">G11B</class-ref>, <class-ref scheme="cpc">G11C</class-ref>, <class-ref scheme="cpc">H04B</class-ref>, <class-ref scheme="cpc">H04L</class-ref>, <class-ref scheme="cpc">H04M</class-ref>, <class-ref scheme="cpc">H04N</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.52cm"><paragraph-text type="body">Optical analogue/digital converters</paragraph-text></table-column><table-column preferred-width="7.52cm"><paragraph-text type="body"><class-ref scheme="cpc">G02F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="7.52cm"><paragraph-text type="body">Ciphering or deciphering for cryptography or other purposes involving the need for secrecy</paragraph-text></table-column><table-column preferred-width="7.52cm"><paragraph-text type="body"><class-ref scheme="cpc">G09C</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H03M1/00</classification-symbol><definition-title>Analogue/digital conversion; Digital/analogue conversion  (conversion of analogue values to or from differential modulation <class-ref scheme="cpc">H03M3/00</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">A/D or D/A converters as such.</paragraph-text></list-item><list-item><paragraph-text type="body">A/D or D/A conversion systems, e.g. systems comprising one or more A/D or D/A converters working together or systems comprising A/D or D/A converters in combination with other components such as gain stages, filters or which contribute to the overall A/D or D/A conversion.</paragraph-text></list-item><list-item><paragraph-text type="body">Position or velocity encoders insofar as their coding aspects are relevant.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">The structural association with components such as transducers, sensors, gain stages or filters can be classified either in <class-ref scheme="cpc">H03M1/00</class-ref> or in the subclass covering the component (or in both the subclasses), depending on which aspect is more relevant.</paragraph-text><paragraph-text type="body">In particular A/D or D/A converters represented as &quot;black boxes&quot; in a specific application (e.g. a measuring or telecommunication system) are in general not classified in <class-ref scheme="cpc">H03M</class-ref>.</paragraph-text><paragraph-text type="body">Relations between <class-ref scheme="cpc">H03M1/00</class-ref> and <class-ref scheme="cpc">H03M3/00</class-ref></paragraph-text><paragraph-text type="body">A/D and D/A converters using differential modulation are classified in <class-ref scheme="cpc">H03M3/00</class-ref>. According to the reference out following main group symbol <class-ref scheme="cpc">H03M1/00</class-ref>, for all A/D and D/A converters using differential modulation, e.g. delta modulation, DPCM and nowadays in particular delta-sigma modulation, main group <class-ref scheme="cpc">H03M3/00</class-ref> has precedence over <class-ref scheme="cpc">H03M1/00</class-ref>. Note however, that inventions actually relating to &quot;normal&quot; converters which are used as components within such differential modulators are classified in <class-ref scheme="cpc">H03M1/00</class-ref> again (because they can be more widely applied than only in the &quot;differential&quot; context). An example of the latter is dynamic element matching in D/A converters used in feedback paths of multi-bit delta-sigma A/D converters or in feedforward paths of multi-bit delta-sigma D/A converters, which is classified in group branch <class-ref scheme="cpc">H03M1/066</class-ref>.</paragraph-text><paragraph-text type="body">Position or velocity encoders</paragraph-text><paragraph-text type="body">In principle the classification in <class-ref scheme="cpc">H03M1/00</class-ref> is directed to the coding aspects, whereas that in <class-ref scheme="cpc">G01D</class-ref> or <class-ref scheme="cpc">G01P</class-ref> is directed to the transducer aspects, but in practice they also appear to have subgroups directed to coding aspects.</paragraph-text><paragraph-text type="body">Electro-optical A/D or D/A converters</paragraph-text><paragraph-text type="body">In many cases inventors state to have invented an optical A/D or D/A converter though in fact only the sampling or signal conditioning is optical but the conversion itself is electronic. In principle both these cases and true electro-optical converters are classified in <class-ref scheme="cpc">H03M</class-ref> while true optical converters are classified in <class-ref scheme="cpc">G02F7/00</class-ref>, but in practice many electro-optical converters appear to have been classified in <class-ref scheme="cpc">G02F7/00</class-ref> as well.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">A/D or D/A conversion using differential modulation</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M3/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Digital delta-sigma modulators per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M7/3002</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">A/D or D/A converters using fluidic means (e.g. pneumatic, hydraulic)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">F15C4/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Position encoders</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G01D5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Speed encoders</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G01P3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Measuring electric variables using an A/D converter</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G01R19/25</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Testing combined analogue and digital circuits in general</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G01R31/3167</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Electro-optical A/D or D/A converters</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G02F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Time-to-digital converters</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G04F10/005</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Current or voltage sources</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Digital pulse width modulators per se, i.e. resulting in a discrete PWM signal</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F1/025</class-ref>, <class-ref scheme="cpc">H03M5/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Interfacing or handshaking between A/D or D/A converters on the one hand and computers on the other hand</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F3/05</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Comparators : for comparing digital (multi-bit) signals for comparing logic signalsfor comparing analogue signals</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/02</class-ref>, <class-ref scheme="cpc">H03K3/00</class-ref>, <class-ref scheme="cpc">H03K5/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">A/D or D/A converters performing calculations (i.e. on two or more input signals)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06J1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Transmission of measurement or control data</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G08C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Display devices, e.g. LCD displays, using D/A converters</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G09G3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Recording or reproducing data using A/D or D/A converters</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">G11B20/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">S/H circuits in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C27/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Multi-position switches</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">H01H19/56</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Operational amplifiers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Sample rate conversion</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H17/0416</class-ref>, <class-ref scheme="cpc">H03H17/0621</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Analogue pulse width modulators per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K7/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multiplexers per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03K17/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Transmission systems using pulse modulation</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">H04B14/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multiplex transmission systems</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04J</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pulse-shaping in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L25/03</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DC level restoring in generalin television receivers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L25/06</class-ref>, <class-ref scheme="cpc">H04N5/18</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.49cm"><paragraph-text type="body">Imagers using A/D converters</paragraph-text></table-column><table-column preferred-width="3.54cm"><paragraph-text type="body"><class-ref scheme="cpc">H04N25/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Integrated device structure</paragraph-text></table-column><table-column><paragraph-text type="body"> <class-ref scheme="cpc">H10D84/00</class-ref> - <class-ref scheme="cpc">H10D89/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Pattern shifting code</paragraph-text></table-column><table-column><paragraph-text type="body">Serial multiple bit code in which the first n--1 bits of each combination are identical to the last n-- 1 bits of the preceding combination.<media id="media6.png" file-name="cpc-def-H03M-0006.png" type="png" preferred-width="4.79cm" preferred-height="3.84cm"/></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Quantisation value generator</paragraph-text></table-column><table-column><paragraph-text type="body">Component generating an analogue value corresponding to an elementary digital value, i.e. to a single bit or digit</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Reconfigurable</paragraph-text></table-column><table-column><paragraph-text type="body">The converter can be set to operate in different ways by setting switches to a particular position</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><section-body><paragraph-text type="preamble">In patent documents the following abbreviations are often used:</paragraph-text><paragraph-text type="body">English:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ADC</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CODEC</paragraph-text></table-column><table-column><paragraph-text type="body">coder and decoder</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DAC</paragraph-text></table-column><table-column><paragraph-text type="body">D/A converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DEM</paragraph-text></table-column><table-column><paragraph-text type="body">dynamic element matching</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DWA</paragraph-text></table-column><table-column><paragraph-text type="body">data weighted averaging</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PWM</paragraph-text></table-column><table-column><paragraph-text type="body">pulse width modulation</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">S/H circuit</paragraph-text></table-column><table-column><paragraph-text type="body">sample/hold circuit</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SAR</paragraph-text></table-column><table-column><paragraph-text type="body">successive approximation register</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SA-ADC</paragraph-text></table-column><table-column><paragraph-text type="body">successive approximation type A/D converter</paragraph-text></table-column></table-row></table><paragraph-text type="body">French:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">CAD, CAN</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CDA, CNA</paragraph-text></table-column><table-column><paragraph-text type="body">D/A converter</paragraph-text></table-column></table-row></table><paragraph-text type="body">German:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ADU, ADW</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DAU, DAW</paragraph-text></table-column><table-column><paragraph-text type="body">D/A converter</paragraph-text></table-column></table-row></table><paragraph-text type="preamble">In patent documents the following expressions are often used as synonyms:</paragraph-text><paragraph-text type="body">English:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Chain code</paragraph-text></table-column><table-column><paragraph-text type="body">pattern shifting code</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Encoder, digitiser, quantiser, binariser, voltage-to-digital converter</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Flash converter</paragraph-text></table-column><table-column><paragraph-text type="body">simultaneous A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pipeline converter</paragraph-text></table-column><table-column><paragraph-text type="body">synchronous multiple stage SA-ADC each stage of which operates on a different sample</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Half -flash convertersemi-flash converter</paragraph-text></table-column><table-column><paragraph-text type="body">multiple bits per stage type SA-ADC converting the input value either in two steps in a single flash converter or sequentially in two series-connected flash converters</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Two -pass convertertwo-step converter</paragraph-text></table-column><table-column><paragraph-text type="body">multiple bits per stage recirculation type SA-ADC converting the input value in two steps in a single flash converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Dual rank converter extended-flash converter serial-parallel convertertwo-stage converter</paragraph-text></table-column><table-column><paragraph-text type="body">multiple bits per stage type SA-ADC converting the input value sequentially in two series-connected flash converters</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Algorithmic converter</paragraph-text></table-column><table-column><paragraph-text type="body">recirculation type SA-ADC</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Tracking converter</paragraph-text></table-column><table-column><paragraph-text type="body">servo-type converter</paragraph-text></table-column></table-row></table><paragraph-text type="body">French:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Convertisseur A/N, codeur, num&#233;riseur, quantificateur</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Convertisseur N/A</paragraph-text></table-column><table-column><paragraph-text type="body">D/A converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Convertisseur instantan&#233;</paragraph-text></table-column><table-column><paragraph-text type="body">parallel A/D converter</paragraph-text></table-column></table-row></table><paragraph-text type="body">German:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">A/D-Wandler, A/D-&#220;bersetzer</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">D/A-Wandler, D/A-&#220;bersetzer</paragraph-text></table-column><table-column><paragraph-text type="body">D/A converter</paragraph-text></table-column></table-row></table></section-body></synonyms-keywords></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/002</classification-symbol><definition-title>{Provisions or arrangements for saving power, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains or by selectively turning on stages when needed}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">This group deals with the provision of special means for saving power, e.g. for allowing a sleep mode.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Thus the group should not be used for overall designs using less power than prior ones.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/02</classification-symbol><definition-title>Reversible analogue/digital converters</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">This group covers converters which are truly reconfigurable between A/D and D/A conversion as well as CODEC&apos;s having separate A/D and D/A converters with at least partially common control.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/04</classification-symbol><definition-title>using stochastic techniques</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">converters in which the conversion process as such has a stochastical nature or which convert the analogue or digital signal to a (possibly intermediate) signal in which the information content is represented by stochastic parameters.</paragraph-text><paragraph-text type="body">It does not cover the use of dither or the random selection among identical elements for averaging out errors.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Signal in which the information content is represented by stochastic parameters used for calculations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/70</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/0639</classification-symbol><definition-title>{using dither, e.g. using triangular or sawtooth waveforms  (for increasing resolution <class-ref scheme="cpc">H03M1/201</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">using dither for increasing resolution</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/201</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/12</classification-symbol><definition-title>Analogue/digital converters  ({<class-ref scheme="cpc">H03M1/001</class-ref> &#8211; } <class-ref scheme="cpc">H03M1/10</class-ref> take precedence)</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H03M1/001</class-ref> - <class-ref scheme="cpc">H03M1/10</class-ref> take precedence</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/1235</classification-symbol><definition-title>{Non-linear conversion not otherwise provided for in subgroups of <class-ref scheme="cpc">H03M1/12</class-ref>}</definition-title><references><section-title>References</section-title><residual-references><section-title>References out of a residual place</section-title><section-body><paragraph-text type="preamble">Examples of places in relation to which this place is residual:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">This group is residual to A/D converters having an intentionally non-linear transfer characteristic and not falling within the scope of anyone of groups</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/367</class-ref>, <class-ref scheme="cpc">H03M1/464</class-ref>, <class-ref scheme="cpc">H03M1/58</class-ref>, <class-ref scheme="cpc">H03M1/62</class-ref>.</paragraph-text></table-column></table-row></table></section-body></residual-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/124</classification-symbol><definition-title>{Sampling or signal conditioning arrangements specially adapted for A/D converters}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">S/H circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C27/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Sample rate conversion</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H17/0416</class-ref>, <class-ref scheme="cpc">H03H17/0621</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/245</classification-symbol><definition-title>{Constructional details of parts relevant to the encoding mechanism, e.g. pattern carriers, pattern sensors}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Details of housings, casings or the like</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01</class-ref>, <class-ref scheme="cpc">H01</class-ref>, <class-ref scheme="cpc">H05</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/301</classification-symbol><definition-title>{Constructional details of parts relevant to the encoding mechanism, e.g. pattern carriers, pattern sensors}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Details of housings, casings or the like</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01</class-ref>, <class-ref scheme="cpc">H01</class-ref>, <class-ref scheme="cpc">H05</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/36</classification-symbol><definition-title>simultaneously only, i.e. parallel type</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Asynchronous serial converters</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/42</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Thermometer to binary encoders</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M7/165</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">It is noted that some patent documents deal with converters stated by the inventor to be &quot;parallel converters using n comparators for n bits&quot; or similar but in which in fact the reference values of the second and further comparators are modified according to the outputs of one or more preceding comparators. Thus, in reality these converters are not parallel but asynchronous serial converters falling within the scope of <class-ref scheme="cpc">H03M1/42</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/42</classification-symbol><definition-title>Sequential comparisons in series-connected stages with no change in value of analogue signal</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multiple stage A/D converters in which the input signal is broadcasted to all stages while the reference value applied to each stage but the first one is modified by the output of one or more preceding stages.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body"><media id="media0.jpg" file-name="cpc-def-H03M-0000.jpg" type="jpeg" preferred-width="08.53cm" preferred-height="06.13cm"/></paragraph-text><paragraph-text type="body"><media id="media1.jpg" file-name="cpc-def-H03M-0001.jpg" type="jpeg" preferred-width="08.53cm" preferred-height="06.53cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/44</classification-symbol><definition-title>Sequential comparisons in series-connected stages with change in value of analogue signal</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multiple stage A/D converters in which the input signal is broadcasted to all stages while the reference value applied to each stage but the first one is modified by the output of one or more preceding stages.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/48</classification-symbol><definition-title>Servo-type converters</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">A/D converters in which the output signal continuously tracks the input signal by means of reconversion of the output signal to an analogue feedback signal which is compared to the input signal.</paragraph-text><paragraph-text type="body">The error signal usually adjusts the digital generator in one or the other direction, in dependence upon the sign of the error, in order to reach the correct position along the shortest route. However, occasionally the digital generator can be adjusted in one direction only; then it has to move circularly through nearly a full cycle in order to obtain a change in the other direction.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">It is difficult sometimes to distinguish the latter systems from the range sweeping type (<class-ref scheme="cpc">H03M1/56</class-ref>) in which, however, the digital generator returns to a datum position between successive conversions.</paragraph-text><paragraph-text type="body">The &quot;successive approximation&quot; type converters (<class-ref scheme="cpc">H03M1/46</class-ref>) are sometimes called &quot;feedback converters&quot; as well but are also reset between conversions.</paragraph-text><paragraph-text type="body">Also, it is sometimes difficult to distinguish servo-type converters from A/D converters using differential modulation (<class-ref scheme="cpc">H03M3/00</class-ref>) which, however, deliver an output signal having a reduced number of bits at an oversampling rate, thus needing a decimation filter for converting it to a final result at full resolution and Nyquist rate. General analogue servo-systems using only digital feedback, for example as shown in the following block diagram, do, strictly spoken, not fall within the definition of an A/D conversion system.</paragraph-text><paragraph-text type="body">However, they are very similar to an A/D conversion system using a D/A converter in a feedback arrangement (output Y instead of X) and therefore these systems are classified in <class-ref scheme="cpc">H03M1/48</class-ref> unless the converters are merely shown as black boxes.</paragraph-text><paragraph-text type="body"><media id="media3.jpg" file-name="cpc-def-H03M-0003.jpg" type="jpeg" preferred-width="13.25cm" preferred-height="03.25cm"/></paragraph-text></section-body></relationship></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/50</classification-symbol><definition-title>with intermediate conversion to time interval  (<class-ref scheme="cpc">H03M1/64</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Analogue/digital converters with intermediate conversion to phase of sinusoidal or similar periodical signals</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/64</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Time-to-digital converters</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G04F10/005</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/66</classification-symbol><definition-title>Digital/analogue converters  ({<class-ref scheme="cpc">H03M1/001</class-ref> &#8211; } <class-ref scheme="cpc">H03M1/10</class-ref> take precedence)</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H03M1/001</class-ref> - <class-ref scheme="cpc">H03M1/10</class-ref> take precedence</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/668</classification-symbol><definition-title>{Servo-type converters}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">D/A converters in which the output signal continuously tracks the input signal by means of reconversion of the output signal to an digital feedback signal which is compared to the input signal.</paragraph-text><paragraph-text type="body">The error signal usually adjusts the analogue generator in one or the other direction, in dependence upon the sign of the error, in order to reach the correct position along the shortest route. However, occasionally the analogue generator can be adjusted in one direction only; then it has to move circularly through nearly a full cycle in order to obtain a change in the other direction. It is difficult sometimes to distinguish the latter systems from the range sweeping type (<class-ref scheme="cpc">H03M1/82</class-ref>) in which, however, the analogue generator returns to a datum position between successive conversions.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M1/78</classification-symbol><definition-title>using ladder network</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Networks comprising impedances in series as well as parallel branches.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Networks having impedances in series branches only</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/76</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Networks having impedances in parallel branches only</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/80</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-05-01"><classification-symbol scheme="cpc">H03M3/00</classification-symbol><definition-title>Conversion of analogue values to or from differential modulation</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Analogue differential modulators, e.g. delta modulators, differential pulse code modulators, delta-sigma modulators;</paragraph-text></list-item><list-item><paragraph-text type="body">A/D and D/A converters or conversion systems using differential modulation.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">The structural association with components such as transducers, sensors, gain stages or filters can be classified either in <class-ref scheme="cpc">H03M3/00</class-ref> or in the subclass covering the component (or in both the subclasses), depending on which aspect is more relevant.</paragraph-text><paragraph-text type="body">In particular differential modulators represented as &quot;black boxes&quot; in a specific application (e.g. a measuring or telecommunication system) are in general not classified in <class-ref scheme="cpc">H03M</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Digital delta-sigma modulators</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M7/3004</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.3cm"><paragraph-text type="body">Recording or reproducing data using A/D or D/A converters</paragraph-text></table-column><table-column preferred-width="3.73cm"><paragraph-text type="body"><class-ref scheme="cpc">G11B20/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.3cm"><paragraph-text type="body">Transmission systems using differential modulation</paragraph-text></table-column><table-column preferred-width="3.73cm"><paragraph-text type="body"><class-ref scheme="cpc">H04B14/06</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><section-body><paragraph-text type="preamble">In patent documents the following abbreviations are often used:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ADM</paragraph-text></table-column><table-column><paragraph-text type="body">Adaptive Delta Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ADPCM</paragraph-text></table-column><table-column><paragraph-text type="body">Adaptive Differential Pulse Code Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ADSM</paragraph-text></table-column><table-column><paragraph-text type="body">Adaptive Delta-Sigma Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DM</paragraph-text></table-column><table-column><paragraph-text type="body">Delta Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DPCM</paragraph-text></table-column><table-column><paragraph-text type="body">Differential Pulse Code Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DPWM</paragraph-text></table-column><table-column><paragraph-text type="body">Differential Pulse Width Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DSM</paragraph-text></table-column><table-column><paragraph-text type="body">Delta-Sigma Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MASH</paragraph-text></table-column><table-column><paragraph-text type="body">Multiple Stage Noise Shaping Delta-Sigma Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SDM</paragraph-text></table-column><table-column><paragraph-text type="body">Sigma-Delta Modulator</paragraph-text></table-column></table-row></table><paragraph-text type="preamble">In patent documents the following expressions are often used as synonyms:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Bitstream converter</paragraph-text></table-column><table-column><paragraph-text type="body">A/D converter using single bit delta-sigma modulation</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Noise-shaper</paragraph-text></table-column><table-column><paragraph-text type="body">delta-sigma modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Sigma-delta modulator</paragraph-text></table-column><table-column><paragraph-text type="body">delta-sigma modulator</paragraph-text></table-column></table-row></table></section-body></synonyms-keywords></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M3/04</classification-symbol><definition-title>Differential modulation with several bits {, e.g. differential pulse code modulation [DPCM]  (<class-ref scheme="cpc">H03M3/30</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Delta-sigma modulation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M3/30</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Voice coding</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G10L19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Image coding</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M3/354</classification-symbol><definition-title>{at one point, i.e. by adjusting a single reference value, e.g. bias or gain error}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Gain setting for range control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M3/478</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M3/382</classification-symbol><definition-title>{at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Gain setting for range control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M3/478</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M3/494</classification-symbol><definition-title>{Sampling or signal conditioning arrangements specially adapted for delta-sigma type analogue/digital conversion systems}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Sample/hold circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C27/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Sample rate conversion</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H17/0416</class-ref>, <class-ref scheme="cpc">H03H17/0621</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M3/508</classification-symbol><definition-title>{Details relating to the interpolation process}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interpolation filters in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H17/0416</class-ref>, <class-ref scheme="cpc">H03H17/0621</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M5/00</classification-symbol><definition-title>Conversion of the form of the representation of individual digits</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Conversion of codes where one aspect is the representation of the code as a signal, e.g. a code embodied by pulses or other shapes (e.g. sinusoidal). Examples are modulation codes (like Manchester coding).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">A/D or D/A conversion</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Differential modulation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M3/00</class-ref>, <class-ref scheme="cpc">H03M7/3002</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In groups <class-ref scheme="cpc">H03M5/02</class-ref>&#160;-&#160;<class-ref scheme="cpc">H03M5/22</class-ref>, in the absence of an indication to the contrary, an invention is classified in the last appropriate place.</paragraph-text><paragraph-text type="body">Classification of additional information:</paragraph-text><list><list-item><paragraph-text type="body">The invention as such as well as additional information shall be classified.</paragraph-text></list-item><list-item><paragraph-text type="body">The use of the Indexing Codes for classification is compulsory and shall be used in addition to the appropriate CPC Symbol.</paragraph-text></list-item><list-item><paragraph-text type="body">For the search in main group <class-ref scheme="cpc">H03M5/00</class-ref> it is noted that additional information has been classified in this group from 01--04--2004 onwards.</paragraph-text></list-item></list></section-body></special-rules></definition-item>
<definition-item date-revised="2020-01-01"><classification-symbol scheme="cpc">H03M7/00</classification-symbol><definition-title>Conversion of a code where information is represented by a given sequence or number of digits to a code where the same {, similar or subset of} information is represented by a different sequence or number of digits</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">A sequence of numerical or textual symbols representing a code and transformations/conversions thereof into a different sequence of numbers or textual symbols. It comprises in particular code conversions resulting in shorter codes (data compression and decompression).</paragraph-text><paragraph-text type="body">The sequence of textual symbols could be part of a structured text document, for example an XML document.</paragraph-text><paragraph-text type="body">Also covered are devices which provide for such code conversion, e.g. hardware implemented code converters and code converters based on logic circuit and programmable converters.</paragraph-text><paragraph-text type="body">Furthermore, data reduction methods in order to get a short representation of a signal or of digital data in general are also covered. An example would be methods for reducing the number of necessary samples in data acquisition.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Relations between <class-ref scheme="cpc">H03M7/46</class-ref> and <class-ref scheme="cpc">H03M5/145</class-ref>:</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">H03M7/46</class-ref> deals with data compression by replacing a sequence of same digits/characters with the value of the digit/character and a specification of its number (run-length code/compression).</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H03M5/145</class-ref> deals with run-length-limited codes, i.e. modulation schemes which contain a maximum number of same digits.</paragraph-text></list-item></list><paragraph-text type="body">Relations between <class-ref scheme="cpc">H03M7/30</class-ref> and <class-ref scheme="cpc">H04N19/00</class-ref>:</paragraph-text><paragraph-text type="body">Use of data compression bandwidth reduction for in video coding (<class-ref scheme="cpc">H04N19/00</class-ref>) when the data compression is merely represented as a &quot;black box&quot; are not in the scope of <class-ref scheme="cpc">H03M7/30</class-ref>. However, if a certain data compression scheme for video bandwidth reduction is detailed and goes beyond conventional compression algorithms, this new aspect can be classified in <class-ref scheme="cpc">H03M7/30</class-ref>. An example is the use of arithmetic coding in video coding (e.g. CABAC) where specific aspects should be classified under <class-ref scheme="cpc">H03M7/30</class-ref>.</paragraph-text><paragraph-text type="body">In general, data compression schemes merely represented as &quot;black boxes&quot; in a certain application field should not be classified under <class-ref scheme="cpc">H03M7/00</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Use of compressive sensing</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G01L1/00</class-ref>, <class-ref scheme="cpc">G01L5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Processing of structured documents, e.g. xml, also for the purpose of size reduction</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F40/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Audio coding</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G10L19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Source coding for video and arithmetic data compression for video coding</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H04N19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><list><list-item><paragraph-text type="body">In groups <class-ref scheme="cpc">H03M7/02</class-ref>&#160;-&#160;<class-ref scheme="cpc">H03M7/50</class-ref>, in the absence of an indication to the contrary, an invention is classified in the last appropriate place.</paragraph-text></list-item></list><paragraph-text type="body">Classification of additional information:</paragraph-text><list><list-item><paragraph-text type="body">The invention as such as well as additional information shall be classified.</paragraph-text></list-item><list-item><paragraph-text type="body">The use of the Indexing Codes for classification is compulsory and shall be used in addition to the appropriate ECLA code.</paragraph-text></list-item><list-item><paragraph-text type="body">For the search in main group <class-ref scheme="cpc">H03M7/00</class-ref> it is noted that in general additional information has been classified in this group from 01--04--2004 onwards. However, in group branch <class-ref scheme="cpc">H03M7/3002</class-ref> it has been classified for all documents.</paragraph-text></list-item></list><paragraph-text type="body">Further information:</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M7/26</class-ref></paragraph-text><paragraph-text type="body">This subgroup deals solely with data compression and is not to be used for run-length-limited modulation techniques.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M7/30</class-ref></paragraph-text><paragraph-text type="body">This group branch in general deals with all types of data compression unless the data compression is specified merely as a &quot;black box&quot;. It also deals with precoding before the actual compression stage in order to get better compression results (e.g. Burrows-Wheeler transform).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M7/3002</class-ref></paragraph-text><paragraph-text type="body">This group branch deals with digital differential modulation, e.g. delta modulation [DM], differential pulse code modulation [DPCM], delta-sigma modulation.</paragraph-text></section-body></special-rules><synonyms-keywords><section-title>Synonyms and Keywords</section-title><section-body><paragraph-text type="preamble">In patent documents the following abbreviations are often used:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ADM</paragraph-text></table-column><table-column><paragraph-text type="body">Adaptive Delta Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ADPCM</paragraph-text></table-column><table-column><paragraph-text type="body">Adaptive Differential Pulse Code Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ADSM</paragraph-text></table-column><table-column><paragraph-text type="body">Adaptive Delta-Sigma Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CABAC</paragraph-text></table-column><table-column><paragraph-text type="body">Context-Adaptive Binary Arithmetic Coding</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CAVLC</paragraph-text></table-column><table-column><paragraph-text type="body">Context-Adaptive Variable Length Coding</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DM</paragraph-text></table-column><table-column><paragraph-text type="body">Delta Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DPCM</paragraph-text></table-column><table-column><paragraph-text type="body">Differential Pulse Code Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DPWM</paragraph-text></table-column><table-column><paragraph-text type="body">Differential Pulse Width Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DSM</paragraph-text></table-column><table-column><paragraph-text type="body">Delta-Sigma Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">LZ</paragraph-text></table-column><table-column><paragraph-text type="body">Lempel-Ziv</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MASH</paragraph-text></table-column><table-column><paragraph-text type="body">Multiple Stage Noise Shaping Delta-Sgma Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SDM</paragraph-text></table-column><table-column><paragraph-text type="body">Sigma-Delta Modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">VLC</paragraph-text></table-column><table-column><paragraph-text type="body">Variable-Length Coding</paragraph-text></table-column></table-row></table><paragraph-text type="preamble">In patent documents the following expressions are often used as synonyms:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Error quantiser</paragraph-text></table-column><table-column><paragraph-text type="body">error feedback type delta-sigma modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Noise-shaper</paragraph-text></table-column><table-column><paragraph-text type="body">delta-sigma modulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Sigma-delta modulator</paragraph-text></table-column><table-column><paragraph-text type="body">delta-sigma modulator</paragraph-text></table-column></table-row></table></section-body></synonyms-keywords></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M7/20</classification-symbol><definition-title>Conversion to or from n-out-of-m codes</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Number-of-one counters</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/607</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M7/26</classification-symbol><definition-title>Conversion to or from stochastic codes</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">This subgroup deals solely with data compression and is not to be used for run-length-limited modulation techniques.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M7/30</classification-symbol><definition-title>Compression  (speech analysis-synthesis for redundancy reduction <class-ref scheme="cpc">G10L19/00</class-ref>; for image communication <class-ref scheme="cpc">H04N</class-ref>); Expansion; Suppression of unnecessary data, e.g. redundancy reduction</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">all types of data compression unless the data compression is specified merely as a &quot;black box&quot;. It also deals with precoding before the actual compression stage in order to get better compression results, e.g. Burrows-Wheeler transform.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Speech analysis-synthesis for redundancy reduction</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G10L19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Speech analysis-synthesis for image communication</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Data acquisition</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F17/40</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Image data processing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06T9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Redundancy reduction in data recording</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11B20/14</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Transmission</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04B1/66</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M7/3044</classification-symbol><definition-title>{Conversion to or from differential modulation with several bits only, i.e. the difference between successive samples being coded by more than one bit, e.g. differential pulse code modulation [DPCM]  (<class-ref scheme="cpc">H03M7/3004</class-ref> takes precedence; voice coding <class-ref scheme="cpc">G10L19/00</class-ref>; image coding  <class-ref scheme="cpc">H04N19/00</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Digital delta-sigma modulation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M7/3004</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Speech analysis-synthesis for redundancy reduction</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G10L19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Speech analysis-synthesis for image communication</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Image data processing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06T9/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H03M9/00</classification-symbol><definition-title>Parallel/series conversion or vice versa  (digital stores in which the information is moved stepwise per se <class-ref scheme="cpc">G11C19/00</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Parallel/series conversion or vice-versa, in general;</paragraph-text><paragraph-text type="body">Timing and synchronisation aspects thereof.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Parallel/series conversion or vice-versa of bits, or groups of bits, which are specifically adapted for transmission in telecommunication or data communication apparatus</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H04J3/047</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Generation or distribution of clock signals, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F1/04</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Regularising the speed of data flow, e.g. using first in first out registers for implementing a data queue, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F5/06</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Frequency multipliers or dividers, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F7/68</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Digital stores in which the information is moved stepwise, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G11C19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Synchronisation of pulse signals to a clock signal, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K5/135</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Multiplexer switches, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K17/002</class-ref>, <class-ref scheme="cpc">H03K17/62</class-ref>, <class-ref scheme="cpc">H03K17/693</class-ref>, <class-ref scheme="cpc">H03K17/76</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Frequency dividers using counters, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K21/00</class-ref> - <class-ref scheme="cpc">H03K29/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Phase locked loops or delay locked loops, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H03L7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Synchronisation of a data receiver with a transmitter, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H04L7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Line transmission arrangements where a single bit stream is divided between several channels and reassembled at the receiver, per se</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">H04L25/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H03M11/00</classification-symbol><definition-title>Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys  (keyboard switch arrangements, structural association of coders and keyboards <class-ref scheme="cpc">H01H13/70</class-ref>, <class-ref scheme="cpc">H03K17/94</class-ref>)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="11.3cm"><paragraph-text type="body">Mapping, i.e. converting a generated code set to a different one</paragraph-text></table-column><table-column preferred-width="3.73cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F3/023</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.3cm"><paragraph-text type="body">Virtual, i.e. software generated keyboards</paragraph-text></table-column><table-column preferred-width="3.73cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F3/023</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.3cm"><paragraph-text type="body">Constructional details of keys or keyboards</paragraph-text></table-column><table-column preferred-width="3.73cm"><paragraph-text type="body"><class-ref scheme="cpc">H01H13/70</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.3cm"><paragraph-text type="body">Electrical details of keyboard switches</paragraph-text></table-column><table-column preferred-width="3.73cm"><paragraph-text type="body"><class-ref scheme="cpc">H03K17/94</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><section-body><paragraph-text type="preamble">In patent documents the following expressions are often used as synonyms:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Ghost key</paragraph-text></table-column><table-column><paragraph-text type="body">Phantom key</paragraph-text></table-column></table-row></table></section-body></synonyms-keywords></definition-item>
<definition-item date-revised="2023-01-01"><classification-symbol scheme="cpc">H03M13/00</classification-symbol><definition-title>Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes  (error detection or error correction for analogue/digital, digital/analogue or code conversion <class-ref scheme="cpc">H03M1/00</class-ref> &#8211; <class-ref scheme="cpc">H03M11/00</class-ref>; specially adapted for digital computers <class-ref scheme="cpc">G06F11/08</class-ref>; for information storage based on relative movement between record carrier and transducer <class-ref scheme="cpc">G11B</class-ref>, e.g. <class-ref scheme="cpc">G11B20/18</class-ref>; for static stores <class-ref scheme="cpc">G11C</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Encoding, decoding, coding or decoding schemes for the correction or detection of errors, i.e. error control coding (ECC) or forward error correction (FEC)</paragraph-text><list><list-item><paragraph-text type="body">Codes for the correction or detection of errors, e.g. block codes, convolutional codes or concatenated codes</paragraph-text></list-item><list-item><paragraph-text type="body">Construction or design (including modification of existing codes by e.g. puncturing or extension) of codes for the correction or detection of errors</paragraph-text></list-item><list-item><paragraph-text type="body">Algorithms, methods or devices for encoding or decoding of codes for the correction or detection of codes</paragraph-text></list-item><list-item><paragraph-text type="body">Unequal error protection codes or schemes, i.e. codes or coding schemes that provide several levels of error protection</paragraph-text></list-item></list><paragraph-text type="body">Coded modulation for error detection or correction.</paragraph-text><paragraph-text type="body">Combination of error correction coding and techniques for the efficient use of the spectrum, e.g. modulation codes with error correction properties</paragraph-text><paragraph-text type="body">Synchronisation by means of error correction codes</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H03M13/00</class-ref> has relationships with a plurality of different other technical areas, wherein the relationships are characterised in that the other technical areas relate to applications and frameworks to which the <class-ref scheme="cpc">H03M13/00</class-ref> specific techniques are applied.</paragraph-text><paragraph-text type="body">Techniques for error control coding and forward error correction, which are characterised by their intrinsic nature, which is independent of its field of use, are to be classified in <class-ref scheme="cpc">H03M13/00</class-ref>. This makes <class-ref scheme="cpc">H03M13/00</class-ref> a function-oriented place.</paragraph-text><paragraph-text type="body">The application of techniques for error control coding or forward error correction in the sense that a function is plugged into an application without modification of the intrinsic properties of the function itself is only to classified in the respective application place (e.g. the use of a CRC check to determine whether data read from a memory is error free, the use of Reed-Solomon codes on a recording medium, the use of LDPC coded modulation in a transmitter arrangement).</paragraph-text><paragraph-text type="body">If the application requires an adaptation of the techniques for error control coding or forward error correction to a particular application place, which involves a modification of the intrinsic properties of the function as well, then the classification in the function-oriented place and the application place is obligatory (e.g. the use of a CRC in a memory wherein the CRC calculation is parallelized in order to increase the read speed; this modification involves an intrinsic property of the CRC calculation; e.g. the design of an LDPC code having particular distance properties for a LDPC coded modulation scheme in a transmitter arrangement).</paragraph-text><paragraph-text type="body">The application places that have relationships with <class-ref scheme="cpc">H03M13/00</class-ref> are as follows:</paragraph-text><list><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to memories and computers: <class-ref scheme="cpc">G06F11/00</class-ref>, in particular <class-ref scheme="cpc">G06F11/08</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to recording: <class-ref scheme="cpc">G11B20/00</class-ref>, in particular <class-ref scheme="cpc">G11B20/18</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to static stores: <class-ref scheme="cpc">G11C29/00</class-ref>;</paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to arrangements at the transmitting and receiving sides of transmission systems: <class-ref scheme="cpc">H04L1/00</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to packet switched networks (e.g. packet loss): <class-ref scheme="cpc">H04L12/00</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to base band systems for channel estimation, detection (e.g. sequence estimation, MAP detection) and equalisation: <class-ref scheme="cpc">H04L25/00</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to modulated carries systems: <class-ref scheme="cpc">H04L27/00</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to signalling and control (for e.g. protocol aspects such as error control mechanisms in multimedia streaming protocols): <class-ref scheme="cpc">H04L65/00</class-ref>, for e.g. protocol aspects (e.g. error control mechanisms in multimedia streaming protocols)</paragraph-text></list-item><list-item><paragraph-text type="body">The mere application of error control coding or forward error correction to television systems: <class-ref scheme="cpc">H04N7/0357</class-ref> and <class-ref scheme="cpc">H04N19/89</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H03M13/00</class-ref> is the application place for functions from <class-ref scheme="cpc">G06F7/00</class-ref>, e.g. finite field processing (<class-ref scheme="cpc">G06F7/00</class-ref>) for encoding or decoding of Reed-Solomon codes.</paragraph-text></list-item></list></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Error detection or error correction for analogue/digital, digital analogue or code conversion</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03M1/00</class-ref> - <class-ref scheme="cpc">H03M11/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Information storage based on relative movement between record carrier and transducer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Specially Adapted for digital computers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F11/08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Static stores</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Error detection or Error correction in transmission systems</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L1/004</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Television Systems</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N7/0357</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Implementation aspects regarding operations, e.g. finite field processing</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.27cm"><paragraph-text type="body">Application places in which specially adapted ECC/FEC techniques may be found</paragraph-text></table-column><table-column preferred-width="3.76cm"><paragraph-text type="body"><class-ref scheme="cpc">G06F11/00</class-ref>, <class-ref scheme="cpc">G11B20/00</class-ref>, <class-ref scheme="cpc">G11C29/00</class-ref>, <class-ref scheme="cpc">H04L1/00</class-ref>, <class-ref scheme="cpc">H04L12/00</class-ref>, <class-ref scheme="cpc">H04L25/00</class-ref>, <class-ref scheme="cpc">H04L27/00</class-ref>, <class-ref scheme="cpc">H04N7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cryptographic mechanisms or cryptographic; arrangements for secret or secure communications; Network security protocols</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Network architectures or network communication protocols for network security</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L63/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Network arrangements, protocols or services for supporting real-time applications in data packet communication</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L65/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Network arrangements or protocols for supporting network services or applications</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L67/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The invention as such as well as additional information shall be classified</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/61</class-ref> - <class-ref scheme="cpc">H03M13/65</class-ref> are used to introduce a so-called 2nd dimension to the classification and are, thus, always to be used in combination with one of the subgroups of the range <class-ref scheme="cpc">H03M13/00</class-ref>-<class-ref scheme="cpc">H03M13/45</class-ref> or the corresponding Indexing Codes</paragraph-text><paragraph-text type="body">Component or constituent codes within a particular scheme are to be classified by means of the appropriate Indexing Codes; for instance, a product code built from a Reed-Muller code and a BCH code should be classified using <class-ref scheme="cpc">H03M13/2909</class-ref> (product code) and <class-ref scheme="cpc">H03M13/136</class-ref> and <class-ref scheme="cpc">H03M13/152</class-ref> to indicate its component codes</paragraph-text><paragraph-text type="body">For the search in main group <class-ref scheme="cpc">H03M13/00</class-ref> it is noted that additional information has been classified in this group from 01-04-2004 onwards.</paragraph-text><paragraph-text type="body">Further information:</paragraph-text><paragraph-text type="body">It follows a brief explanation of those CPC subgroups, where it might not be clear from the wording alone what technical features are meant to fall within their scope:</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/6362</class-ref></paragraph-text><list><list-item><paragraph-text type="body">covers punctured codes in general and particular details regarding a strategy/scheme for rate matching by puncturing that extends beyond the mere use of punctured codes</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H03M13/6368</class-ref>, <class-ref scheme="cpc">H03M13/6393</class-ref> should be used when a particular type of puncturing is used, viz. rate compatible or complementary puncturing</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/033</class-ref></paragraph-text><list><list-item><paragraph-text type="body">this subgroup covers methods for the construction of codes, wherein the generic term construction covers the design of generator and parity-check matrices, the design of generator polynomials, the design of mapping schemes, the design of puncturing schemes etc.</paragraph-text></list-item><list-item><paragraph-text type="body">if the design includes a computer search or a random component with subsequent optimisation, then the subgroup <class-ref scheme="cpc">H03M13/033</class-ref> shall be allocated</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/091</class-ref></paragraph-text><list><list-item><paragraph-text type="body">this subgroup covers the calculation of CRCs (either during encoding or decoding) when the calculation is performed in a parallel or partly parallel manner, e.g. by 8 or 32 bit parallel processing</paragraph-text></list-item><list-item><paragraph-text type="body">in contrast to partly parallel or parallel processing, there is serial processing in which a CRC is calculated 1 bit by 1 bit as it is done with a conventional linear feed-back shift register</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/093</class-ref></paragraph-text><list><list-item><paragraph-text type="body">in some applications a CRC is calculated over an information word of n bits</paragraph-text></list-item><list-item><paragraph-text type="body">during transmission over a plurality of hops, the information word may be updated, e.g. some bits in the header are changed, which requires a recalculation of the CRC</paragraph-text></list-item><list-item><paragraph-text type="body">methods that do not fully recalculate the CRC but update the CRC only in respect to the changes of the information word (by exploitation of the linearity of the CRC code) are to be classified here</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/1114</class-ref></paragraph-text><list><list-item><paragraph-text type="body">known in the literature as &quot;Memory-Aware Decoder Architectures&quot; and &quot;Merged-Schedule Message-Passing (MSMP) algorithm&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">see XP011104612 page 980, Section <class-ref scheme="cpc">C</class-ref> for a detailed description</paragraph-text></list-item><list-item><paragraph-text type="body">the memory efficiency is mainly due to eliminating the storage required to save every bit-to-check messages or check-to-bit messages as in the standard message passing decoding algorithm</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/1131</class-ref></paragraph-text><list><list-item><paragraph-text type="body">scheduling is the order in which the messages of the graph should be propagated</paragraph-text></list-item><list-item><paragraph-text type="body">the &quot;classical&quot; scheduling is the so-called flooding schedule, where all nodes of one class, e.g. all messages send from bit nodes to check nodes, are updated before the nodes of the other class, e.g. all messages send from variable nodes to check nodes, are updated; this can be done one node at a time (serially) or in parallel.</paragraph-text></list-item><list-item><paragraph-text type="body">full parallel flooding schedule processing should be classified under <class-ref scheme="cpc">H03M13/1134</class-ref> (Remark: any full parallel schedule is implicitly a flooding schedule) and partly parallel flooding schedule processing under <class-ref scheme="cpc">H03M13/1137</class-ref></paragraph-text></list-item><list-item><paragraph-text type="body">note that serial flooding schedules are not explicitly classified</paragraph-text></list-item><list-item><paragraph-text type="body">the &quot;shuffled&quot; scheduling mixes check node and variable node processing, e.g. check node processing of some check nodes is started before all variable nodes have been updated; this again can be performed serially, i.e. one node after the other, or partly-parallel, i.e. several nodes in parallel.</paragraph-text></list-item><list-item><paragraph-text type="body">serial &quot;shuffled&quot; scheduling should solely be classified under <class-ref scheme="cpc">H03M13/114</class-ref>.</paragraph-text></list-item><list-item><paragraph-text type="body">partly-parallel &quot;shuffled&quot; scheduling should be classified under <class-ref scheme="cpc">H03M13/1137</class-ref> and <class-ref scheme="cpc">H03M13/114</class-ref>.</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/155</class-ref></paragraph-text><list><list-item><paragraph-text type="body">only for shortened or extended codes that fit into <class-ref scheme="cpc">H03M13/151</class-ref>; these codes include in particular Reed-Solomon and BCH codes</paragraph-text></list-item><list-item><paragraph-text type="body">code shortening or extension for codes other than that, i.e. for codes that are not associated with error location and error correction polynomials, are to be classified under <class-ref scheme="cpc">H03M13/618</class-ref>; these codes include, for instance, Hamming codes or LDPC codes</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/1555</class-ref></paragraph-text><list><list-item><paragraph-text type="body">decoder implementations that comprise a set of data processing elements connected in series, so that the output of one element is the input of the next one and so that the elements of a pipeline are often executed in parallel or in time-sliced fashion</paragraph-text></list-item><list-item><paragraph-text type="body">for instance, Reed-Solomon decoders are often implemented using a pipeline with 3 stages for syndrome calculation, calculation of the error locator polynomial and Chien search; cf. e.g. US2003140303</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/1565</class-ref></paragraph-text><list><list-item><paragraph-text type="body">a cyclic block code with minimum hamming distance d can correct up to (d-1)/2 errors</paragraph-text></list-item><list-item><paragraph-text type="body">however, as long as the code is not perfect, i.e. does not meet the Hamming bound, there exist error patterns with weight greater than (d-1)/2 that can be corrected</paragraph-text></list-item><list-item><paragraph-text type="body">algorithms that provide decoding beyond (d-1)/2 errors are to be classified using <class-ref scheme="cpc">H03M13/1565</class-ref></paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/157</class-ref></paragraph-text><list><list-item><paragraph-text type="body">evaluation of polynomial equations, e.g. syndrome evaluation using a blockwise parallelized Horner scheme</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/1575</class-ref></paragraph-text><list><list-item><paragraph-text type="body">direct decoding denotes decoding methods/decoders that do not require the calculation and evaluation of the error locator polynomial by means of complex algorithms like Berlekamp-Massey decoding or Chien search</paragraph-text></list-item><list-item><paragraph-text type="body">direct decoding is limited to small error weights or codes with small minimum Hamming distance</paragraph-text></list-item><list-item><paragraph-text type="body">by means of direct decoding the error locator polynomial or its roots or even the error values can be directly determined from the syndromes</paragraph-text></list-item></list><paragraph-text type="body"><class-ref scheme="cpc">H03M13/158</class-ref></paragraph-text><paragraph-text type="body">Methods and arrangements for finite field processing when applied in an encoder or decoder for error correcting codes, e.g. a finite field multiplier.</paragraph-text><paragraph-text type="body">If the finite field processing is not disclosed in the context of error control coding, then this class is not to be given.</paragraph-text><paragraph-text type="body">Methods and arrangements for finite field arithmetic are always to be circulated to <class-ref scheme="cpc">G06F7/72</class-ref>.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/25</class-ref></paragraph-text><paragraph-text type="body">Coded modulation.</paragraph-text><paragraph-text type="body">The subgroups <class-ref scheme="cpc">H03M13/251</class-ref> - <class-ref scheme="cpc">H03M13/258</class-ref> provide details as to the type of code that is used.</paragraph-text><paragraph-text type="body">The type of code can be further refined by using the appropriate Indexing Code or ECLA subgroup; e.g. coded modulation with a Reed-Muller code would be classified using <class-ref scheme="cpc">H03M13/251</class-ref> (coded modulation with block coding) and <class-ref scheme="cpc">H03M13/136</class-ref> (Reed-Muller codes).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/27</class-ref></paragraph-text><paragraph-text type="body">For a complete classification of a document concerning interleaving, it may be required to allocate more than one subgroup of <class-ref scheme="cpc">H03M13/27</class-ref> to the document.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2703</class-ref> - <class-ref scheme="cpc">H03M13/2757</class-ref> relate to different types of interleavers, whereas <class-ref scheme="cpc">H03M13/2771</class-ref> - <class-ref scheme="cpc">H03M13/2796</class-ref> relate to characteristics other than the type of interleaving.</paragraph-text><paragraph-text type="body">Hence, a document relating to interleaving should usually have a designation of the type of interleaving (<class-ref scheme="cpc">H03M13/2703</class-ref> - <class-ref scheme="cpc">H03M13/2757</class-ref>) and optionally one or more classes relating to the other characteristics (<class-ref scheme="cpc">H03M13/2771</class-ref> - <class-ref scheme="cpc">H03M13/2796</class-ref>).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2771</class-ref> indicates that the document deals with interleavers/interleaving for turbo codes (so-called turbo code internal interleavers).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2728</class-ref></paragraph-text><paragraph-text type="body">This subgroup covers the principle underlying a helical type interleaver for 1-bit dummy codes</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/276</class-ref></paragraph-text><paragraph-text type="body">This subgroup covers the actual calculation of interleaving addresses.</paragraph-text><paragraph-text type="body">Note that the principle underlying a particular interleaving type may be described without actually providing details about how the address or index calculation is performed or implemented.</paragraph-text><paragraph-text type="body">If a document does not only relate to a particular type of interleaver but provides in addition details about the calculation of interleaver addresses or indices, then this class should be given in addition.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2764</class-ref></paragraph-text><paragraph-text type="body">Circuits/hardware implementations for the calculation of interleaver addresses or indices.</paragraph-text><paragraph-text type="body">See also the comments w.r.t. <class-ref scheme="cpc">H03M13/276</class-ref>.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2912</class-ref></paragraph-text><paragraph-text type="body">Product codes in which the sub-block comprising the checks-on-checks or parity-on-parity is not present (as it is either not generated or removed).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2927</class-ref></paragraph-text><paragraph-text type="body">Turbo decoding of concatenated block codes is to be classified in <class-ref scheme="cpc">H03M13/2963</class-ref>.</paragraph-text><paragraph-text type="body">If the decoding strategy involves iterative decoding different from turbo decoding, e.g. sub-sequent decoding of rows and columns of a product code, then this feature (iterative decoding) is to be classified using <class-ref scheme="cpc">H03M13/2948</class-ref>.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2939</class-ref></paragraph-text><paragraph-text type="body">Coding schemes including any concatenation of two or more convolutional codes, wherein decoding is not based on the turbo principle, e.g. serial concatenation of convolutional codes without turbo decoding.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2948</class-ref></paragraph-text><paragraph-text type="body">If the decoding strategy involves iterative decoding different from turbo decoding, e.g. decoding without exchange of extrinsic soft-decision information between decoders, then this feature (iterative decoding) is to be classified using <class-ref scheme="cpc">H03M13/2948</class-ref>.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/2957</class-ref></paragraph-text><paragraph-text type="body">Note that <class-ref scheme="cpc">H03M13/2957</class-ref> is also to be allocated when a component code is replaced by a non-coded constraint, e.g. turbo equalisation (cf. also the Glossary of terms and the comments on <class-ref scheme="cpc">H03M13/63</class-ref>).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/333</class-ref></paragraph-text><paragraph-text type="body">Feedback from the channel decoder to a synchronisation unit is used to establish synchronisation with respect to a frame or block of bits.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/336</class-ref></paragraph-text><paragraph-text type="body">Phase recovery in combination with channel decoding, wherein feedback from the channel decoder to phase estimation is used to achieve or improve the recovery/estimation of the symbol phase.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/3707</class-ref></paragraph-text><paragraph-text type="body">Decoding methods or techniques providing more than one decoding algorithm for one code and selection of the appropriate decoding method or technique</paragraph-text><paragraph-text type="body">Adaptive decoding in which decoding is adapted to some extrinsic or intrinsic parameter, e.g. setting of internal thresholds.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/3715</class-ref></paragraph-text><paragraph-text type="body">The extrinsic or intrinsic parameter is the number of estimated errors or information about the state of the channel (e.g. SNR).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/3723</class-ref></paragraph-text><paragraph-text type="body">Initialisation is meant to denote the configuration of the decoder (e.g. setting of internal variables) prior to decoding.</paragraph-text><paragraph-text type="body">Initialisation of MAP decoders for turbo decoding using the result of the previous iteration; initialisation of variable nodes for LDPC code decoding; initialisation of state probabilities for a tail-biting MAP decoder.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/3776</class-ref></paragraph-text><paragraph-text type="body">Note that re-encoding is often performed to estimate error rates but is not integral to decoding as such.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/3994</class-ref></paragraph-text><paragraph-text type="body">For trellis decoding, some bits may be known (e.g. during decoding of concatenated codes, padding bits) to the decoder, which exploits this information as a priori information.</paragraph-text><paragraph-text type="body">The trellis decoder is forced to take the a priori known decision, for instance, by adding to the ACS circuit a decision-overriding logic or by saturating state or branch metrics.</paragraph-text><paragraph-text type="body">This technique is sometimes referred to by state pinning or decision forcing or trellis pruning.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/451</class-ref></paragraph-text><paragraph-text type="body">For decoding, the optimum code word (in terms of a metric) is searched in a set of possible code words</paragraph-text><paragraph-text type="body">The set of possible code words is often denoted by candidate code words</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/456</class-ref></paragraph-text><paragraph-text type="body">This subgroup includes maximum likelihood or MAP decoding, wherein a list of all code words of the code or its dual code is processed.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/458</class-ref></paragraph-text><paragraph-text type="body">SISO decoding of block codes with updating of hard decisions of most reliable symbols using extrinsic information from least reliable symbols.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/613</class-ref></paragraph-text><paragraph-text type="body">Use of properties of the code to be encoded or decoded that relate to its dual code.</paragraph-text><paragraph-text type="body">This includes, for instance, decoding using the trellis of the dual code instead of that of the code itself.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/63</class-ref> and its subgroups:</paragraph-text><paragraph-text type="body">These subgroups are intended to cover the combination of error control coding and other techniques.</paragraph-text><paragraph-text type="body">These subgroups are in particular important when the so-called turbo principle is applied to e.g. demodulation (turbo demodulation) or equalisation (turbo equalisation); then, <class-ref scheme="cpc">H03M13/2957</class-ref> is to be used to indicate the use of the turbo principle and <class-ref scheme="cpc">H03M13/6325</class-ref> and <class-ref scheme="cpc">H03M13/6331</class-ref>, respectively, are used to indicate the non-coded constraint.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H03M13/65</class-ref> and its subgroups:</paragraph-text><list><list-item><paragraph-text type="body">These subgroups are in general independent of the error control code/scheme and relate to implementation aspects and the intended application (in terms of standardized communication systems)</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H03M13/6569</class-ref> is used for documents that are specific to implementations on processors or in software (e.g. software defined radio)</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H03M13/6575</class-ref> covers implementations using circuits without memory, e.g. boolean circuits; these type of circuits are often applied to encoding and decoding when the operations can be expressed by means of boolean algebra</paragraph-text></list-item></list></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Product</paragraph-text></table-column><table-column><paragraph-text type="body">mathematical operation</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Turbo</paragraph-text></table-column><table-column><paragraph-text type="body"> the term turbo denotes the principle that soft-decision information is exchanged in an iterative manner between two decoders or between one decoder and another unit like e.g. a demodulator or equaliser;turbo is also used to denote a code (turbo code) that can be turbo decoded, e.g. a parallel concatenated convolutional code or a serial concatenated convolutional code</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
      <paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
      <table>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">ACS</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Add-Compare-Select</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">APP</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">A Posteriori Probability</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">BCM</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Block Coded modulation</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">BP</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Belief Propagation</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">CC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Convolutional Code</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">DED</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Double Error Detecting</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">ECC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Error Control Codes/Coding</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">EDC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Error Detection/Detecting Code</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">EG</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Euclidian Geometry</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">EXIT</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">EXtrinsic Information Transfer</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">FEC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Forward Error Correction</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">GF</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Galois Field</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">GMD</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Generalised Minimum Distance</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">LDPC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Low-Density Parity-Check</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">MAP</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Maximum A Posteriori</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">LLR</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Log-Liklihood Ratio</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">MDS</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Maximum Distance Separable</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">ML</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Maximum Likelihood</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">MLD</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Maximum Likelihood Decoding</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">PCCC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Parallel Concatenated Convolutional Code</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">QC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Quasi-Cyclic</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">OSD</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Ordered Statistics Decoding</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">RM</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Reed-Muller</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">RS</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Reed-Solomon</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">RSC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Recursive Systematic Convolutional code</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">SCCC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Serial Concatenated Code</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">SEC</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Single Error Correcting</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">SISO</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Soft-In Soft-Out</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">SOVA </paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Soft-Output Viterbi Algorithm</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">SPA</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Sum-Product Algorithm</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">TB</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Tail-Biting</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">TCM</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Trellis-Coded Modulation</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">UEP</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Unequal Error Protection</paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="4.0cm"><paragraph-text type="body">VA</paragraph-text></table-column><table-column preferred-width="11.03cm"><paragraph-text type="body">Viterbi Algorithm</paragraph-text></table-column></table-row></table>
      </abbreviations><synonyms>
      <paragraph-text type="preamble">In patent documents, the following words/expressions are often used as synonyms:</paragraph-text>
      <list><list-item><paragraph-text type="body">&quot;CRC&quot;, &quot;FCS&quot; and &quot;BCS&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;message passing&quot;, &quot;sum-product algorithm&quot;, &quot;belief propagation&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;APP&quot;, &quot;MAP&quot;, and &quot;BCJR&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;Max-LOG-MAP&quot;, &quot;maxlogMAP&quot;, &quot;maxAPP&quot;</paragraph-text></list-item><list-item><paragraph-text type="body">&quot;LDPC codes&quot; and &quot;Gallager codes&quot;</paragraph-text></list-item></list>
      </synonyms></synonyms-keywords></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M13/09</classification-symbol><definition-title>Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Error detection or correction by redundancy in data representation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F11/08</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M13/158</classification-symbol><definition-title>{Finite field arithmetic processing}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods and arrangements for finite field processing when applied in an encoder or decoder for error correcting codes, e.g. a finite field multiplier.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Methods or arrangements for finite field arithmetic</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F7/72</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the finite field processing is not disclosed in the context of error control coding, then this group is not to be given.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M13/2975</classification-symbol><definition-title>{Judging correct decoding, e.g. iteration stopping criteria}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Stopping criteria for iterative decoding</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L1/0051</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2019-01-01"><classification-symbol scheme="cpc">H03M13/3905</classification-symbol><definition-title>{Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">MAP decoding for transmission of digital information</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04L1/0055</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H03M99/00</classification-symbol><definition-title>Subject matter not provided for in other groups of this subclass</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Analogue/digital conversion; Digital/analogue conversion</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Conversion of analogue values to or from differential modulation</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Conversion of the form of the representation of individual digits</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information is represented by a different sequence or number of digits</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Parallel/series conversion or vice versa</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M11/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column preferred-width="11.41cm"><paragraph-text type="body">Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes</paragraph-text></table-column><table-column preferred-width="3.59cm"><paragraph-text type="body"><class-ref scheme="cpc">H03M13/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item></definitions>