
13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h1566' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305$86'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_exponent__h1565' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h1447' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h1219' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h989' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82'.
