#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b14372a1190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b14372a1320 .scope module, "tb_half_add" "tb_half_add" 3 2;
 .timescale -9 -9;
P_0x5b14372a14b0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x5b14372f5fb0_0 .net *"_ivl_0", 1 0, L_0x5b14372f6a30;  1 drivers
L_0x7b32b94d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b14372f60b0_0 .net *"_ivl_3", 0 0, L_0x7b32b94d0018;  1 drivers
v0x5b14372f6190_0 .net *"_ivl_4", 1 0, L_0x5b14372f6af0;  1 drivers
L_0x7b32b94d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b14372f6250_0 .net *"_ivl_7", 0 0, L_0x7b32b94d0060;  1 drivers
v0x5b14372f6330_0 .var "a", 0 0;
v0x5b14372f6420_0 .var "b", 0 0;
v0x5b14372f64f0_0 .var "clk", 0 0;
v0x5b14372f6590_0 .net "co", 0 0, L_0x5b14372f6950;  1 drivers
v0x5b14372f6660_0 .net "result", 1 0, L_0x5b14372f6bb0;  1 drivers
v0x5b14372f6700_0 .var "rst", 0 0;
v0x5b14372f67c0_0 .net "s", 0 0, L_0x5b14372cb060;  1 drivers
E_0x5b14372e0470 .event posedge, v0x5b14372f64f0_0;
L_0x5b14372f6a30 .concat [ 1 1 0 0], v0x5b14372f6330_0, L_0x7b32b94d0018;
L_0x5b14372f6af0 .concat [ 1 1 0 0], v0x5b14372f6420_0, L_0x7b32b94d0060;
L_0x5b14372f6bb0 .arith/sum 2, L_0x5b14372f6a30, L_0x5b14372f6af0;
S_0x5b14372df960 .scope module, "DUT" "half_add" 3 18, 4 2 0, S_0x5b14372a1320;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "co";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x5b14372cb060 .functor XOR 1, v0x5b14372f6330_0, v0x5b14372f6420_0, C4<0>, C4<0>;
L_0x5b14372f6950 .functor AND 1, v0x5b14372f6330_0, v0x5b14372f6420_0, C4<1>, C4<1>;
v0x5b14372cab50_0 .net "a", 0 0, v0x5b14372f6330_0;  1 drivers
v0x5b14372f5d10_0 .net "b", 0 0, v0x5b14372f6420_0;  1 drivers
v0x5b14372f5dd0_0 .net "co", 0 0, L_0x5b14372f6950;  alias, 1 drivers
v0x5b14372f5e70_0 .net "s", 0 0, L_0x5b14372cb060;  alias, 1 drivers
    .scope S_0x5b14372a1320;
T_0 ;
    %delay 5, 0;
    %load/vec4 v0x5b14372f64f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x5b14372f64f0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b14372a1320;
T_1 ;
    %wait E_0x5b14372e0470;
    %load/vec4 v0x5b14372f6700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5b14372f6420_0, 0;
    %assign/vec4 v0x5b14372f6330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %vpi_func 3 32 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x5b14372f6420_0, 0;
    %assign/vec4 v0x5b14372f6330_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b14372a1320;
T_2 ;
    %wait E_0x5b14372e0470;
    %load/vec4 v0x5b14372f6700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call/w 3 41 "$display", "====================== Half Adder Simulation ===================" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b14372f6660_0;
    %load/vec4 v0x5b14372f6590_0;
    %load/vec4 v0x5b14372f67c0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5b14372f6590_0;
    %load/vec4 v0x5b14372f67c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 44 "$display", "a = %0d, b = %0d :: Expected Result = %0d == Simulated Result = %0d", v0x5b14372f6330_0, v0x5b14372f6420_0, v0x5b14372f6660_0, S<0,vec4,u2> {1 0 0};
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5b14372f6590_0;
    %load/vec4 v0x5b14372f67c0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 46 "$display", "a = %0d, b = %0d :: Expected Result = %0d != Simulated Result = %0d\012", v0x5b14372f6330_0, v0x5b14372f6420_0, v0x5b14372f6660_0, S<0,vec4,u2> {1 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b14372a1320;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b14372f6700_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b14372f6700_0, 0, 1;
    %delay 85, 0;
    %vpi_call/w 3 57 "$display", "Simulation PASS ;)\012" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5b14372a1320;
T_4 ;
    %vpi_call/w 3 63 "$dumpfile", "tb_half_add.vcd" {0 0 0};
    %vpi_call/w 3 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b14372a1320 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_half_add.sv";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/half_add/half_add.sv";
