#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Programy\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programy\iverilog\lib\ivl\va_math.vpi";
S_000002713e98c720 .scope module, "rf" "rf" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "in";
    .port_info 3 /OUTPUT 4 "out";
P_000002713e97b400 .param/l "WIDTH" 0 2 3, +C4<00000000000000000000000000000100>;
o000002713ea40088 .functor BUFZ 1, C4<z>; HiZ drive
v000002713e97efe0_0 .net "ce", 0 0, o000002713ea40088;  0 drivers
o000002713ea400b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002713e97f1c0_0 .net "clk", 0 0, o000002713ea400b8;  0 drivers
o000002713ea400e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002713e980520_0 .net "in", 3 0, o000002713ea400e8;  0 drivers
v000002713e97fd00_0 .var "out", 3 0;
E_000002713e97aa80 .event negedge, v000002713e97f1c0_0;
S_000002713e8f7260 .scope module, "up_tb" "up_tb" 3 3;
 .timescale -9 -12;
L_000002713ea84028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002713e97dc60 .functor BUFZ 1, L_000002713ea84028, C4<0>, C4<0>, C4<0>;
L_000002713ea84070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002713e97e130 .functor BUFZ 1, L_000002713ea84070, C4<0>, C4<0>, C4<0>;
RS_000002713ea40cb8 .resolv tri, v000002713e9ad4e0_0, L_000002713e9adbc0;
v000002713e9ac680_0 .net8 "a0", 15 0, RS_000002713ea40cb8;  2 drivers
v000002713e9accc0_0 .var "clk", 0 0;
RS_000002713ea40f28 .resolv tri, v000002713e9ac540_0, L_000002713e9acb80;
v000002713e9adb20_0 .net8 "d0", 0 0, RS_000002713ea40f28;  2 drivers
RS_000002713ea41198 .resolv tri, v000002713e9ad1c0_0, L_000002713e9ad300;
v000002713e9ad9e0_0 .net8 "d1", 0 0, RS_000002713ea41198;  2 drivers
RS_000002713ea41408 .resolv tri, L_000002713e97dc60, L_000002713e9abfa0;
v000002713e9acfe0_0 .net8 "d2", 0 0, RS_000002713ea41408;  2 drivers
RS_000002713ea41678 .resolv tri, L_000002713e97e130, L_000002713e9ac220;
v000002713e9ac9a0_0 .net8 "d3", 0 0, RS_000002713ea41678;  2 drivers
v000002713e9ada80_0 .var/i "i", 31 0;
v000002713e9acd60_0 .net "max", 0 0, L_000002713ea84070;  1 drivers
v000002713e9acae0_0 .net "motor", 0 0, L_000002713ea84028;  1 drivers
v000002713e9ad4e0_0 .var "pressure", 15 0;
v000002713e9acea0_0 .var "rst", 0 0;
v000002713e9ac540_0 .var "start", 0 0;
v000002713e9ad1c0_0 .var "stop", 0 0;
S_000002713e8f73f0 .scope module, "uProcessor" "up" 3 29, 4 3 0, S_000002713e8f7260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INOUT 16 "a0_io";
    .port_info 4 /INOUT 1 "d0_io";
    .port_info 5 /INOUT 1 "d1_io";
    .port_info 6 /INOUT 1 "d2_io";
    .port_info 7 /INOUT 1 "d3_io";
L_000002713ea840b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002713e9a94c0_0 .net/2u *"_ivl_0", 7 0, L_000002713ea840b8;  1 drivers
v000002713e9a9600_0 .net *"_ivl_2", 7 0, L_000002713e9ad8a0;  1 drivers
v000002713e9a8980_0 .net *"_ivl_20", 15 0, L_000002713e9ac720;  1 drivers
o000002713ea458a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002713e9a85c0_0 name=_ivl_21
v000002713e9a8340_0 .net *"_ivl_26", 3 0, L_000002713ead1f30;  1 drivers
o000002713ea45908 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000002713e9a9560_0 name=_ivl_27
L_000002713ea843d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002713e9a8ac0_0 .net/2u *"_ivl_33", 0 0, L_000002713ea843d0;  1 drivers
L_000002713ea84418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002713e9a9100_0 .net/2u *"_ivl_35", 0 0, L_000002713ea84418;  1 drivers
v000002713e9a9880_0 .net *"_ivl_5", 7 0, L_000002713e9acf40;  1 drivers
v000002713e9a8200_0 .net *"_ivl_6", 7 0, L_000002713e9ad260;  1 drivers
o000002713ea459f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002713e9a7f80_0 name=_ivl_8
v000002713e9a9060_0 .net8 "a0_io", 15 0, RS_000002713ea40cb8;  alias, 2 drivers
v000002713e9a9740_0 .net "acu_en", 0 0, v000002713e97fa80_0;  1 drivers
v000002713e9a8b60_0 .net "acu_out", 15 0, v000002713e9808e0_0;  1 drivers
v000002713e9a97e0_0 .net "acu_rom_out", 15 0, v000002713e976790_0;  1 drivers
v000002713e9a9920_0 .net "acu_zero", 0 0, v000002713e97f760_0;  1 drivers
v000002713e9a99c0_0 .net "alu_out", 15 0, v000002713e97eae0_0;  1 drivers
v000002713e9a88e0_0 .net "alu_overflow", 0 0, v000002713e97f9e0_0;  1 drivers
v000002713e9a82a0_0 .net "clk_in", 0 0, v000002713e9accc0_0;  1 drivers
v000002713e9a9a60_0 .net8 "d0_io", 0 0, RS_000002713ea40f28;  alias, 2 drivers
v000002713e9a9b00_0 .net8 "d1_io", 0 0, RS_000002713ea41198;  alias, 2 drivers
v000002713e9a9ba0_0 .net8 "d2_io", 0 0, RS_000002713ea41408;  alias, 2 drivers
v000002713e9a9c40_0 .net8 "d3_io", 0 0, RS_000002713ea41678;  alias, 2 drivers
v000002713e9a7da0_0 .net "io_en", 0 0, v000002713e97ef40_0;  1 drivers
v000002713e9a8c00_0 .net "io_out", 15 0, v000002713e9a5ef0_0;  1 drivers
v000002713e9a83e0_0 .net "jmp_en", 0 0, v000002713e97fbc0_0;  1 drivers
v000002713e9a8660_0 .net "ldi", 0 0, v000002713e97fc60_0;  1 drivers
v000002713e9a8de0_0 .net "op", 7 0, v000002713e97f120_0;  1 drivers
v000002713e9a8160_0 .var "out", 15 0;
v000002713e9a7ee0_0 .net "pc_bits", 7 0, v000002713e9a54f0_0;  1 drivers
v000002713e9a8020_0 .net "r_or_w", 0 0, v000002713e97f260_0;  1 drivers
v000002713e9a8e80_0 .net "reg_out", 15 0, v000002713e9a5b30_0;  1 drivers
v000002713e9a80c0_0 .net "ret_addr", 7 0, L_000002713ead0090;  1 drivers
v000002713e9ad940_0 .net "rf_en", 0 0, v000002713e976510_0;  1 drivers
v000002713e9ad6c0_0 .net "rf_io_out", 15 0, v000002713e9a2060_0;  1 drivers
v000002713e9ac900_0 .net "rom_data", 23 0, v000002713e9a67b0_0;  1 drivers
v000002713e9abe60_0 .var "rst", 0 0;
v000002713e9ace00_0 .net "rst_id", 0 0, v000002713e976b50_0;  1 drivers
v000002713e9ad800_0 .net "rst_in", 0 0, v000002713e9acea0_0;  1 drivers
v000002713e9ac5e0_0 .net "stack_empty", 0 0, v000002713e9a8fc0_0;  1 drivers
v000002713e9ad760_0 .net "stack_full", 0 0, v000002713e9a7e40_0;  1 drivers
v000002713e9acc20_0 .net "stack_pop", 0 0, L_000002713e9abdc0;  1 drivers
v000002713e9ad440_0 .net "stack_push", 0 0, L_000002713e9abf00;  1 drivers
E_000002713e97b440 .event anyedge, v000002713e9ad800_0, v000002713e976b50_0, v000002713e9808e0_0;
L_000002713e9ad8a0 .arith/sum 8, L_000002713ead0090, L_000002713ea840b8;
L_000002713e9acf40 .part v000002713e9a67b0_0, 0, 8;
L_000002713e9ad260 .functor MUXZ 8, L_000002713e9acf40, L_000002713e9ad8a0, L_000002713e9abdc0, C4<>;
L_000002713e9ad080 .functor MUXZ 8, o000002713ea459f8, L_000002713e9ad260, v000002713e97fbc0_0, C4<>;
L_000002713e9ac0e0 .part v000002713e9a67b0_0, 16, 8;
L_000002713e9aca40 .concat [ 1 1 0 0], v000002713e9a8fc0_0, v000002713e9a7e40_0;
L_000002713e9abf00 .part v000002713e9766f0_0, 1, 1;
L_000002713e9abdc0 .part v000002713e9766f0_0, 0, 1;
L_000002713e9ac720 .part v000002713e9a67b0_0, 0, 16;
L_000002713e9ac040 .functor MUXZ 16, o000002713ea458a8, L_000002713e9ac720, v000002713e976510_0, C4<>;
L_000002713ead1f30 .part v000002713e9a67b0_0, 0, 4;
L_000002713ead1df0 .functor MUXZ 4, o000002713ea45908, L_000002713ead1f30, v000002713e97ef40_0, C4<>;
L_000002713ead0630 .part v000002713e9a67b0_0, 0, 16;
L_000002713ead0310 .functor MUXZ 1, L_000002713ea84418, L_000002713ea843d0, v000002713e97ef40_0, C4<>;
S_000002713e9379b0 .scope module, "Accumulator" "a" 4 81, 5 1 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_000002713e97b980 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000010000>;
v000002713e97f620_0 .net "ce", 0 0, v000002713e97fa80_0;  alias, 1 drivers
v000002713e97f440_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e97f940_0 .net "in", 15 0, v000002713e97eae0_0;  alias, 1 drivers
v000002713e9808e0_0 .var "out", 15 0;
v000002713e97f760_0 .var "zero", 0 0;
E_000002713e97ab80 .event negedge, v000002713e97f440_0;
S_000002713e937b40 .scope module, "Alu" "alu" 4 73, 6 3 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 8 "op";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 16 "out";
P_000002713e97b600 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
v000002713e97f8a0_0 .net "in1", 15 0, v000002713e976790_0;  alias, 1 drivers
v000002713e97f800_0 .net "in2", 15 0, v000002713e9a2060_0;  alias, 1 drivers
v000002713e9805c0_0 .net "op", 7 0, v000002713e97f120_0;  alias, 1 drivers
v000002713e97eae0_0 .var "out", 15 0;
v000002713e97f9e0_0 .var "overflow", 0 0;
E_000002713e97b500 .event anyedge, v000002713e9805c0_0, v000002713e97f8a0_0, v000002713e97f800_0, v000002713e97f940_0;
S_000002713e927440 .scope module, "InstructionDecoder" "id" 4 58, 7 4 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "instr";
    .port_info 1 /OUTPUT 8 "op";
    .port_info 2 /INPUT 1 "acu_zero";
    .port_info 3 /OUTPUT 1 "ldi";
    .port_info 4 /OUTPUT 1 "rf_en";
    .port_info 5 /OUTPUT 1 "io_en";
    .port_info 6 /OUTPUT 1 "r_or_w";
    .port_info 7 /OUTPUT 1 "acu_en";
    .port_info 8 /OUTPUT 1 "rst";
    .port_info 9 /OUTPUT 1 "jmp_en";
    .port_info 10 /INPUT 2 "stack_flags";
    .port_info 11 /OUTPUT 2 "stack_control";
v000002713e97fa80_0 .var "acu_en", 0 0;
v000002713e97fb20_0 .net "acu_zero", 0 0, v000002713e97f760_0;  alias, 1 drivers
v000002713e97ec20_0 .net "instr", 7 0, L_000002713e9ac0e0;  1 drivers
v000002713e97ef40_0 .var "io_en", 0 0;
v000002713e97fbc0_0 .var "jmp_en", 0 0;
v000002713e97fc60_0 .var "ldi", 0 0;
v000002713e97f120_0 .var "op", 7 0;
v000002713e97f260_0 .var "r_or_w", 0 0;
v000002713e976510_0 .var "rf_en", 0 0;
v000002713e976b50_0 .var "rst", 0 0;
v000002713e9766f0_0 .var "stack_control", 1 0;
v000002713e9770f0_0 .net "stack_flags", 1 0, L_000002713e9aca40;  1 drivers
E_000002713e97acc0 .event anyedge, v000002713e97ec20_0, v000002713e97f760_0, v000002713e9770f0_0;
S_000002713e9275d0 .scope module, "Mux_acu_rom" "mux" 4 112, 8 1 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
P_000002713e97b580 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
v000002713e976d30_0 .net "in1", 15 0, v000002713e9808e0_0;  alias, 1 drivers
v000002713e9765b0_0 .net "in2", 15 0, L_000002713ead0630;  1 drivers
v000002713e976790_0 .var "out", 15 0;
v000002713e976830_0 .net "sel", 0 0, v000002713e97fc60_0;  alias, 1 drivers
E_000002713e97b780 .event anyedge, v000002713e97fc60_0, v000002713e9808e0_0, v000002713e9765b0_0;
S_000002713e92e730 .scope module, "Mux_rf_io" "mux" 4 119, 8 1 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
P_000002713e97b840 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
v000002713e9a24c0_0 .net "in1", 15 0, v000002713e9a5b30_0;  alias, 1 drivers
v000002713e9a1f20_0 .net "in2", 15 0, v000002713e9a5ef0_0;  alias, 1 drivers
v000002713e9a2060_0 .var "out", 15 0;
v000002713e9a22e0_0 .net "sel", 0 0, L_000002713ead0310;  1 drivers
E_000002713e97adc0 .event anyedge, v000002713e9a22e0_0, v000002713e9a24c0_0, v000002713e9a1f20_0;
S_000002713e92e8c0 .scope module, "Plc_IO_Ports" "io_ports" 4 98, 9 1 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "r_or_w";
    .port_info 3 /INPUT 4 "io_addr";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /INOUT 16 "a0_io";
    .port_info 7 /INOUT 1 "d0_io";
    .port_info 8 /INOUT 1 "d1_io";
    .port_info 9 /INOUT 1 "d2_io";
    .port_info 10 /INOUT 1 "d3_io";
P_000002713e97b8c0 .param/l "BITS" 0 9 5, +C4<00000000000000000000000000010000>;
L_000002713ea84100 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002713e9a0d00_0 .net/2u *"_ivl_0", 3 0, L_000002713ea84100;  1 drivers
v000002713e9a59f0_0 .net *"_ivl_10", 0 0, L_000002713e9ac7c0;  1 drivers
L_000002713ea841d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002713e9a6210_0 .net/2u *"_ivl_12", 0 0, L_000002713ea841d8;  1 drivers
L_000002713ea84220 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002713e9a6c10_0 .net/2u *"_ivl_18", 3 0, L_000002713ea84220;  1 drivers
v000002713e9a6ad0_0 .net *"_ivl_2", 0 0, L_000002713e9ad3a0;  1 drivers
v000002713e9a5590_0 .net *"_ivl_20", 0 0, L_000002713e9ad580;  1 drivers
L_000002713ea84268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002713e9a60d0_0 .net/2u *"_ivl_22", 0 0, L_000002713ea84268;  1 drivers
L_000002713ea842b0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000002713e9a58b0_0 .net/2u *"_ivl_28", 3 0, L_000002713ea842b0;  1 drivers
v000002713e9a4ff0_0 .net *"_ivl_30", 0 0, L_000002713e9ad620;  1 drivers
L_000002713ea842f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002713e9a6850_0 .net/2u *"_ivl_32", 0 0, L_000002713ea842f8;  1 drivers
L_000002713ea84340 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002713e9a5310_0 .net/2u *"_ivl_38", 3 0, L_000002713ea84340;  1 drivers
L_000002713ea84148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002713e9a5450_0 .net/2u *"_ivl_4", 0 0, L_000002713ea84148;  1 drivers
v000002713e9a62b0_0 .net *"_ivl_40", 0 0, L_000002713e9ac2c0;  1 drivers
L_000002713ea84388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002713e9a5db0_0 .net/2u *"_ivl_42", 0 0, L_000002713ea84388;  1 drivers
L_000002713ea84190 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002713e9a5e50_0 .net/2u *"_ivl_8", 3 0, L_000002713ea84190;  1 drivers
v000002713e9a4e10_0 .net8 "a0_io", 15 0, RS_000002713ea40cb8;  alias, 2 drivers
v000002713e9a51d0_0 .net "a0_out", 15 0, L_000002713e97e600;  1 drivers
v000002713e9a68f0_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a5630_0 .net8 "d0_io", 0 0, RS_000002713ea40f28;  alias, 2 drivers
v000002713e9a6710_0 .net "d0_out", 0 0, L_000002713e97de90;  1 drivers
v000002713e9a5bd0_0 .net8 "d1_io", 0 0, RS_000002713ea41198;  alias, 2 drivers
v000002713e9a63f0_0 .net "d1_out", 0 0, L_000002713e97e6e0;  1 drivers
v000002713e9a5d10_0 .net8 "d2_io", 0 0, RS_000002713ea41408;  alias, 2 drivers
v000002713e9a5090_0 .net "d2_out", 0 0, L_000002713e97e1a0;  1 drivers
v000002713e9a56d0_0 .net8 "d3_io", 0 0, RS_000002713ea41678;  alias, 2 drivers
v000002713e9a5950_0 .net "d3_out", 0 0, L_000002713e97de20;  1 drivers
v000002713e9a5270_0 .net "data_in", 15 0, v000002713e9808e0_0;  alias, 1 drivers
v000002713e9a5ef0_0 .var "data_out", 15 0;
v000002713e9a65d0_0 .net "en", 0 0, v000002713e97ef40_0;  alias, 1 drivers
v000002713e9a53b0_0 .net "io_addr", 3 0, L_000002713ead1df0;  1 drivers
v000002713e9a5f90_0 .net "r_or_w", 0 0, v000002713e97f260_0;  alias, 1 drivers
E_000002713e97c200/0 .event anyedge, v000002713e97ef40_0, v000002713e9a53b0_0, v000002713e9a29c0_0, v000002713e9a1a20_0;
E_000002713e97c200/1 .event anyedge, v000002713e9a0da0_0, v000002713e9a1700_0, v000002713e9a27e0_0;
E_000002713e97c200 .event/or E_000002713e97c200/0, E_000002713e97c200/1;
L_000002713e9ad3a0 .cmp/eq 4, L_000002713ead1df0, L_000002713ea84100;
L_000002713e9ad120 .functor MUXZ 1, L_000002713ea84148, v000002713e97ef40_0, L_000002713e9ad3a0, C4<>;
L_000002713e9ac7c0 .cmp/eq 4, L_000002713ead1df0, L_000002713ea84190;
L_000002713e9ac4a0 .functor MUXZ 1, L_000002713ea841d8, v000002713e97ef40_0, L_000002713e9ac7c0, C4<>;
L_000002713e9ac860 .part v000002713e9808e0_0, 0, 1;
L_000002713e9ad580 .cmp/eq 4, L_000002713ead1df0, L_000002713ea84220;
L_000002713e9adc60 .functor MUXZ 1, L_000002713ea84268, v000002713e97ef40_0, L_000002713e9ad580, C4<>;
L_000002713e9ac400 .part v000002713e9808e0_0, 0, 1;
L_000002713e9ad620 .cmp/eq 4, L_000002713ead1df0, L_000002713ea842b0;
L_000002713e9ac360 .functor MUXZ 1, L_000002713ea842f8, v000002713e97ef40_0, L_000002713e9ad620, C4<>;
L_000002713e9ac180 .part v000002713e9808e0_0, 0, 1;
L_000002713e9ac2c0 .cmp/eq 4, L_000002713ead1df0, L_000002713ea84340;
L_000002713ead0f90 .functor MUXZ 1, L_000002713ea84388, v000002713e97ef40_0, L_000002713e9ac2c0, C4<>;
L_000002713ead1a30 .part v000002713e9808e0_0, 0, 1;
S_000002713e92ef00 .scope module, "A0" "analog_io" 9 41, 10 1 0, S_000002713e92e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
    .port_info 5 /INOUT 16 "io_port";
P_000002713e97c700 .param/l "BITS" 0 10 2, +C4<00000000000000000000000000010000>;
L_000002713e97e600 .functor BUFZ 16, v000002713e9a21a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o000002713ea40bc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002713e9a1020_0 name=_ivl_0
v000002713e9a1c00_0 .var "a", 15 0;
v000002713e9a21a0_0 .var "b", 15 0;
v000002713e9a1520_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a17a0_0 .net "data_in", 15 0, v000002713e9808e0_0;  alias, 1 drivers
v000002713e9a29c0_0 .net "data_out", 15 0, L_000002713e97e600;  alias, 1 drivers
v000002713e9a1840_0 .net "direction", 0 0, v000002713e97f260_0;  alias, 1 drivers
v000002713e9a1ac0_0 .net "en", 0 0, L_000002713e9ad120;  1 drivers
v000002713e9a2560_0 .net8 "io_port", 15 0, RS_000002713ea40cb8;  alias, 2 drivers
L_000002713e9adbc0 .functor MUXZ 16, o000002713ea40bc8, v000002713e9a1c00_0, v000002713e97f260_0, C4<>;
S_000002713e92f090 .scope module, "D0" "digital_io" 9 50, 11 1 0, S_000002713e92e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000002713e97de90 .functor BUFZ 1, v000002713e9a12a0_0, C4<0>, C4<0>, C4<0>;
o000002713ea40e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002713e9a2380_0 name=_ivl_0
v000002713e9a10c0_0 .var "a", 0 0;
v000002713e9a12a0_0 .var "b", 0 0;
v000002713e9a13e0_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a1ca0_0 .net "data_in", 0 0, L_000002713e9ac860;  1 drivers
v000002713e9a1a20_0 .net "data_out", 0 0, L_000002713e97de90;  alias, 1 drivers
v000002713e9a1b60_0 .net "direction", 0 0, v000002713e97f260_0;  alias, 1 drivers
v000002713e9a0ee0_0 .net "en", 0 0, L_000002713e9ac4a0;  1 drivers
v000002713e9a1160_0 .net8 "io_port", 0 0, RS_000002713ea40f28;  alias, 2 drivers
L_000002713e9acb80 .functor MUXZ 1, o000002713ea40e08, v000002713e9a10c0_0, v000002713e97f260_0, C4<>;
S_000002713e933090 .scope module, "D1" "digital_io" 9 59, 11 1 0, S_000002713e92e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000002713e97e6e0 .functor BUFZ 1, v000002713e9a2100_0, C4<0>, C4<0>, C4<0>;
o000002713ea41078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002713e9a1fc0_0 name=_ivl_0
v000002713e9a0c60_0 .var "a", 0 0;
v000002713e9a2100_0 .var "b", 0 0;
v000002713e9a15c0_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a1200_0 .net "data_in", 0 0, L_000002713e9ac400;  1 drivers
v000002713e9a0da0_0 .net "data_out", 0 0, L_000002713e97e6e0;  alias, 1 drivers
v000002713e9a1340_0 .net "direction", 0 0, v000002713e97f260_0;  alias, 1 drivers
v000002713e9a1480_0 .net "en", 0 0, L_000002713e9adc60;  1 drivers
v000002713e9a18e0_0 .net8 "io_port", 0 0, RS_000002713ea41198;  alias, 2 drivers
L_000002713e9ad300 .functor MUXZ 1, o000002713ea41078, v000002713e9a0c60_0, v000002713e97f260_0, C4<>;
S_000002713e933220 .scope module, "D2" "digital_io" 9 68, 11 1 0, S_000002713e92e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000002713e97e1a0 .functor BUFZ 1, v000002713e9a1d40_0, C4<0>, C4<0>, C4<0>;
o000002713ea412e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002713e9a2240_0 name=_ivl_0
v000002713e9a2920_0 .var "a", 0 0;
v000002713e9a1d40_0 .var "b", 0 0;
v000002713e9a2420_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a1660_0 .net "data_in", 0 0, L_000002713e9ac180;  1 drivers
v000002713e9a1700_0 .net "data_out", 0 0, L_000002713e97e1a0;  alias, 1 drivers
v000002713e9a1980_0 .net "direction", 0 0, v000002713e97f260_0;  alias, 1 drivers
v000002713e9a1de0_0 .net "en", 0 0, L_000002713e9ac360;  1 drivers
v000002713e9a1e80_0 .net8 "io_port", 0 0, RS_000002713ea41408;  alias, 2 drivers
L_000002713e9abfa0 .functor MUXZ 1, o000002713ea412e8, v000002713e9a2920_0, v000002713e97f260_0, C4<>;
S_000002713e9a4b90 .scope module, "D3" "digital_io" 9 77, 11 1 0, S_000002713e92e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /INOUT 1 "io_port";
L_000002713e97de20 .functor BUFZ 1, v000002713e9a0e40_0, C4<0>, C4<0>, C4<0>;
o000002713ea41558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002713e9a2600_0 name=_ivl_0
v000002713e9a26a0_0 .var "a", 0 0;
v000002713e9a0e40_0 .var "b", 0 0;
v000002713e9a0f80_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a2740_0 .net "data_in", 0 0, L_000002713ead1a30;  1 drivers
v000002713e9a27e0_0 .net "data_out", 0 0, L_000002713e97de20;  alias, 1 drivers
v000002713e9a2880_0 .net "direction", 0 0, v000002713e97f260_0;  alias, 1 drivers
v000002713e9a2a60_0 .net "en", 0 0, L_000002713ead0f90;  1 drivers
v000002713e9a0bc0_0 .net8 "io_port", 0 0, RS_000002713ea41678;  alias, 2 drivers
L_000002713e9ac220 .functor MUXZ 1, o000002713ea41558, v000002713e9a26a0_0, v000002713e97f260_0, C4<>;
S_000002713e93bf80 .scope module, "ProgramCounter" "counter" 4 44, 12 3 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jmp_en";
    .port_info 3 /INPUT 8 "jmp_addr";
    .port_info 4 /OUTPUT 8 "pc";
v000002713e9a5770_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a6030_0 .net "jmp_addr", 7 0, L_000002713e9ad080;  1 drivers
v000002713e9a6350_0 .net "jmp_en", 0 0, v000002713e97fbc0_0;  alias, 1 drivers
v000002713e9a54f0_0 .var "pc", 7 0;
v000002713e9a4eb0_0 .net "rst", 0 0, v000002713e9abe60_0;  1 drivers
S_000002713e93c110 .scope module, "Registers" "registers" 4 89, 13 1 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "r_or_w";
    .port_info 3 /INPUT 16 "reg_addr";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_000002713ea38e30 .param/l "REG_NUM" 0 13 4, +C4<00000000000000000000000000010000>;
P_000002713ea38e68 .param/l "WIDTH" 0 13 3, +C4<00000000000000000000000000010000>;
v000002713e9a6b70_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a6170_0 .net "en", 0 0, v000002713e976510_0;  alias, 1 drivers
v000002713e9a6670_0 .net "in", 15 0, v000002713e9808e0_0;  alias, 1 drivers
v000002713e9a5a90 .array "mem", 0 15, 15 0;
v000002713e9a5b30_0 .var "out", 15 0;
v000002713e9a5810_0 .net "r_or_w", 0 0, v000002713e97f260_0;  alias, 1 drivers
v000002713e9a5c70_0 .net "reg_addr", 15 0, L_000002713e9ac040;  1 drivers
E_000002713e97c080/0 .event anyedge, v000002713e976510_0, v000002713e97f260_0, v000002713e9808e0_0, v000002713e9a5c70_0;
v000002713e9a5a90_0 .array/port v000002713e9a5a90, 0;
v000002713e9a5a90_1 .array/port v000002713e9a5a90, 1;
v000002713e9a5a90_2 .array/port v000002713e9a5a90, 2;
v000002713e9a5a90_3 .array/port v000002713e9a5a90, 3;
E_000002713e97c080/1 .event anyedge, v000002713e9a5a90_0, v000002713e9a5a90_1, v000002713e9a5a90_2, v000002713e9a5a90_3;
v000002713e9a5a90_4 .array/port v000002713e9a5a90, 4;
v000002713e9a5a90_5 .array/port v000002713e9a5a90, 5;
v000002713e9a5a90_6 .array/port v000002713e9a5a90, 6;
v000002713e9a5a90_7 .array/port v000002713e9a5a90, 7;
E_000002713e97c080/2 .event anyedge, v000002713e9a5a90_4, v000002713e9a5a90_5, v000002713e9a5a90_6, v000002713e9a5a90_7;
v000002713e9a5a90_8 .array/port v000002713e9a5a90, 8;
v000002713e9a5a90_9 .array/port v000002713e9a5a90, 9;
v000002713e9a5a90_10 .array/port v000002713e9a5a90, 10;
v000002713e9a5a90_11 .array/port v000002713e9a5a90, 11;
E_000002713e97c080/3 .event anyedge, v000002713e9a5a90_8, v000002713e9a5a90_9, v000002713e9a5a90_10, v000002713e9a5a90_11;
v000002713e9a5a90_12 .array/port v000002713e9a5a90, 12;
v000002713e9a5a90_13 .array/port v000002713e9a5a90, 13;
v000002713e9a5a90_14 .array/port v000002713e9a5a90, 14;
v000002713e9a5a90_15 .array/port v000002713e9a5a90, 15;
E_000002713e97c080/4 .event anyedge, v000002713e9a5a90_12, v000002713e9a5a90_13, v000002713e9a5a90_14, v000002713e9a5a90_15;
E_000002713e97c080 .event/or E_000002713e97c080/0, E_000002713e97c080/1, E_000002713e97c080/2, E_000002713e97c080/3, E_000002713e97c080/4;
S_000002713e914a70 .scope module, "Rom" "rom" 4 52, 14 4 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /OUTPUT 24 "data";
P_000002713ea390b0 .param/l "RAM_ADDR_BITS" 0 14 7, +C4<00000000000000000000000000001000>;
P_000002713ea390e8 .param/l "RAM_WORD_WIDTH" 0 14 6, +C4<00000000000000000000000000011000>;
v000002713e9a6490_0 .net "addr", 7 0, v000002713e9a54f0_0;  alias, 1 drivers
v000002713e9a6530_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a67b0_0 .var "data", 23 0;
v000002713e9a6990 .array "mem", 0 255, 23 0;
v000002713e9a6990_0 .array/port v000002713e9a6990, 0;
v000002713e9a6990_1 .array/port v000002713e9a6990, 1;
v000002713e9a6990_2 .array/port v000002713e9a6990, 2;
E_000002713e97bb00/0 .event anyedge, v000002713e9a54f0_0, v000002713e9a6990_0, v000002713e9a6990_1, v000002713e9a6990_2;
v000002713e9a6990_3 .array/port v000002713e9a6990, 3;
v000002713e9a6990_4 .array/port v000002713e9a6990, 4;
v000002713e9a6990_5 .array/port v000002713e9a6990, 5;
v000002713e9a6990_6 .array/port v000002713e9a6990, 6;
E_000002713e97bb00/1 .event anyedge, v000002713e9a6990_3, v000002713e9a6990_4, v000002713e9a6990_5, v000002713e9a6990_6;
v000002713e9a6990_7 .array/port v000002713e9a6990, 7;
v000002713e9a6990_8 .array/port v000002713e9a6990, 8;
v000002713e9a6990_9 .array/port v000002713e9a6990, 9;
v000002713e9a6990_10 .array/port v000002713e9a6990, 10;
E_000002713e97bb00/2 .event anyedge, v000002713e9a6990_7, v000002713e9a6990_8, v000002713e9a6990_9, v000002713e9a6990_10;
v000002713e9a6990_11 .array/port v000002713e9a6990, 11;
v000002713e9a6990_12 .array/port v000002713e9a6990, 12;
v000002713e9a6990_13 .array/port v000002713e9a6990, 13;
v000002713e9a6990_14 .array/port v000002713e9a6990, 14;
E_000002713e97bb00/3 .event anyedge, v000002713e9a6990_11, v000002713e9a6990_12, v000002713e9a6990_13, v000002713e9a6990_14;
v000002713e9a6990_15 .array/port v000002713e9a6990, 15;
v000002713e9a6990_16 .array/port v000002713e9a6990, 16;
v000002713e9a6990_17 .array/port v000002713e9a6990, 17;
v000002713e9a6990_18 .array/port v000002713e9a6990, 18;
E_000002713e97bb00/4 .event anyedge, v000002713e9a6990_15, v000002713e9a6990_16, v000002713e9a6990_17, v000002713e9a6990_18;
v000002713e9a6990_19 .array/port v000002713e9a6990, 19;
v000002713e9a6990_20 .array/port v000002713e9a6990, 20;
v000002713e9a6990_21 .array/port v000002713e9a6990, 21;
v000002713e9a6990_22 .array/port v000002713e9a6990, 22;
E_000002713e97bb00/5 .event anyedge, v000002713e9a6990_19, v000002713e9a6990_20, v000002713e9a6990_21, v000002713e9a6990_22;
v000002713e9a6990_23 .array/port v000002713e9a6990, 23;
v000002713e9a6990_24 .array/port v000002713e9a6990, 24;
v000002713e9a6990_25 .array/port v000002713e9a6990, 25;
v000002713e9a6990_26 .array/port v000002713e9a6990, 26;
E_000002713e97bb00/6 .event anyedge, v000002713e9a6990_23, v000002713e9a6990_24, v000002713e9a6990_25, v000002713e9a6990_26;
v000002713e9a6990_27 .array/port v000002713e9a6990, 27;
v000002713e9a6990_28 .array/port v000002713e9a6990, 28;
v000002713e9a6990_29 .array/port v000002713e9a6990, 29;
v000002713e9a6990_30 .array/port v000002713e9a6990, 30;
E_000002713e97bb00/7 .event anyedge, v000002713e9a6990_27, v000002713e9a6990_28, v000002713e9a6990_29, v000002713e9a6990_30;
v000002713e9a6990_31 .array/port v000002713e9a6990, 31;
v000002713e9a6990_32 .array/port v000002713e9a6990, 32;
v000002713e9a6990_33 .array/port v000002713e9a6990, 33;
v000002713e9a6990_34 .array/port v000002713e9a6990, 34;
E_000002713e97bb00/8 .event anyedge, v000002713e9a6990_31, v000002713e9a6990_32, v000002713e9a6990_33, v000002713e9a6990_34;
v000002713e9a6990_35 .array/port v000002713e9a6990, 35;
v000002713e9a6990_36 .array/port v000002713e9a6990, 36;
v000002713e9a6990_37 .array/port v000002713e9a6990, 37;
v000002713e9a6990_38 .array/port v000002713e9a6990, 38;
E_000002713e97bb00/9 .event anyedge, v000002713e9a6990_35, v000002713e9a6990_36, v000002713e9a6990_37, v000002713e9a6990_38;
v000002713e9a6990_39 .array/port v000002713e9a6990, 39;
v000002713e9a6990_40 .array/port v000002713e9a6990, 40;
v000002713e9a6990_41 .array/port v000002713e9a6990, 41;
v000002713e9a6990_42 .array/port v000002713e9a6990, 42;
E_000002713e97bb00/10 .event anyedge, v000002713e9a6990_39, v000002713e9a6990_40, v000002713e9a6990_41, v000002713e9a6990_42;
v000002713e9a6990_43 .array/port v000002713e9a6990, 43;
v000002713e9a6990_44 .array/port v000002713e9a6990, 44;
v000002713e9a6990_45 .array/port v000002713e9a6990, 45;
v000002713e9a6990_46 .array/port v000002713e9a6990, 46;
E_000002713e97bb00/11 .event anyedge, v000002713e9a6990_43, v000002713e9a6990_44, v000002713e9a6990_45, v000002713e9a6990_46;
v000002713e9a6990_47 .array/port v000002713e9a6990, 47;
v000002713e9a6990_48 .array/port v000002713e9a6990, 48;
v000002713e9a6990_49 .array/port v000002713e9a6990, 49;
v000002713e9a6990_50 .array/port v000002713e9a6990, 50;
E_000002713e97bb00/12 .event anyedge, v000002713e9a6990_47, v000002713e9a6990_48, v000002713e9a6990_49, v000002713e9a6990_50;
v000002713e9a6990_51 .array/port v000002713e9a6990, 51;
v000002713e9a6990_52 .array/port v000002713e9a6990, 52;
v000002713e9a6990_53 .array/port v000002713e9a6990, 53;
v000002713e9a6990_54 .array/port v000002713e9a6990, 54;
E_000002713e97bb00/13 .event anyedge, v000002713e9a6990_51, v000002713e9a6990_52, v000002713e9a6990_53, v000002713e9a6990_54;
v000002713e9a6990_55 .array/port v000002713e9a6990, 55;
v000002713e9a6990_56 .array/port v000002713e9a6990, 56;
v000002713e9a6990_57 .array/port v000002713e9a6990, 57;
v000002713e9a6990_58 .array/port v000002713e9a6990, 58;
E_000002713e97bb00/14 .event anyedge, v000002713e9a6990_55, v000002713e9a6990_56, v000002713e9a6990_57, v000002713e9a6990_58;
v000002713e9a6990_59 .array/port v000002713e9a6990, 59;
v000002713e9a6990_60 .array/port v000002713e9a6990, 60;
v000002713e9a6990_61 .array/port v000002713e9a6990, 61;
v000002713e9a6990_62 .array/port v000002713e9a6990, 62;
E_000002713e97bb00/15 .event anyedge, v000002713e9a6990_59, v000002713e9a6990_60, v000002713e9a6990_61, v000002713e9a6990_62;
v000002713e9a6990_63 .array/port v000002713e9a6990, 63;
v000002713e9a6990_64 .array/port v000002713e9a6990, 64;
v000002713e9a6990_65 .array/port v000002713e9a6990, 65;
v000002713e9a6990_66 .array/port v000002713e9a6990, 66;
E_000002713e97bb00/16 .event anyedge, v000002713e9a6990_63, v000002713e9a6990_64, v000002713e9a6990_65, v000002713e9a6990_66;
v000002713e9a6990_67 .array/port v000002713e9a6990, 67;
v000002713e9a6990_68 .array/port v000002713e9a6990, 68;
v000002713e9a6990_69 .array/port v000002713e9a6990, 69;
v000002713e9a6990_70 .array/port v000002713e9a6990, 70;
E_000002713e97bb00/17 .event anyedge, v000002713e9a6990_67, v000002713e9a6990_68, v000002713e9a6990_69, v000002713e9a6990_70;
v000002713e9a6990_71 .array/port v000002713e9a6990, 71;
v000002713e9a6990_72 .array/port v000002713e9a6990, 72;
v000002713e9a6990_73 .array/port v000002713e9a6990, 73;
v000002713e9a6990_74 .array/port v000002713e9a6990, 74;
E_000002713e97bb00/18 .event anyedge, v000002713e9a6990_71, v000002713e9a6990_72, v000002713e9a6990_73, v000002713e9a6990_74;
v000002713e9a6990_75 .array/port v000002713e9a6990, 75;
v000002713e9a6990_76 .array/port v000002713e9a6990, 76;
v000002713e9a6990_77 .array/port v000002713e9a6990, 77;
v000002713e9a6990_78 .array/port v000002713e9a6990, 78;
E_000002713e97bb00/19 .event anyedge, v000002713e9a6990_75, v000002713e9a6990_76, v000002713e9a6990_77, v000002713e9a6990_78;
v000002713e9a6990_79 .array/port v000002713e9a6990, 79;
v000002713e9a6990_80 .array/port v000002713e9a6990, 80;
v000002713e9a6990_81 .array/port v000002713e9a6990, 81;
v000002713e9a6990_82 .array/port v000002713e9a6990, 82;
E_000002713e97bb00/20 .event anyedge, v000002713e9a6990_79, v000002713e9a6990_80, v000002713e9a6990_81, v000002713e9a6990_82;
v000002713e9a6990_83 .array/port v000002713e9a6990, 83;
v000002713e9a6990_84 .array/port v000002713e9a6990, 84;
v000002713e9a6990_85 .array/port v000002713e9a6990, 85;
v000002713e9a6990_86 .array/port v000002713e9a6990, 86;
E_000002713e97bb00/21 .event anyedge, v000002713e9a6990_83, v000002713e9a6990_84, v000002713e9a6990_85, v000002713e9a6990_86;
v000002713e9a6990_87 .array/port v000002713e9a6990, 87;
v000002713e9a6990_88 .array/port v000002713e9a6990, 88;
v000002713e9a6990_89 .array/port v000002713e9a6990, 89;
v000002713e9a6990_90 .array/port v000002713e9a6990, 90;
E_000002713e97bb00/22 .event anyedge, v000002713e9a6990_87, v000002713e9a6990_88, v000002713e9a6990_89, v000002713e9a6990_90;
v000002713e9a6990_91 .array/port v000002713e9a6990, 91;
v000002713e9a6990_92 .array/port v000002713e9a6990, 92;
v000002713e9a6990_93 .array/port v000002713e9a6990, 93;
v000002713e9a6990_94 .array/port v000002713e9a6990, 94;
E_000002713e97bb00/23 .event anyedge, v000002713e9a6990_91, v000002713e9a6990_92, v000002713e9a6990_93, v000002713e9a6990_94;
v000002713e9a6990_95 .array/port v000002713e9a6990, 95;
v000002713e9a6990_96 .array/port v000002713e9a6990, 96;
v000002713e9a6990_97 .array/port v000002713e9a6990, 97;
v000002713e9a6990_98 .array/port v000002713e9a6990, 98;
E_000002713e97bb00/24 .event anyedge, v000002713e9a6990_95, v000002713e9a6990_96, v000002713e9a6990_97, v000002713e9a6990_98;
v000002713e9a6990_99 .array/port v000002713e9a6990, 99;
v000002713e9a6990_100 .array/port v000002713e9a6990, 100;
v000002713e9a6990_101 .array/port v000002713e9a6990, 101;
v000002713e9a6990_102 .array/port v000002713e9a6990, 102;
E_000002713e97bb00/25 .event anyedge, v000002713e9a6990_99, v000002713e9a6990_100, v000002713e9a6990_101, v000002713e9a6990_102;
v000002713e9a6990_103 .array/port v000002713e9a6990, 103;
v000002713e9a6990_104 .array/port v000002713e9a6990, 104;
v000002713e9a6990_105 .array/port v000002713e9a6990, 105;
v000002713e9a6990_106 .array/port v000002713e9a6990, 106;
E_000002713e97bb00/26 .event anyedge, v000002713e9a6990_103, v000002713e9a6990_104, v000002713e9a6990_105, v000002713e9a6990_106;
v000002713e9a6990_107 .array/port v000002713e9a6990, 107;
v000002713e9a6990_108 .array/port v000002713e9a6990, 108;
v000002713e9a6990_109 .array/port v000002713e9a6990, 109;
v000002713e9a6990_110 .array/port v000002713e9a6990, 110;
E_000002713e97bb00/27 .event anyedge, v000002713e9a6990_107, v000002713e9a6990_108, v000002713e9a6990_109, v000002713e9a6990_110;
v000002713e9a6990_111 .array/port v000002713e9a6990, 111;
v000002713e9a6990_112 .array/port v000002713e9a6990, 112;
v000002713e9a6990_113 .array/port v000002713e9a6990, 113;
v000002713e9a6990_114 .array/port v000002713e9a6990, 114;
E_000002713e97bb00/28 .event anyedge, v000002713e9a6990_111, v000002713e9a6990_112, v000002713e9a6990_113, v000002713e9a6990_114;
v000002713e9a6990_115 .array/port v000002713e9a6990, 115;
v000002713e9a6990_116 .array/port v000002713e9a6990, 116;
v000002713e9a6990_117 .array/port v000002713e9a6990, 117;
v000002713e9a6990_118 .array/port v000002713e9a6990, 118;
E_000002713e97bb00/29 .event anyedge, v000002713e9a6990_115, v000002713e9a6990_116, v000002713e9a6990_117, v000002713e9a6990_118;
v000002713e9a6990_119 .array/port v000002713e9a6990, 119;
v000002713e9a6990_120 .array/port v000002713e9a6990, 120;
v000002713e9a6990_121 .array/port v000002713e9a6990, 121;
v000002713e9a6990_122 .array/port v000002713e9a6990, 122;
E_000002713e97bb00/30 .event anyedge, v000002713e9a6990_119, v000002713e9a6990_120, v000002713e9a6990_121, v000002713e9a6990_122;
v000002713e9a6990_123 .array/port v000002713e9a6990, 123;
v000002713e9a6990_124 .array/port v000002713e9a6990, 124;
v000002713e9a6990_125 .array/port v000002713e9a6990, 125;
v000002713e9a6990_126 .array/port v000002713e9a6990, 126;
E_000002713e97bb00/31 .event anyedge, v000002713e9a6990_123, v000002713e9a6990_124, v000002713e9a6990_125, v000002713e9a6990_126;
v000002713e9a6990_127 .array/port v000002713e9a6990, 127;
v000002713e9a6990_128 .array/port v000002713e9a6990, 128;
v000002713e9a6990_129 .array/port v000002713e9a6990, 129;
v000002713e9a6990_130 .array/port v000002713e9a6990, 130;
E_000002713e97bb00/32 .event anyedge, v000002713e9a6990_127, v000002713e9a6990_128, v000002713e9a6990_129, v000002713e9a6990_130;
v000002713e9a6990_131 .array/port v000002713e9a6990, 131;
v000002713e9a6990_132 .array/port v000002713e9a6990, 132;
v000002713e9a6990_133 .array/port v000002713e9a6990, 133;
v000002713e9a6990_134 .array/port v000002713e9a6990, 134;
E_000002713e97bb00/33 .event anyedge, v000002713e9a6990_131, v000002713e9a6990_132, v000002713e9a6990_133, v000002713e9a6990_134;
v000002713e9a6990_135 .array/port v000002713e9a6990, 135;
v000002713e9a6990_136 .array/port v000002713e9a6990, 136;
v000002713e9a6990_137 .array/port v000002713e9a6990, 137;
v000002713e9a6990_138 .array/port v000002713e9a6990, 138;
E_000002713e97bb00/34 .event anyedge, v000002713e9a6990_135, v000002713e9a6990_136, v000002713e9a6990_137, v000002713e9a6990_138;
v000002713e9a6990_139 .array/port v000002713e9a6990, 139;
v000002713e9a6990_140 .array/port v000002713e9a6990, 140;
v000002713e9a6990_141 .array/port v000002713e9a6990, 141;
v000002713e9a6990_142 .array/port v000002713e9a6990, 142;
E_000002713e97bb00/35 .event anyedge, v000002713e9a6990_139, v000002713e9a6990_140, v000002713e9a6990_141, v000002713e9a6990_142;
v000002713e9a6990_143 .array/port v000002713e9a6990, 143;
v000002713e9a6990_144 .array/port v000002713e9a6990, 144;
v000002713e9a6990_145 .array/port v000002713e9a6990, 145;
v000002713e9a6990_146 .array/port v000002713e9a6990, 146;
E_000002713e97bb00/36 .event anyedge, v000002713e9a6990_143, v000002713e9a6990_144, v000002713e9a6990_145, v000002713e9a6990_146;
v000002713e9a6990_147 .array/port v000002713e9a6990, 147;
v000002713e9a6990_148 .array/port v000002713e9a6990, 148;
v000002713e9a6990_149 .array/port v000002713e9a6990, 149;
v000002713e9a6990_150 .array/port v000002713e9a6990, 150;
E_000002713e97bb00/37 .event anyedge, v000002713e9a6990_147, v000002713e9a6990_148, v000002713e9a6990_149, v000002713e9a6990_150;
v000002713e9a6990_151 .array/port v000002713e9a6990, 151;
v000002713e9a6990_152 .array/port v000002713e9a6990, 152;
v000002713e9a6990_153 .array/port v000002713e9a6990, 153;
v000002713e9a6990_154 .array/port v000002713e9a6990, 154;
E_000002713e97bb00/38 .event anyedge, v000002713e9a6990_151, v000002713e9a6990_152, v000002713e9a6990_153, v000002713e9a6990_154;
v000002713e9a6990_155 .array/port v000002713e9a6990, 155;
v000002713e9a6990_156 .array/port v000002713e9a6990, 156;
v000002713e9a6990_157 .array/port v000002713e9a6990, 157;
v000002713e9a6990_158 .array/port v000002713e9a6990, 158;
E_000002713e97bb00/39 .event anyedge, v000002713e9a6990_155, v000002713e9a6990_156, v000002713e9a6990_157, v000002713e9a6990_158;
v000002713e9a6990_159 .array/port v000002713e9a6990, 159;
v000002713e9a6990_160 .array/port v000002713e9a6990, 160;
v000002713e9a6990_161 .array/port v000002713e9a6990, 161;
v000002713e9a6990_162 .array/port v000002713e9a6990, 162;
E_000002713e97bb00/40 .event anyedge, v000002713e9a6990_159, v000002713e9a6990_160, v000002713e9a6990_161, v000002713e9a6990_162;
v000002713e9a6990_163 .array/port v000002713e9a6990, 163;
v000002713e9a6990_164 .array/port v000002713e9a6990, 164;
v000002713e9a6990_165 .array/port v000002713e9a6990, 165;
v000002713e9a6990_166 .array/port v000002713e9a6990, 166;
E_000002713e97bb00/41 .event anyedge, v000002713e9a6990_163, v000002713e9a6990_164, v000002713e9a6990_165, v000002713e9a6990_166;
v000002713e9a6990_167 .array/port v000002713e9a6990, 167;
v000002713e9a6990_168 .array/port v000002713e9a6990, 168;
v000002713e9a6990_169 .array/port v000002713e9a6990, 169;
v000002713e9a6990_170 .array/port v000002713e9a6990, 170;
E_000002713e97bb00/42 .event anyedge, v000002713e9a6990_167, v000002713e9a6990_168, v000002713e9a6990_169, v000002713e9a6990_170;
v000002713e9a6990_171 .array/port v000002713e9a6990, 171;
v000002713e9a6990_172 .array/port v000002713e9a6990, 172;
v000002713e9a6990_173 .array/port v000002713e9a6990, 173;
v000002713e9a6990_174 .array/port v000002713e9a6990, 174;
E_000002713e97bb00/43 .event anyedge, v000002713e9a6990_171, v000002713e9a6990_172, v000002713e9a6990_173, v000002713e9a6990_174;
v000002713e9a6990_175 .array/port v000002713e9a6990, 175;
v000002713e9a6990_176 .array/port v000002713e9a6990, 176;
v000002713e9a6990_177 .array/port v000002713e9a6990, 177;
v000002713e9a6990_178 .array/port v000002713e9a6990, 178;
E_000002713e97bb00/44 .event anyedge, v000002713e9a6990_175, v000002713e9a6990_176, v000002713e9a6990_177, v000002713e9a6990_178;
v000002713e9a6990_179 .array/port v000002713e9a6990, 179;
v000002713e9a6990_180 .array/port v000002713e9a6990, 180;
v000002713e9a6990_181 .array/port v000002713e9a6990, 181;
v000002713e9a6990_182 .array/port v000002713e9a6990, 182;
E_000002713e97bb00/45 .event anyedge, v000002713e9a6990_179, v000002713e9a6990_180, v000002713e9a6990_181, v000002713e9a6990_182;
v000002713e9a6990_183 .array/port v000002713e9a6990, 183;
v000002713e9a6990_184 .array/port v000002713e9a6990, 184;
v000002713e9a6990_185 .array/port v000002713e9a6990, 185;
v000002713e9a6990_186 .array/port v000002713e9a6990, 186;
E_000002713e97bb00/46 .event anyedge, v000002713e9a6990_183, v000002713e9a6990_184, v000002713e9a6990_185, v000002713e9a6990_186;
v000002713e9a6990_187 .array/port v000002713e9a6990, 187;
v000002713e9a6990_188 .array/port v000002713e9a6990, 188;
v000002713e9a6990_189 .array/port v000002713e9a6990, 189;
v000002713e9a6990_190 .array/port v000002713e9a6990, 190;
E_000002713e97bb00/47 .event anyedge, v000002713e9a6990_187, v000002713e9a6990_188, v000002713e9a6990_189, v000002713e9a6990_190;
v000002713e9a6990_191 .array/port v000002713e9a6990, 191;
v000002713e9a6990_192 .array/port v000002713e9a6990, 192;
v000002713e9a6990_193 .array/port v000002713e9a6990, 193;
v000002713e9a6990_194 .array/port v000002713e9a6990, 194;
E_000002713e97bb00/48 .event anyedge, v000002713e9a6990_191, v000002713e9a6990_192, v000002713e9a6990_193, v000002713e9a6990_194;
v000002713e9a6990_195 .array/port v000002713e9a6990, 195;
v000002713e9a6990_196 .array/port v000002713e9a6990, 196;
v000002713e9a6990_197 .array/port v000002713e9a6990, 197;
v000002713e9a6990_198 .array/port v000002713e9a6990, 198;
E_000002713e97bb00/49 .event anyedge, v000002713e9a6990_195, v000002713e9a6990_196, v000002713e9a6990_197, v000002713e9a6990_198;
v000002713e9a6990_199 .array/port v000002713e9a6990, 199;
v000002713e9a6990_200 .array/port v000002713e9a6990, 200;
v000002713e9a6990_201 .array/port v000002713e9a6990, 201;
v000002713e9a6990_202 .array/port v000002713e9a6990, 202;
E_000002713e97bb00/50 .event anyedge, v000002713e9a6990_199, v000002713e9a6990_200, v000002713e9a6990_201, v000002713e9a6990_202;
v000002713e9a6990_203 .array/port v000002713e9a6990, 203;
v000002713e9a6990_204 .array/port v000002713e9a6990, 204;
v000002713e9a6990_205 .array/port v000002713e9a6990, 205;
v000002713e9a6990_206 .array/port v000002713e9a6990, 206;
E_000002713e97bb00/51 .event anyedge, v000002713e9a6990_203, v000002713e9a6990_204, v000002713e9a6990_205, v000002713e9a6990_206;
v000002713e9a6990_207 .array/port v000002713e9a6990, 207;
v000002713e9a6990_208 .array/port v000002713e9a6990, 208;
v000002713e9a6990_209 .array/port v000002713e9a6990, 209;
v000002713e9a6990_210 .array/port v000002713e9a6990, 210;
E_000002713e97bb00/52 .event anyedge, v000002713e9a6990_207, v000002713e9a6990_208, v000002713e9a6990_209, v000002713e9a6990_210;
v000002713e9a6990_211 .array/port v000002713e9a6990, 211;
v000002713e9a6990_212 .array/port v000002713e9a6990, 212;
v000002713e9a6990_213 .array/port v000002713e9a6990, 213;
v000002713e9a6990_214 .array/port v000002713e9a6990, 214;
E_000002713e97bb00/53 .event anyedge, v000002713e9a6990_211, v000002713e9a6990_212, v000002713e9a6990_213, v000002713e9a6990_214;
v000002713e9a6990_215 .array/port v000002713e9a6990, 215;
v000002713e9a6990_216 .array/port v000002713e9a6990, 216;
v000002713e9a6990_217 .array/port v000002713e9a6990, 217;
v000002713e9a6990_218 .array/port v000002713e9a6990, 218;
E_000002713e97bb00/54 .event anyedge, v000002713e9a6990_215, v000002713e9a6990_216, v000002713e9a6990_217, v000002713e9a6990_218;
v000002713e9a6990_219 .array/port v000002713e9a6990, 219;
v000002713e9a6990_220 .array/port v000002713e9a6990, 220;
v000002713e9a6990_221 .array/port v000002713e9a6990, 221;
v000002713e9a6990_222 .array/port v000002713e9a6990, 222;
E_000002713e97bb00/55 .event anyedge, v000002713e9a6990_219, v000002713e9a6990_220, v000002713e9a6990_221, v000002713e9a6990_222;
v000002713e9a6990_223 .array/port v000002713e9a6990, 223;
v000002713e9a6990_224 .array/port v000002713e9a6990, 224;
v000002713e9a6990_225 .array/port v000002713e9a6990, 225;
v000002713e9a6990_226 .array/port v000002713e9a6990, 226;
E_000002713e97bb00/56 .event anyedge, v000002713e9a6990_223, v000002713e9a6990_224, v000002713e9a6990_225, v000002713e9a6990_226;
v000002713e9a6990_227 .array/port v000002713e9a6990, 227;
v000002713e9a6990_228 .array/port v000002713e9a6990, 228;
v000002713e9a6990_229 .array/port v000002713e9a6990, 229;
v000002713e9a6990_230 .array/port v000002713e9a6990, 230;
E_000002713e97bb00/57 .event anyedge, v000002713e9a6990_227, v000002713e9a6990_228, v000002713e9a6990_229, v000002713e9a6990_230;
v000002713e9a6990_231 .array/port v000002713e9a6990, 231;
v000002713e9a6990_232 .array/port v000002713e9a6990, 232;
v000002713e9a6990_233 .array/port v000002713e9a6990, 233;
v000002713e9a6990_234 .array/port v000002713e9a6990, 234;
E_000002713e97bb00/58 .event anyedge, v000002713e9a6990_231, v000002713e9a6990_232, v000002713e9a6990_233, v000002713e9a6990_234;
v000002713e9a6990_235 .array/port v000002713e9a6990, 235;
v000002713e9a6990_236 .array/port v000002713e9a6990, 236;
v000002713e9a6990_237 .array/port v000002713e9a6990, 237;
v000002713e9a6990_238 .array/port v000002713e9a6990, 238;
E_000002713e97bb00/59 .event anyedge, v000002713e9a6990_235, v000002713e9a6990_236, v000002713e9a6990_237, v000002713e9a6990_238;
v000002713e9a6990_239 .array/port v000002713e9a6990, 239;
v000002713e9a6990_240 .array/port v000002713e9a6990, 240;
v000002713e9a6990_241 .array/port v000002713e9a6990, 241;
v000002713e9a6990_242 .array/port v000002713e9a6990, 242;
E_000002713e97bb00/60 .event anyedge, v000002713e9a6990_239, v000002713e9a6990_240, v000002713e9a6990_241, v000002713e9a6990_242;
v000002713e9a6990_243 .array/port v000002713e9a6990, 243;
v000002713e9a6990_244 .array/port v000002713e9a6990, 244;
v000002713e9a6990_245 .array/port v000002713e9a6990, 245;
v000002713e9a6990_246 .array/port v000002713e9a6990, 246;
E_000002713e97bb00/61 .event anyedge, v000002713e9a6990_243, v000002713e9a6990_244, v000002713e9a6990_245, v000002713e9a6990_246;
v000002713e9a6990_247 .array/port v000002713e9a6990, 247;
v000002713e9a6990_248 .array/port v000002713e9a6990, 248;
v000002713e9a6990_249 .array/port v000002713e9a6990, 249;
v000002713e9a6990_250 .array/port v000002713e9a6990, 250;
E_000002713e97bb00/62 .event anyedge, v000002713e9a6990_247, v000002713e9a6990_248, v000002713e9a6990_249, v000002713e9a6990_250;
v000002713e9a6990_251 .array/port v000002713e9a6990, 251;
v000002713e9a6990_252 .array/port v000002713e9a6990, 252;
v000002713e9a6990_253 .array/port v000002713e9a6990, 253;
v000002713e9a6990_254 .array/port v000002713e9a6990, 254;
E_000002713e97bb00/63 .event anyedge, v000002713e9a6990_251, v000002713e9a6990_252, v000002713e9a6990_253, v000002713e9a6990_254;
v000002713e9a6990_255 .array/port v000002713e9a6990, 255;
E_000002713e97bb00/64 .event anyedge, v000002713e9a6990_255;
E_000002713e97bb00 .event/or E_000002713e97bb00/0, E_000002713e97bb00/1, E_000002713e97bb00/2, E_000002713e97bb00/3, E_000002713e97bb00/4, E_000002713e97bb00/5, E_000002713e97bb00/6, E_000002713e97bb00/7, E_000002713e97bb00/8, E_000002713e97bb00/9, E_000002713e97bb00/10, E_000002713e97bb00/11, E_000002713e97bb00/12, E_000002713e97bb00/13, E_000002713e97bb00/14, E_000002713e97bb00/15, E_000002713e97bb00/16, E_000002713e97bb00/17, E_000002713e97bb00/18, E_000002713e97bb00/19, E_000002713e97bb00/20, E_000002713e97bb00/21, E_000002713e97bb00/22, E_000002713e97bb00/23, E_000002713e97bb00/24, E_000002713e97bb00/25, E_000002713e97bb00/26, E_000002713e97bb00/27, E_000002713e97bb00/28, E_000002713e97bb00/29, E_000002713e97bb00/30, E_000002713e97bb00/31, E_000002713e97bb00/32, E_000002713e97bb00/33, E_000002713e97bb00/34, E_000002713e97bb00/35, E_000002713e97bb00/36, E_000002713e97bb00/37, E_000002713e97bb00/38, E_000002713e97bb00/39, E_000002713e97bb00/40, E_000002713e97bb00/41, E_000002713e97bb00/42, E_000002713e97bb00/43, E_000002713e97bb00/44, E_000002713e97bb00/45, E_000002713e97bb00/46, E_000002713e97bb00/47, E_000002713e97bb00/48, E_000002713e97bb00/49, E_000002713e97bb00/50, E_000002713e97bb00/51, E_000002713e97bb00/52, E_000002713e97bb00/53, E_000002713e97bb00/54, E_000002713e97bb00/55, E_000002713e97bb00/56, E_000002713e97bb00/57, E_000002713e97bb00/58, E_000002713e97bb00/59, E_000002713e97bb00/60, E_000002713e97bb00/61, E_000002713e97bb00/62, E_000002713e97bb00/63, E_000002713e97bb00/64;
S_000002713ea83830 .scope module, "Stack" "stack" 4 126, 15 1 0, S_000002713e8f73f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_000002713ea38cb0 .param/l "DEPTH" 0 15 4, +C4<00000000000000000000000000001000>;
P_000002713ea38ce8 .param/l "WIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
L_000002713ea84460 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002713e9a4f50_0 .net/2u *"_ivl_0", 2 0, L_000002713ea84460;  1 drivers
L_000002713ea844f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002713e9a6a30_0 .net/2u *"_ivl_10", 31 0, L_000002713ea844f0;  1 drivers
v000002713e9a4d70_0 .net *"_ivl_12", 31 0, L_000002713ead1cb0;  1 drivers
v000002713e9a5130_0 .net *"_ivl_14", 15 0, L_000002713ead1e90;  1 drivers
L_000002713ea84538 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002713e9a9420_0 .net *"_ivl_17", 7 0, L_000002713ea84538;  1 drivers
o000002713ea45458 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002713e9a96a0_0 name=_ivl_18
v000002713e9a8f20_0 .net *"_ivl_2", 0 0, L_000002713ead0b30;  1 drivers
v000002713e9a8480_0 .net *"_ivl_20", 15 0, L_000002713ead08b0;  1 drivers
v000002713e9a8d40_0 .net *"_ivl_4", 7 0, L_000002713ead1c10;  1 drivers
v000002713e9a91a0_0 .net *"_ivl_6", 31 0, L_000002713ead1990;  1 drivers
L_000002713ea844a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002713e9a8700_0 .net *"_ivl_9", 28 0, L_000002713ea844a8;  1 drivers
v000002713e9a8a20_0 .net "clk", 0 0, v000002713e9accc0_0;  alias, 1 drivers
v000002713e9a9240_0 .net "data_in", 7 0, v000002713e9a54f0_0;  alias, 1 drivers
v000002713e9a87a0_0 .net "data_out", 7 0, L_000002713ead0090;  alias, 1 drivers
v000002713e9a8fc0_0 .var "empty", 0 0;
v000002713e9a7e40_0 .var "full", 0 0;
v000002713e9a8520 .array "mem", 7 0, 7 0;
v000002713e9a9380_0 .net "pop", 0 0, L_000002713e9abdc0;  alias, 1 drivers
v000002713e9a8840_0 .net "push", 0 0, L_000002713e9abf00;  alias, 1 drivers
v000002713e9a8ca0_0 .net "rst", 0 0, v000002713e9abe60_0;  alias, 1 drivers
v000002713e9a92e0_0 .var "top", 2 0;
E_000002713e97bb40/0 .event negedge, v000002713e97f440_0;
E_000002713e97bb40/1 .event posedge, v000002713e9a4eb0_0;
E_000002713e97bb40 .event/or E_000002713e97bb40/0, E_000002713e97bb40/1;
L_000002713ead0b30 .cmp/gt 3, v000002713e9a92e0_0, L_000002713ea84460;
L_000002713ead1c10 .array/port v000002713e9a8520, L_000002713ead1cb0;
L_000002713ead1990 .concat [ 3 29 0 0], v000002713e9a92e0_0, L_000002713ea844a8;
L_000002713ead1cb0 .arith/sub 32, L_000002713ead1990, L_000002713ea844f0;
L_000002713ead1e90 .concat [ 8 8 0 0], L_000002713ead1c10, L_000002713ea84538;
L_000002713ead08b0 .functor MUXZ 16, o000002713ea45458, L_000002713ead1e90, L_000002713ead0b30, C4<>;
L_000002713ead0090 .part L_000002713ead08b0, 0, 8;
    .scope S_000002713e98c720;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002713e97fd00_0, 0;
    %end;
    .thread T_0;
    .scope S_000002713e98c720;
T_1 ;
    %wait E_000002713e97aa80;
    %load/vec4 v000002713e97efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002713e980520_0;
    %assign/vec4 v000002713e97fd00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000002713e97fd00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002713e93bf80;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002713e9a54f0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000002713e93bf80;
T_3 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e9a4eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002713e9a54f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002713e9a6350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002713e9a6030_0;
    %assign/vec4 v000002713e9a54f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002713e9a54f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002713e9a54f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002713e914a70;
T_4 ;
    %pushi/vec4 1245184, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 1048576, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 983040, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 1048578, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 983041, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 1179652, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 1114112, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 524288, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 720902, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 1245184, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %pushi/vec4 1310720, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002713e9a6990, 4, 0;
    %end;
    .thread T_4;
    .scope S_000002713e914a70;
T_5 ;
    %wait E_000002713e97bb00;
    %load/vec4 v000002713e9a6490_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002713e9a6990, 4;
    %assign/vec4 v000002713e9a67b0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002713e927440;
T_6 ;
    %pushi/vec4 128, 0, 9;
    %split/vec4 2;
    %store/vec4 v000002713e9766f0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002713e97fbc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002713e97f260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002713e97ef40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002713e976510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002713e97fc60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002713e97fa80_0, 0, 1;
    %store/vec4 v000002713e976b50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002713e927440;
T_7 ;
    %wait E_000002713e97acc0;
    %load/vec4 v000002713e97ec20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %pushi/vec4 19, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.0 ;
    %pushi/vec4 32768, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.1 ;
    %pushi/vec4 40961, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.2 ;
    %pushi/vec4 40962, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.3 ;
    %pushi/vec4 40963, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.4 ;
    %pushi/vec4 40964, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.5 ;
    %pushi/vec4 40965, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.6 ;
    %pushi/vec4 32774, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.7 ;
    %pushi/vec4 32775, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.8 ;
    %pushi/vec4 32776, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.9 ;
    %pushi/vec4 32777, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.10 ;
    %pushi/vec4 33802, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.11 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v000002713e97fb20_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %concati/vec4 11, 0, 8;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.12 ;
    %pushi/vec4 1, 0, 7;
    %load/vec4 v000002713e9770f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 12, 0, 8;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 1, 0, 7;
    %load/vec4 v000002713e9770f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.25, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.26, 8;
T_7.25 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.26, 8;
 ; End of false expr.
    %blend;
T_7.26;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 13, 0, 8;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 40974, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 10255, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 36880, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 6161, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 49170, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 19, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 65556, 0, 17;
    %split/vec4 8;
    %assign/vec4 v000002713e97f120_0, 0;
    %split/vec4 2;
    %assign/vec4 v000002713e9766f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97f260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97ef40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e976510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002713e97fa80_0, 0;
    %assign/vec4 v000002713e976b50_0, 0;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002713e937b40;
T_8 ;
    %wait E_000002713e97b500;
    %load/vec4 v000002713e9805c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.0 ;
    %load/vec4 v000002713e97f8a0_0;
    %nor/r;
    %pad/u 16;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.1 ;
    %load/vec4 v000002713e97f8a0_0;
    %load/vec4 v000002713e97f800_0;
    %xor;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.2 ;
    %load/vec4 v000002713e97f8a0_0;
    %load/vec4 v000002713e97f800_0;
    %or;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.3 ;
    %load/vec4 v000002713e97f8a0_0;
    %load/vec4 v000002713e97f800_0;
    %and;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.4 ;
    %load/vec4 v000002713e97f8a0_0;
    %load/vec4 v000002713e97f800_0;
    %sub;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.5 ;
    %load/vec4 v000002713e97f8a0_0;
    %load/vec4 v000002713e97f800_0;
    %add;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.6 ;
    %load/vec4 v000002713e97f8a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002713e97f8a0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.7 ;
    %load/vec4 v000002713e97f8a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000002713e97f8a0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.8 ;
    %load/vec4 v000002713e97f8a0_0;
    %subi 1, 0, 16;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.9 ;
    %load/vec4 v000002713e97f8a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.10 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.11 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.12 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.13 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.14 ;
    %load/vec4 v000002713e97f800_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.15 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.16 ;
    %load/vec4 v000002713e97f800_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.17 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.18 ;
    %load/vec4 v000002713e97f8a0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.19 ;
    %load/vec4 v000002713e97eae0_0;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002713e97eae0_0, 0;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002713e9379b0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002713e9808e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002713e97f760_0, 0;
    %end;
    .thread T_9;
    .scope S_000002713e9379b0;
T_10 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e97f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002713e97f940_0;
    %assign/vec4 v000002713e9808e0_0, 0;
    %load/vec4 v000002713e97f940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %pad/s 1;
    %assign/vec4 v000002713e97f760_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002713e93c110;
T_11 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000002713e9a5b30_0, 0;
    %end;
    .thread T_11;
    .scope S_000002713e93c110;
T_12 ;
    %wait E_000002713e97c080;
    %load/vec4 v000002713e9a6170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002713e9a5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002713e9a6670_0;
    %ix/getv 3, v000002713e9a5c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002713e9a5a90, 0, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000002713e9a5b30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %ix/getv 4, v000002713e9a5c70_0;
    %load/vec4a v000002713e9a5a90, 4;
    %assign/vec4 v000002713e9a5b30_0, 0;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000002713e9a5b30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002713e92ef00;
T_13 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002713e9a1c00_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002713e9a21a0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_000002713e92ef00;
T_14 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e9a1ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002713e9a2560_0;
    %assign/vec4 v000002713e9a21a0_0, 0;
    %load/vec4 v000002713e9a17a0_0;
    %assign/vec4 v000002713e9a1c00_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002713e92f090;
T_15 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a10c0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a12a0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000002713e92f090;
T_16 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e9a0ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002713e9a1160_0;
    %assign/vec4 v000002713e9a12a0_0, 0;
    %load/vec4 v000002713e9a1ca0_0;
    %assign/vec4 v000002713e9a10c0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002713e933090;
T_17 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a0c60_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a2100_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000002713e933090;
T_18 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e9a1480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002713e9a18e0_0;
    %assign/vec4 v000002713e9a2100_0, 0;
    %load/vec4 v000002713e9a1200_0;
    %assign/vec4 v000002713e9a0c60_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002713e933220;
T_19 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a2920_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a1d40_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_000002713e933220;
T_20 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e9a1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000002713e9a1e80_0;
    %assign/vec4 v000002713e9a1d40_0, 0;
    %load/vec4 v000002713e9a1660_0;
    %assign/vec4 v000002713e9a2920_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002713e9a4b90;
T_21 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a26a0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v000002713e9a0e40_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000002713e9a4b90;
T_22 ;
    %wait E_000002713e97ab80;
    %load/vec4 v000002713e9a2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000002713e9a0bc0_0;
    %assign/vec4 v000002713e9a0e40_0, 0;
    %load/vec4 v000002713e9a2740_0;
    %assign/vec4 v000002713e9a26a0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002713e92e8c0;
T_23 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000002713e9a5ef0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_000002713e92e8c0;
T_24 ;
    %wait E_000002713e97c200;
    %load/vec4 v000002713e9a65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000002713e9a53b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v000002713e9a5ef0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v000002713e9a51d0_0;
    %assign/vec4 v000002713e9a5ef0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000002713e9a6710_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002713e9a5ef0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000002713e9a63f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002713e9a5ef0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000002713e9a5090_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002713e9a5ef0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v000002713e9a5950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002713e9a5ef0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002713e9275d0;
T_25 ;
    %wait E_000002713e97b780;
    %load/vec4 v000002713e976830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v000002713e976d30_0;
    %assign/vec4 v000002713e976790_0, 0;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v000002713e9765b0_0;
    %assign/vec4 v000002713e976790_0, 0;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002713e92e730;
T_26 ;
    %wait E_000002713e97adc0;
    %load/vec4 v000002713e9a22e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %load/vec4 v000002713e9a24c0_0;
    %assign/vec4 v000002713e9a2060_0, 0;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v000002713e9a1f20_0;
    %assign/vec4 v000002713e9a2060_0, 0;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002713ea83830;
T_27 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002713e9a92e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002713e9a7e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002713e9a8fc0_0, 0;
    %end;
    .thread T_27;
    .scope S_000002713ea83830;
T_28 ;
    %wait E_000002713e97bb40;
    %load/vec4 v000002713e9a8ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002713e9a92e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002713e9a7e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002713e9a8fc0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000002713e9a8840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v000002713e9a7e40_0;
    %inv;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000002713e9a9240_0;
    %load/vec4 v000002713e9a92e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002713e9a8520, 0, 4;
    %load/vec4 v000002713e9a92e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002713e9a92e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002713e9a8fc0_0, 0;
    %load/vec4 v000002713e9a92e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_28.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002713e9a7e40_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000002713e9a9380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.9, 9;
    %load/vec4 v000002713e9a8fc0_0;
    %inv;
    %and;
T_28.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v000002713e9a92e0_0;
    %subi 1, 0, 3;
    %store/vec4 v000002713e9a92e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002713e9a7e40_0, 0;
    %load/vec4 v000002713e9a92e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002713e9a8fc0_0, 0;
T_28.10 ;
T_28.7 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000002713e8f73f0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002713e9abe60_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_000002713e8f73f0;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002713e9a8160_0, 0;
    %end;
    .thread T_30;
    .scope S_000002713e8f73f0;
T_31 ;
    %wait E_000002713e97b440;
    %load/vec4 v000002713e9ad800_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_31.0, 8;
    %load/vec4 v000002713e9ace00_0;
    %or;
T_31.0;
    %assign/vec4 v000002713e9abe60_0, 0;
    %load/vec4 v000002713e9a8b60_0;
    %assign/vec4 v000002713e9a8160_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000002713e8f7260;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002713e9accc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002713e9acea0_0, 0, 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000002713e9ad4e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002713e9ac540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002713e9ad1c0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000002713e8f7260;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002713e9ada80_0, 0, 32;
T_33.0 ;
    %load/vec4 v000002713e9ada80_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_33.1, 5;
    %delay 1000, 0;
    %load/vec4 v000002713e9accc0_0;
    %inv;
    %store/vec4 v000002713e9accc0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002713e9ada80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002713e9ada80_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %vpi_call 3 48 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_000002713e8f7260;
T_34 ;
    %vpi_call 3 52 "$dumpfile", "tests/up_tb.vcd" {0 0 0};
    %vpi_call 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002713e8f7260 {0 0 0};
    %vpi_call 3 54 "$dumpon" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./src/memory/rf.v";
    "./tests/up_tb.v";
    "./up.v";
    "./src/basic/a.v";
    "./src/basic/alu.v";
    "./src/control/id.v";
    "./src/utils/mux.v";
    "./src/io/io_ports.v";
    "./src/io/analog_io.v";
    "./src/io/digital_io.v";
    "./src/control/counter.v";
    "./src/memory/registers.v";
    "./src/memory/rom.v";
    "./src/utils/stack.v";
