// Seed: 109286583
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  tri1 id_5;
  always @(posedge id_5, posedge id_1) begin
    id_4 = 1;
    id_2 = id_1;
    id_4 <= !id_1;
    #1 id_4 = #id_6 id_6;
  end
  module_0(
      id_1, id_3
  );
  assign id_4 = 1;
endmodule
