;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; B1
B1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
B1__0__MASK EQU 0x01
B1__0__PC EQU CYREG_PRT2_PC0
B1__0__PORT EQU 2
B1__0__SHIFT EQU 0
B1__AG EQU CYREG_PRT2_AG
B1__AMUX EQU CYREG_PRT2_AMUX
B1__BIE EQU CYREG_PRT2_BIE
B1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B1__BYP EQU CYREG_PRT2_BYP
B1__CTL EQU CYREG_PRT2_CTL
B1__DM0 EQU CYREG_PRT2_DM0
B1__DM1 EQU CYREG_PRT2_DM1
B1__DM2 EQU CYREG_PRT2_DM2
B1__DR EQU CYREG_PRT2_DR
B1__INP_DIS EQU CYREG_PRT2_INP_DIS
B1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B1__LCD_EN EQU CYREG_PRT2_LCD_EN
B1__MASK EQU 0x01
B1__PORT EQU 2
B1__PRT EQU CYREG_PRT2_PRT
B1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B1__PS EQU CYREG_PRT2_PS
B1__SHIFT EQU 0
B1__SLW EQU CYREG_PRT2_SLW

; B2
B2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
B2__0__MASK EQU 0x02
B2__0__PC EQU CYREG_PRT2_PC1
B2__0__PORT EQU 2
B2__0__SHIFT EQU 1
B2__AG EQU CYREG_PRT2_AG
B2__AMUX EQU CYREG_PRT2_AMUX
B2__BIE EQU CYREG_PRT2_BIE
B2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B2__BYP EQU CYREG_PRT2_BYP
B2__CTL EQU CYREG_PRT2_CTL
B2__DM0 EQU CYREG_PRT2_DM0
B2__DM1 EQU CYREG_PRT2_DM1
B2__DM2 EQU CYREG_PRT2_DM2
B2__DR EQU CYREG_PRT2_DR
B2__INP_DIS EQU CYREG_PRT2_INP_DIS
B2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B2__LCD_EN EQU CYREG_PRT2_LCD_EN
B2__MASK EQU 0x02
B2__PORT EQU 2
B2__PRT EQU CYREG_PRT2_PRT
B2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B2__PS EQU CYREG_PRT2_PS
B2__SHIFT EQU 1
B2__SLW EQU CYREG_PRT2_SLW

; B3
B3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
B3__0__MASK EQU 0x04
B3__0__PC EQU CYREG_PRT2_PC2
B3__0__PORT EQU 2
B3__0__SHIFT EQU 2
B3__AG EQU CYREG_PRT2_AG
B3__AMUX EQU CYREG_PRT2_AMUX
B3__BIE EQU CYREG_PRT2_BIE
B3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B3__BYP EQU CYREG_PRT2_BYP
B3__CTL EQU CYREG_PRT2_CTL
B3__DM0 EQU CYREG_PRT2_DM0
B3__DM1 EQU CYREG_PRT2_DM1
B3__DM2 EQU CYREG_PRT2_DM2
B3__DR EQU CYREG_PRT2_DR
B3__INP_DIS EQU CYREG_PRT2_INP_DIS
B3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B3__LCD_EN EQU CYREG_PRT2_LCD_EN
B3__MASK EQU 0x04
B3__PORT EQU 2
B3__PRT EQU CYREG_PRT2_PRT
B3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B3__PS EQU CYREG_PRT2_PS
B3__SHIFT EQU 2
B3__SLW EQU CYREG_PRT2_SLW

; C1
C1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
C1__0__MASK EQU 0x10
C1__0__PC EQU CYREG_PRT2_PC4
C1__0__PORT EQU 2
C1__0__SHIFT EQU 4
C1__AG EQU CYREG_PRT2_AG
C1__AMUX EQU CYREG_PRT2_AMUX
C1__BIE EQU CYREG_PRT2_BIE
C1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
C1__BYP EQU CYREG_PRT2_BYP
C1__CTL EQU CYREG_PRT2_CTL
C1__DM0 EQU CYREG_PRT2_DM0
C1__DM1 EQU CYREG_PRT2_DM1
C1__DM2 EQU CYREG_PRT2_DM2
C1__DR EQU CYREG_PRT2_DR
C1__INP_DIS EQU CYREG_PRT2_INP_DIS
C1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
C1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
C1__LCD_EN EQU CYREG_PRT2_LCD_EN
C1__MASK EQU 0x10
C1__PORT EQU 2
C1__PRT EQU CYREG_PRT2_PRT
C1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
C1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
C1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
C1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
C1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
C1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
C1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
C1__PS EQU CYREG_PRT2_PS
C1__SHIFT EQU 4
C1__SLW EQU CYREG_PRT2_SLW

; A_1
A_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
A_1__0__MASK EQU 0x08
A_1__0__PC EQU CYREG_PRT0_PC3
A_1__0__PORT EQU 0
A_1__0__SHIFT EQU 3
A_1__AG EQU CYREG_PRT0_AG
A_1__AMUX EQU CYREG_PRT0_AMUX
A_1__BIE EQU CYREG_PRT0_BIE
A_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A_1__BYP EQU CYREG_PRT0_BYP
A_1__CTL EQU CYREG_PRT0_CTL
A_1__DM0 EQU CYREG_PRT0_DM0
A_1__DM1 EQU CYREG_PRT0_DM1
A_1__DM2 EQU CYREG_PRT0_DM2
A_1__DR EQU CYREG_PRT0_DR
A_1__INP_DIS EQU CYREG_PRT0_INP_DIS
A_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A_1__LCD_EN EQU CYREG_PRT0_LCD_EN
A_1__MASK EQU 0x08
A_1__PORT EQU 0
A_1__PRT EQU CYREG_PRT0_PRT
A_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A_1__PS EQU CYREG_PRT0_PS
A_1__SHIFT EQU 3
A_1__SLW EQU CYREG_PRT0_SLW

; A_2
A_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
A_2__0__MASK EQU 0x10
A_2__0__PC EQU CYREG_PRT0_PC4
A_2__0__PORT EQU 0
A_2__0__SHIFT EQU 4
A_2__AG EQU CYREG_PRT0_AG
A_2__AMUX EQU CYREG_PRT0_AMUX
A_2__BIE EQU CYREG_PRT0_BIE
A_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A_2__BYP EQU CYREG_PRT0_BYP
A_2__CTL EQU CYREG_PRT0_CTL
A_2__DM0 EQU CYREG_PRT0_DM0
A_2__DM1 EQU CYREG_PRT0_DM1
A_2__DM2 EQU CYREG_PRT0_DM2
A_2__DR EQU CYREG_PRT0_DR
A_2__INP_DIS EQU CYREG_PRT0_INP_DIS
A_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A_2__LCD_EN EQU CYREG_PRT0_LCD_EN
A_2__MASK EQU 0x10
A_2__PORT EQU 0
A_2__PRT EQU CYREG_PRT0_PRT
A_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A_2__PS EQU CYREG_PRT0_PS
A_2__SHIFT EQU 4
A_2__SLW EQU CYREG_PRT0_SLW

; B_2
B_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
B_2__0__MASK EQU 0x20
B_2__0__PC EQU CYREG_PRT0_PC5
B_2__0__PORT EQU 0
B_2__0__SHIFT EQU 5
B_2__AG EQU CYREG_PRT0_AG
B_2__AMUX EQU CYREG_PRT0_AMUX
B_2__BIE EQU CYREG_PRT0_BIE
B_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B_2__BYP EQU CYREG_PRT0_BYP
B_2__CTL EQU CYREG_PRT0_CTL
B_2__DM0 EQU CYREG_PRT0_DM0
B_2__DM1 EQU CYREG_PRT0_DM1
B_2__DM2 EQU CYREG_PRT0_DM2
B_2__DR EQU CYREG_PRT0_DR
B_2__INP_DIS EQU CYREG_PRT0_INP_DIS
B_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B_2__LCD_EN EQU CYREG_PRT0_LCD_EN
B_2__MASK EQU 0x20
B_2__PORT EQU 0
B_2__PRT EQU CYREG_PRT0_PRT
B_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B_2__PS EQU CYREG_PRT0_PS
B_2__SHIFT EQU 5
B_2__SLW EQU CYREG_PRT0_SLW

; Ent
Ent__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Ent__0__MASK EQU 0x01
Ent__0__PC EQU CYREG_PRT0_PC0
Ent__0__PORT EQU 0
Ent__0__SHIFT EQU 0
Ent__AG EQU CYREG_PRT0_AG
Ent__AMUX EQU CYREG_PRT0_AMUX
Ent__BIE EQU CYREG_PRT0_BIE
Ent__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ent__BYP EQU CYREG_PRT0_BYP
Ent__CTL EQU CYREG_PRT0_CTL
Ent__DM0 EQU CYREG_PRT0_DM0
Ent__DM1 EQU CYREG_PRT0_DM1
Ent__DM2 EQU CYREG_PRT0_DM2
Ent__DR EQU CYREG_PRT0_DR
Ent__INP_DIS EQU CYREG_PRT0_INP_DIS
Ent__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ent__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ent__LCD_EN EQU CYREG_PRT0_LCD_EN
Ent__MASK EQU 0x01
Ent__PORT EQU 0
Ent__PRT EQU CYREG_PRT0_PRT
Ent__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ent__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ent__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ent__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ent__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ent__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ent__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ent__PS EQU CYREG_PRT0_PS
Ent__SHIFT EQU 0
Ent__SLW EQU CYREG_PRT0_SLW

; Sal
Sal__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Sal__0__MASK EQU 0x02
Sal__0__PC EQU CYREG_PRT0_PC1
Sal__0__PORT EQU 0
Sal__0__SHIFT EQU 1
Sal__AG EQU CYREG_PRT0_AG
Sal__AMUX EQU CYREG_PRT0_AMUX
Sal__BIE EQU CYREG_PRT0_BIE
Sal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sal__BYP EQU CYREG_PRT0_BYP
Sal__CTL EQU CYREG_PRT0_CTL
Sal__DM0 EQU CYREG_PRT0_DM0
Sal__DM1 EQU CYREG_PRT0_DM1
Sal__DM2 EQU CYREG_PRT0_DM2
Sal__DR EQU CYREG_PRT0_DR
Sal__INP_DIS EQU CYREG_PRT0_INP_DIS
Sal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sal__LCD_EN EQU CYREG_PRT0_LCD_EN
Sal__MASK EQU 0x02
Sal__PORT EQU 0
Sal__PRT EQU CYREG_PRT0_PRT
Sal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sal__PS EQU CYREG_PRT0_PS
Sal__SHIFT EQU 1
Sal__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
