<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1090" height="792" x="0" y="22" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Project,Existing IP Variants,Library" />
 <generation path="" synthesis="VHDL" simulation="VHDL" />
</preferences>
