// Seed: 2086912637
module module_0;
  parameter id_1 = 1;
  logic id_2;
  ;
  logic [7:0] id_3;
  parameter id_4 = -1;
  assign id_2 = 1'd0;
  always_ff #1 begin : LABEL_0
    id_2 <= -1;
  end
  wire id_5;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  input wire id_3;
  inout wire id_2;
  output wand id_1;
  assign id_1 = 1;
  logic [7:0] id_5, id_6, id_7;
  initial begin : LABEL_0
    id_6[-1'b0] <= id_7;
    id_4 = new;
  end
  module_0 modCall_1 ();
endmodule
