// Seed: 2109198708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.type_1 = 0;
  assign id_2 = ~1;
  wire id_5, id_6, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4
);
  tri1 id_6, id_7;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  always id_7 = 1 + id_1;
endmodule
