// Seed: 3876982888
module module_0;
  wire id_1;
  assign module_2.id_10 = 0;
  wire id_2;
  logic id_3, id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1[1 : -1],
    input wand id_2,
    inout supply0 id_3,
    input tri id_4,
    input uwire id_5,
    input wire id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    output wor id_13
);
  module_0 modCall_1 ();
endmodule
