<stg><name>axi4_lu_forward</name>


<trans_list>

<trans id="387" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %A = alloca i64 1

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %A_addr = getelementptr i32 %A, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %p_086 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %len

]]></Node>
<StgValue><ssdm name="p_086"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %A_in_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %trunc_ln174 = trunc i64 %A_in_read

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %pkt_data = bitcast i32 %trunc_ln174

]]></Node>
<StgValue><ssdm name="pkt_data"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:34 %store_ln175 = store i32 %pkt_data, i4 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %A_addr_21 = getelementptr i32 %A, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:35 %A_in_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %trunc_ln174_1 = trunc i64 %A_in_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln174_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:37 %pkt_data_1 = bitcast i32 %trunc_ln174_1

]]></Node>
<StgValue><ssdm name="pkt_data_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:38 %store_ln175 = store i32 %pkt_data_1, i4 %A_addr_21

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %A_addr_22 = getelementptr i32 %A, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:39 %A_in_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %trunc_ln174_2 = trunc i64 %A_in_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln174_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
entry:41 %pkt_data_2 = bitcast i32 %trunc_ln174_2

]]></Node>
<StgValue><ssdm name="pkt_data_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:42 %store_ln175 = store i32 %pkt_data_2, i4 %A_addr_22

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %A_addr_23 = getelementptr i32 %A, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:43 %A_in_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %trunc_ln174_3 = trunc i64 %A_in_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln174_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
entry:45 %pkt_data_3 = bitcast i32 %trunc_ln174_3

]]></Node>
<StgValue><ssdm name="pkt_data_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:46 %store_ln175 = store i32 %pkt_data_3, i4 %A_addr_23

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %A_addr_24 = getelementptr i32 %A, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:47 %A_in_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %trunc_ln174_4 = trunc i64 %A_in_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln174_4"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry:49 %pkt_data_4 = bitcast i32 %trunc_ln174_4

]]></Node>
<StgValue><ssdm name="pkt_data_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:50 %store_ln175 = store i32 %pkt_data_4, i4 %A_addr_24

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %A_addr_25 = getelementptr i32 %A, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:51 %A_in_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_5"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %trunc_ln174_5 = trunc i64 %A_in_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln174_5"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry:53 %pkt_data_5 = bitcast i32 %trunc_ln174_5

]]></Node>
<StgValue><ssdm name="pkt_data_5"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:54 %store_ln175 = store i32 %pkt_data_5, i4 %A_addr_25

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %A_addr_26 = getelementptr i32 %A, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:55 %A_in_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %trunc_ln174_6 = trunc i64 %A_in_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln174_6"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %pkt_data_6 = bitcast i32 %trunc_ln174_6

]]></Node>
<StgValue><ssdm name="pkt_data_6"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:58 %store_ln175 = store i32 %pkt_data_6, i4 %A_addr_26

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %A_addr_27 = getelementptr i32 %A, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:59 %A_in_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_7"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %trunc_ln174_7 = trunc i64 %A_in_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln174_7"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %pkt_data_7 = bitcast i32 %trunc_ln174_7

]]></Node>
<StgValue><ssdm name="pkt_data_7"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:62 %store_ln175 = store i32 %pkt_data_7, i4 %A_addr_27

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %A_addr_28 = getelementptr i32 %A, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:63 %A_in_read_8 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_8"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %trunc_ln174_8 = trunc i64 %A_in_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln174_8"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %pkt_data_8 = bitcast i32 %trunc_ln174_8

]]></Node>
<StgValue><ssdm name="pkt_data_8"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:66 %store_ln175 = store i32 %pkt_data_8, i4 %A_addr_28

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %A_addr_29 = getelementptr i32 %A, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:67 %A_in_read_9 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_9"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %trunc_ln174_9 = trunc i64 %A_in_read_9

]]></Node>
<StgValue><ssdm name="trunc_ln174_9"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %pkt_data_9 = bitcast i32 %trunc_ln174_9

]]></Node>
<StgValue><ssdm name="pkt_data_9"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:70 %store_ln175 = store i32 %pkt_data_9, i4 %A_addr_29

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %A_addr_30 = getelementptr i32 %A, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:71 %A_in_read_10 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_10"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %trunc_ln174_10 = trunc i64 %A_in_read_10

]]></Node>
<StgValue><ssdm name="trunc_ln174_10"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %pkt_data_10 = bitcast i32 %trunc_ln174_10

]]></Node>
<StgValue><ssdm name="pkt_data_10"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:74 %store_ln175 = store i32 %pkt_data_10, i4 %A_addr_30

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %A_addr_31 = getelementptr i32 %A, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:75 %A_in_read_11 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_11"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:76 %trunc_ln174_11 = trunc i64 %A_in_read_11

]]></Node>
<StgValue><ssdm name="trunc_ln174_11"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
entry:77 %pkt_data_11 = bitcast i32 %trunc_ln174_11

]]></Node>
<StgValue><ssdm name="pkt_data_11"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:78 %store_ln175 = store i32 %pkt_data_11, i4 %A_addr_31

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %A_addr_32 = getelementptr i32 %A, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:79 %A_in_read_12 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_12"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:80 %trunc_ln174_12 = trunc i64 %A_in_read_12

]]></Node>
<StgValue><ssdm name="trunc_ln174_12"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
entry:81 %pkt_data_12 = bitcast i32 %trunc_ln174_12

]]></Node>
<StgValue><ssdm name="pkt_data_12"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:82 %store_ln175 = store i32 %pkt_data_12, i4 %A_addr_32

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %A_addr_33 = getelementptr i32 %A, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:83 %A_in_read_13 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_13"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:84 %trunc_ln174_13 = trunc i64 %A_in_read_13

]]></Node>
<StgValue><ssdm name="trunc_ln174_13"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
entry:85 %pkt_data_13 = bitcast i32 %trunc_ln174_13

]]></Node>
<StgValue><ssdm name="pkt_data_13"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:86 %store_ln175 = store i32 %pkt_data_13, i4 %A_addr_33

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %A_addr_34 = getelementptr i32 %A, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:87 %A_in_read_14 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_14"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:88 %trunc_ln174_14 = trunc i64 %A_in_read_14

]]></Node>
<StgValue><ssdm name="trunc_ln174_14"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
entry:89 %pkt_data_14 = bitcast i32 %trunc_ln174_14

]]></Node>
<StgValue><ssdm name="pkt_data_14"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:90 %store_ln175 = store i32 %pkt_data_14, i4 %A_addr_34

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %A_addr_35 = getelementptr i32 %A, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:91 %A_in_read_15 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %A_in

]]></Node>
<StgValue><ssdm name="A_in_read_15"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:92 %trunc_ln174_15 = trunc i64 %A_in_read_15

]]></Node>
<StgValue><ssdm name="trunc_ln174_15"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
entry:93 %pkt_data_15 = bitcast i32 %trunc_ln174_15

]]></Node>
<StgValue><ssdm name="pkt_data_15"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
entry:94 %store_ln175 = store i32 %pkt_data_15, i4 %A_addr_35

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:95 %call_ret4 = call i320 @luDecomposition, i32 %A

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
entry:95 %call_ret4 = call i320 @luDecomposition, i32 %A

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="320">
<![CDATA[
entry:96 %L_1 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="L_1"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="320">
<![CDATA[
entry:97 %L_2_1 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="L_2_1"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="320">
<![CDATA[
entry:98 %L_3_2 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="L_3_2"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="320">
<![CDATA[
entry:99 %L_2 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="L_2"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="320">
<![CDATA[
entry:100 %L_3 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="L_3"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="320">
<![CDATA[
entry:101 %L_3_1 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="L_3_1"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="320">
<![CDATA[
entry:102 %P_0 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="P_0"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="320">
<![CDATA[
entry:103 %P_1 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="P_1"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="320">
<![CDATA[
entry:104 %P_2 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="P_2"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="320">
<![CDATA[
entry:105 %P_3 = extractvalue i320 %call_ret4

]]></Node>
<StgValue><ssdm name="P_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="160" st_id="19" stage="34" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:119 %pkt_data_16 = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="pkt_data_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="162" st_id="20" stage="33" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:119 %pkt_data_16 = load i4 %A_addr

]]></Node>
<StgValue><ssdm name="pkt_data_16"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
entry:120 %bitcast_ln204 = bitcast i32 %pkt_data_16

]]></Node>
<StgValue><ssdm name="bitcast_ln204"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
entry:121 %zext_ln204 = zext i32 %bitcast_ln204

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:123 %pkt_data_17 = load i4 %A_addr_21

]]></Node>
<StgValue><ssdm name="pkt_data_17"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
entry:184 %zext_ln216 = zext i32 %P_0

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 1065353216

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="171" st_id="21" stage="32" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:123 %pkt_data_17 = load i4 %A_addr_21

]]></Node>
<StgValue><ssdm name="pkt_data_17"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
entry:124 %bitcast_ln204_1 = bitcast i32 %pkt_data_17

]]></Node>
<StgValue><ssdm name="bitcast_ln204_1"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
entry:125 %zext_ln204_1 = zext i32 %bitcast_ln204_1

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:126 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:127 %pkt_data_18 = load i4 %A_addr_22

]]></Node>
<StgValue><ssdm name="pkt_data_18"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
entry:186 %zext_ln216_1 = zext i32 %P_1

]]></Node>
<StgValue><ssdm name="zext_ln216_1"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:187 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216_1

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 1065353216

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:194 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="183" st_id="22" stage="31" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:126 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:127 %pkt_data_18 = load i4 %A_addr_22

]]></Node>
<StgValue><ssdm name="pkt_data_18"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
entry:128 %bitcast_ln204_2 = bitcast i32 %pkt_data_18

]]></Node>
<StgValue><ssdm name="bitcast_ln204_2"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
entry:129 %zext_ln204_2 = zext i32 %bitcast_ln204_2

]]></Node>
<StgValue><ssdm name="zext_ln204_2"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:130 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_2

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:131 %pkt_data_19 = load i4 %A_addr_23

]]></Node>
<StgValue><ssdm name="pkt_data_19"/></StgValue>
</operation>

<operation id="190" st_id="22" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:187 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216_1

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="191" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
entry:188 %zext_ln216_2 = zext i32 %P_2

]]></Node>
<StgValue><ssdm name="zext_ln216_2"/></StgValue>
</operation>

<operation id="192" st_id="22" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:189 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216_2

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:194 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="194" st_id="22" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:195 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="195" st_id="23" stage="30" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:130 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_2

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:131 %pkt_data_19 = load i4 %A_addr_23

]]></Node>
<StgValue><ssdm name="pkt_data_19"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:132 %bitcast_ln204_3 = bitcast i32 %pkt_data_19

]]></Node>
<StgValue><ssdm name="bitcast_ln204_3"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
entry:133 %zext_ln204_3 = zext i32 %bitcast_ln204_3

]]></Node>
<StgValue><ssdm name="zext_ln204_3"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:134 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_3

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:189 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216_2

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:190 %zext_ln216_3_cast = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %P_3

]]></Node>
<StgValue><ssdm name="zext_ln216_3_cast"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="33">
<![CDATA[
entry:191 %zext_ln216_3 = zext i33 %zext_ln216_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln216_3"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:192 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216_3

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:195 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:196 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="207" st_id="24" stage="29" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:134 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_3

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:192 %write_ln216 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %P_out, i64 %zext_ln216_3

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:196 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 0

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="211" st_id="25" stage="28" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="27" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="213" st_id="27" stage="26" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="214" st_id="28" stage="25" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="215" st_id="29" stage="24" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="216" st_id="30" stage="23" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="217" st_id="31" stage="22" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="218" st_id="32" stage="21" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="219" st_id="33" stage="20" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="220" st_id="34" stage="19" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="221" st_id="35" stage="18" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="222" st_id="36" stage="17" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="223" st_id="37" stage="16" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="224" st_id="38" stage="15" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="225" st_id="39" stage="14" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="226" st_id="40" stage="13" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="227" st_id="41" stage="12" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="228" st_id="42" stage="11" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="229" st_id="43" stage="10" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="230" st_id="44" stage="9" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="231" st_id="45" stage="8" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="232" st_id="46" stage="7" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="233" st_id="47" stage="6" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="234" st_id="48" stage="5" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="235" st_id="49" stage="4" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="236" st_id="50" stage="3" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="237" st_id="51" stage="2" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="238" st_id="52" stage="1" lat="34">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
entry:106 %call_ret = call i384 @forwardSubstitution, i32 %L_1, i32 %L_2_1, i32 %L_3_2, i32 %L_2, i32 %L_3, i32 %L_3_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="239" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="384">
<![CDATA[
entry:107 %Y_1_0 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_1_0"/></StgValue>
</operation>

<operation id="240" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="384">
<![CDATA[
entry:108 %Y_1_1 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_1_1"/></StgValue>
</operation>

<operation id="241" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="384">
<![CDATA[
entry:109 %Y_1_2 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_1_2"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="384">
<![CDATA[
entry:110 %Y_1_3 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_1_3"/></StgValue>
</operation>

<operation id="243" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="384">
<![CDATA[
entry:111 %Y_2_0 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_2_0"/></StgValue>
</operation>

<operation id="244" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="384">
<![CDATA[
entry:112 %Y_2_1 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_2_1"/></StgValue>
</operation>

<operation id="245" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="384">
<![CDATA[
entry:113 %Y_2_2 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_2_2"/></StgValue>
</operation>

<operation id="246" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="384">
<![CDATA[
entry:114 %Y_2_3 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_2_3"/></StgValue>
</operation>

<operation id="247" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="384">
<![CDATA[
entry:115 %Y_3_0 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_3_0"/></StgValue>
</operation>

<operation id="248" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="384">
<![CDATA[
entry:116 %Y_3_1 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_3_1"/></StgValue>
</operation>

<operation id="249" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="384">
<![CDATA[
entry:117 %Y_3_2 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_3_2"/></StgValue>
</operation>

<operation id="250" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="384">
<![CDATA[
entry:118 %Y_3_3 = extractvalue i384 %call_ret

]]></Node>
<StgValue><ssdm name="Y_3_3"/></StgValue>
</operation>

<operation id="251" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:135 %pkt_data_20 = load i4 %A_addr_24

]]></Node>
<StgValue><ssdm name="pkt_data_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="252" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:135 %pkt_data_20 = load i4 %A_addr_24

]]></Node>
<StgValue><ssdm name="pkt_data_20"/></StgValue>
</operation>

<operation id="253" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
entry:136 %bitcast_ln204_4 = bitcast i32 %pkt_data_20

]]></Node>
<StgValue><ssdm name="bitcast_ln204_4"/></StgValue>
</operation>

<operation id="254" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
entry:137 %zext_ln204_4 = zext i32 %bitcast_ln204_4

]]></Node>
<StgValue><ssdm name="zext_ln204_4"/></StgValue>
</operation>

<operation id="255" st_id="53" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:138 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_4

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="256" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:139 %pkt_data_21 = load i4 %A_addr_25

]]></Node>
<StgValue><ssdm name="pkt_data_21"/></StgValue>
</operation>

<operation id="257" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
entry:197 %bitcast_ln228 = bitcast i32 %Y_1_0

]]></Node>
<StgValue><ssdm name="bitcast_ln228"/></StgValue>
</operation>

<operation id="258" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
entry:198 %zext_ln228 = zext i32 %bitcast_ln228

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="259" st_id="53" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:199 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="260" st_id="54" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:138 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_4

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="261" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:139 %pkt_data_21 = load i4 %A_addr_25

]]></Node>
<StgValue><ssdm name="pkt_data_21"/></StgValue>
</operation>

<operation id="262" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
entry:140 %bitcast_ln204_5 = bitcast i32 %pkt_data_21

]]></Node>
<StgValue><ssdm name="bitcast_ln204_5"/></StgValue>
</operation>

<operation id="263" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
entry:141 %zext_ln204_5 = zext i32 %bitcast_ln204_5

]]></Node>
<StgValue><ssdm name="zext_ln204_5"/></StgValue>
</operation>

<operation id="264" st_id="54" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:142 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_5

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="265" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:143 %pkt_data_22 = load i4 %A_addr_26

]]></Node>
<StgValue><ssdm name="pkt_data_22"/></StgValue>
</operation>

<operation id="266" st_id="54" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:199 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="267" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
entry:200 %bitcast_ln228_1 = bitcast i32 %Y_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln228_1"/></StgValue>
</operation>

<operation id="268" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
entry:201 %zext_ln228_1 = zext i32 %bitcast_ln228_1

]]></Node>
<StgValue><ssdm name="zext_ln228_1"/></StgValue>
</operation>

<operation id="269" st_id="54" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:202 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="270" st_id="55" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:142 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_5

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="271" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:143 %pkt_data_22 = load i4 %A_addr_26

]]></Node>
<StgValue><ssdm name="pkt_data_22"/></StgValue>
</operation>

<operation id="272" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
entry:144 %bitcast_ln204_6 = bitcast i32 %pkt_data_22

]]></Node>
<StgValue><ssdm name="bitcast_ln204_6"/></StgValue>
</operation>

<operation id="273" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
entry:145 %zext_ln204_6 = zext i32 %bitcast_ln204_6

]]></Node>
<StgValue><ssdm name="zext_ln204_6"/></StgValue>
</operation>

<operation id="274" st_id="55" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:146 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_6

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="275" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:147 %pkt_data_23 = load i4 %A_addr_27

]]></Node>
<StgValue><ssdm name="pkt_data_23"/></StgValue>
</operation>

<operation id="276" st_id="55" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:202 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_1

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="277" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
entry:203 %bitcast_ln228_2 = bitcast i32 %Y_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln228_2"/></StgValue>
</operation>

<operation id="278" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
entry:204 %zext_ln228_2 = zext i32 %bitcast_ln228_2

]]></Node>
<StgValue><ssdm name="zext_ln228_2"/></StgValue>
</operation>

<operation id="279" st_id="55" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:205 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_2

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="280" st_id="56" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:146 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_6

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="281" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:147 %pkt_data_23 = load i4 %A_addr_27

]]></Node>
<StgValue><ssdm name="pkt_data_23"/></StgValue>
</operation>

<operation id="282" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
entry:148 %bitcast_ln204_7 = bitcast i32 %pkt_data_23

]]></Node>
<StgValue><ssdm name="bitcast_ln204_7"/></StgValue>
</operation>

<operation id="283" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
entry:149 %zext_ln204_7 = zext i32 %bitcast_ln204_7

]]></Node>
<StgValue><ssdm name="zext_ln204_7"/></StgValue>
</operation>

<operation id="284" st_id="56" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:150 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_7

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="285" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:151 %pkt_data_24 = load i4 %A_addr_28

]]></Node>
<StgValue><ssdm name="pkt_data_24"/></StgValue>
</operation>

<operation id="286" st_id="56" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:205 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_2

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="287" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
entry:206 %bitcast_ln228_3 = bitcast i32 %Y_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln228_3"/></StgValue>
</operation>

<operation id="288" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
entry:207 %zext_ln228_3 = zext i32 %bitcast_ln228_3

]]></Node>
<StgValue><ssdm name="zext_ln228_3"/></StgValue>
</operation>

<operation id="289" st_id="56" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:208 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_3

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="290" st_id="57" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:150 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_7

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="291" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:151 %pkt_data_24 = load i4 %A_addr_28

]]></Node>
<StgValue><ssdm name="pkt_data_24"/></StgValue>
</operation>

<operation id="292" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
entry:152 %bitcast_ln204_8 = bitcast i32 %pkt_data_24

]]></Node>
<StgValue><ssdm name="bitcast_ln204_8"/></StgValue>
</operation>

<operation id="293" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
entry:153 %zext_ln204_8 = zext i32 %bitcast_ln204_8

]]></Node>
<StgValue><ssdm name="zext_ln204_8"/></StgValue>
</operation>

<operation id="294" st_id="57" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:154 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_8

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="295" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:155 %pkt_data_25 = load i4 %A_addr_29

]]></Node>
<StgValue><ssdm name="pkt_data_25"/></StgValue>
</operation>

<operation id="296" st_id="57" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:208 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_3

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="297" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
entry:209 %bitcast_ln228_4 = bitcast i32 %Y_2_0

]]></Node>
<StgValue><ssdm name="bitcast_ln228_4"/></StgValue>
</operation>

<operation id="298" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="32">
<![CDATA[
entry:210 %zext_ln228_4 = zext i32 %bitcast_ln228_4

]]></Node>
<StgValue><ssdm name="zext_ln228_4"/></StgValue>
</operation>

<operation id="299" st_id="57" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:211 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_4

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="300" st_id="58" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:154 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_8

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="301" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:155 %pkt_data_25 = load i4 %A_addr_29

]]></Node>
<StgValue><ssdm name="pkt_data_25"/></StgValue>
</operation>

<operation id="302" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
entry:156 %bitcast_ln204_9 = bitcast i32 %pkt_data_25

]]></Node>
<StgValue><ssdm name="bitcast_ln204_9"/></StgValue>
</operation>

<operation id="303" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
entry:157 %zext_ln204_9 = zext i32 %bitcast_ln204_9

]]></Node>
<StgValue><ssdm name="zext_ln204_9"/></StgValue>
</operation>

<operation id="304" st_id="58" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:158 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_9

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="305" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:159 %pkt_data_26 = load i4 %A_addr_30

]]></Node>
<StgValue><ssdm name="pkt_data_26"/></StgValue>
</operation>

<operation id="306" st_id="58" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:211 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_4

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="307" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
entry:212 %bitcast_ln228_5 = bitcast i32 %Y_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln228_5"/></StgValue>
</operation>

<operation id="308" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
entry:213 %zext_ln228_5 = zext i32 %bitcast_ln228_5

]]></Node>
<StgValue><ssdm name="zext_ln228_5"/></StgValue>
</operation>

<operation id="309" st_id="58" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:214 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_5

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="310" st_id="59" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:158 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_9

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="311" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:159 %pkt_data_26 = load i4 %A_addr_30

]]></Node>
<StgValue><ssdm name="pkt_data_26"/></StgValue>
</operation>

<operation id="312" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
entry:160 %bitcast_ln204_10 = bitcast i32 %pkt_data_26

]]></Node>
<StgValue><ssdm name="bitcast_ln204_10"/></StgValue>
</operation>

<operation id="313" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
entry:161 %zext_ln204_10 = zext i32 %bitcast_ln204_10

]]></Node>
<StgValue><ssdm name="zext_ln204_10"/></StgValue>
</operation>

<operation id="314" st_id="59" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:162 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_10

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="315" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:163 %pkt_data_27 = load i4 %A_addr_31

]]></Node>
<StgValue><ssdm name="pkt_data_27"/></StgValue>
</operation>

<operation id="316" st_id="59" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:214 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_5

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="317" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
entry:215 %bitcast_ln228_6 = bitcast i32 %Y_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln228_6"/></StgValue>
</operation>

<operation id="318" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
entry:216 %zext_ln228_6 = zext i32 %bitcast_ln228_6

]]></Node>
<StgValue><ssdm name="zext_ln228_6"/></StgValue>
</operation>

<operation id="319" st_id="59" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:217 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_6

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="320" st_id="60" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:162 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_10

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="321" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:163 %pkt_data_27 = load i4 %A_addr_31

]]></Node>
<StgValue><ssdm name="pkt_data_27"/></StgValue>
</operation>

<operation id="322" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
entry:164 %bitcast_ln204_11 = bitcast i32 %pkt_data_27

]]></Node>
<StgValue><ssdm name="bitcast_ln204_11"/></StgValue>
</operation>

<operation id="323" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
entry:165 %zext_ln204_11 = zext i32 %bitcast_ln204_11

]]></Node>
<StgValue><ssdm name="zext_ln204_11"/></StgValue>
</operation>

<operation id="324" st_id="60" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:166 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_11

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="325" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:167 %pkt_data_28 = load i4 %A_addr_32

]]></Node>
<StgValue><ssdm name="pkt_data_28"/></StgValue>
</operation>

<operation id="326" st_id="60" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:217 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_6

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="327" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
entry:218 %bitcast_ln228_7 = bitcast i32 %Y_2_3

]]></Node>
<StgValue><ssdm name="bitcast_ln228_7"/></StgValue>
</operation>

<operation id="328" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
entry:219 %zext_ln228_7 = zext i32 %bitcast_ln228_7

]]></Node>
<StgValue><ssdm name="zext_ln228_7"/></StgValue>
</operation>

<operation id="329" st_id="60" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:220 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_7

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="330" st_id="61" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:166 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_11

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="331" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:167 %pkt_data_28 = load i4 %A_addr_32

]]></Node>
<StgValue><ssdm name="pkt_data_28"/></StgValue>
</operation>

<operation id="332" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
entry:168 %bitcast_ln204_12 = bitcast i32 %pkt_data_28

]]></Node>
<StgValue><ssdm name="bitcast_ln204_12"/></StgValue>
</operation>

<operation id="333" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
entry:169 %zext_ln204_12 = zext i32 %bitcast_ln204_12

]]></Node>
<StgValue><ssdm name="zext_ln204_12"/></StgValue>
</operation>

<operation id="334" st_id="61" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:170 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_12

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="335" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:171 %pkt_data_29 = load i4 %A_addr_33

]]></Node>
<StgValue><ssdm name="pkt_data_29"/></StgValue>
</operation>

<operation id="336" st_id="61" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:220 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_7

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="337" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
entry:221 %bitcast_ln228_8 = bitcast i32 %Y_3_0

]]></Node>
<StgValue><ssdm name="bitcast_ln228_8"/></StgValue>
</operation>

<operation id="338" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
entry:222 %zext_ln228_8 = zext i32 %bitcast_ln228_8

]]></Node>
<StgValue><ssdm name="zext_ln228_8"/></StgValue>
</operation>

<operation id="339" st_id="61" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:223 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_8

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="340" st_id="62" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:170 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_12

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="341" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:171 %pkt_data_29 = load i4 %A_addr_33

]]></Node>
<StgValue><ssdm name="pkt_data_29"/></StgValue>
</operation>

<operation id="342" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
entry:172 %bitcast_ln204_13 = bitcast i32 %pkt_data_29

]]></Node>
<StgValue><ssdm name="bitcast_ln204_13"/></StgValue>
</operation>

<operation id="343" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
entry:173 %zext_ln204_13 = zext i32 %bitcast_ln204_13

]]></Node>
<StgValue><ssdm name="zext_ln204_13"/></StgValue>
</operation>

<operation id="344" st_id="62" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:174 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_13

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="345" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:175 %pkt_data_30 = load i4 %A_addr_34

]]></Node>
<StgValue><ssdm name="pkt_data_30"/></StgValue>
</operation>

<operation id="346" st_id="62" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:223 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_8

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="347" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
entry:224 %bitcast_ln228_9 = bitcast i32 %Y_3_1

]]></Node>
<StgValue><ssdm name="bitcast_ln228_9"/></StgValue>
</operation>

<operation id="348" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
entry:225 %zext_ln228_9 = zext i32 %bitcast_ln228_9

]]></Node>
<StgValue><ssdm name="zext_ln228_9"/></StgValue>
</operation>

<operation id="349" st_id="62" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:226 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_9

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="350" st_id="63" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:174 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_13

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="351" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:175 %pkt_data_30 = load i4 %A_addr_34

]]></Node>
<StgValue><ssdm name="pkt_data_30"/></StgValue>
</operation>

<operation id="352" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
entry:176 %bitcast_ln204_14 = bitcast i32 %pkt_data_30

]]></Node>
<StgValue><ssdm name="bitcast_ln204_14"/></StgValue>
</operation>

<operation id="353" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
entry:177 %zext_ln204_14 = zext i32 %bitcast_ln204_14

]]></Node>
<StgValue><ssdm name="zext_ln204_14"/></StgValue>
</operation>

<operation id="354" st_id="63" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:178 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_14

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="355" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:179 %pkt_data_31 = load i4 %A_addr_35

]]></Node>
<StgValue><ssdm name="pkt_data_31"/></StgValue>
</operation>

<operation id="356" st_id="63" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:226 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_9

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="357" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
entry:227 %bitcast_ln228_10 = bitcast i32 %Y_3_2

]]></Node>
<StgValue><ssdm name="bitcast_ln228_10"/></StgValue>
</operation>

<operation id="358" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
entry:228 %zext_ln228_10 = zext i32 %bitcast_ln228_10

]]></Node>
<StgValue><ssdm name="zext_ln228_10"/></StgValue>
</operation>

<operation id="359" st_id="63" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:229 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_10

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="360" st_id="64" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:178 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_14

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="361" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:179 %pkt_data_31 = load i4 %A_addr_35

]]></Node>
<StgValue><ssdm name="pkt_data_31"/></StgValue>
</operation>

<operation id="362" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
entry:180 %bitcast_ln204_15 = bitcast i32 %pkt_data_31

]]></Node>
<StgValue><ssdm name="bitcast_ln204_15"/></StgValue>
</operation>

<operation id="363" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:181 %zext_ln204_15_cast = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %bitcast_ln204_15

]]></Node>
<StgValue><ssdm name="zext_ln204_15_cast"/></StgValue>
</operation>

<operation id="364" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="33">
<![CDATA[
entry:182 %zext_ln204_15 = zext i33 %zext_ln204_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln204_15"/></StgValue>
</operation>

<operation id="365" st_id="64" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:183 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_15

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="366" st_id="64" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:229 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_10

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="367" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
entry:230 %bitcast_ln228_11 = bitcast i32 %Y_3_3

]]></Node>
<StgValue><ssdm name="bitcast_ln228_11"/></StgValue>
</operation>

<operation id="368" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:231 %zext_ln228_11_cast = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %bitcast_ln228_11

]]></Node>
<StgValue><ssdm name="zext_ln228_11_cast"/></StgValue>
</operation>

<operation id="369" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="33">
<![CDATA[
entry:232 %zext_ln228_11 = zext i33 %zext_ln228_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln228_11"/></StgValue>
</operation>

<operation id="370" st_id="64" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:233 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_11

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="371" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln150"/></StgValue>
</operation>

<operation id="372" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln136 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln136"/></StgValue>
</operation>

<operation id="373" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln136 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln136"/></StgValue>
</operation>

<operation id="374" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_in, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="376" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_LU_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="377" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A_LU_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="378" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="379" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %P_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="380" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Y_out, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="381" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %Y_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="382" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %len, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="383" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="384" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:183 %write_ln204 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %A_LU_out, i64 %zext_ln204_15

]]></Node>
<StgValue><ssdm name="write_ln204"/></StgValue>
</operation>

<operation id="385" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:233 %write_ln228 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %Y_out, i64 %zext_ln228_11

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="386" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0">
<![CDATA[
entry:234 %ret_ln231 = ret

]]></Node>
<StgValue><ssdm name="ret_ln231"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
