TimeQuest Timing Analyzer report for orpsoc_top
Mon Jan 19 19:38:35 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. Fast 1200mV 0C Model Metastability Report
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Signal Integrity Metrics (Slow 1200mv 0c Model)
101. Signal Integrity Metrics (Slow 1200mv 85c Model)
102. Signal Integrity Metrics (Fast 1200mv 0c Model)
103. Setup Transfers
104. Hold Transfers
105. Recovery Transfers
106. Removal Transfers
107. Report TCCS
108. Report RSKM
109. Unconstrained Paths
110. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; orpsoc_top                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  18.8%      ;
;     Processor 4            ;  12.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; orpsoc_top.sdc ; OK     ; Mon Jan 19 19:38:21 2015 ;
+----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { altera_reserved_tck }                                      ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk_pad_i                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { sys_clk_pad_i }                                            ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 44.24 MHz  ; 44.24 MHz       ; altera_reserved_tck                                      ;      ;
; 54.16 MHz  ; 54.16 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 101.21 MHz ; 101.21 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.120  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.537  ; 0.000         ;
; altera_reserved_tck                                      ; 38.697 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.117 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.278 ; 0.000         ;
; altera_reserved_tck                                      ; 0.392 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.151 ; 0.000         ;
; altera_reserved_tck                                      ; 47.796 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.179 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.746 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.613  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.614  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.815  ; 0.000         ;
; altera_reserved_tck                                      ; 49.752 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.120 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.780      ;
; 0.120 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.780      ;
; 0.120 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.780      ;
; 0.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.800      ;
; 0.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.800      ;
; 0.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.800      ;
; 0.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.800      ;
; 0.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.800      ;
; 0.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.800      ;
; 0.304 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.596      ;
; 0.304 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.596      ;
; 0.304 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.596      ;
; 0.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.616      ;
; 0.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.616      ;
; 0.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.616      ;
; 0.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.616      ;
; 0.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.616      ;
; 0.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.616      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.366 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.549      ;
; 0.453 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.447      ;
; 0.453 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.447      ;
; 0.453 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 9.447      ;
; 0.467 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 9.455      ;
; 0.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.467      ;
; 0.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.467      ;
; 0.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.467      ;
; 0.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.467      ;
; 0.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.467      ;
; 0.471 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.467      ;
; 0.488 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 9.829      ;
; 0.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.819      ;
; 0.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.819      ;
; 0.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.819      ;
; 0.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.819      ;
; 0.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.819      ;
; 0.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.819      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.550 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.365      ;
; 0.615 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.304      ;
; 0.615 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.304      ;
; 0.615 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.304      ;
; 0.615 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.304      ;
; 0.622 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 9.688      ;
; 0.651 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 9.271      ;
; 0.672 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 9.645      ;
; 0.685 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.635      ;
; 0.685 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.635      ;
; 0.685 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.635      ;
; 0.685 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.635      ;
; 0.685 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.635      ;
; 0.685 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.635      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.699 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 9.216      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.120      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.120      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.120      ;
; 0.799 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 9.120      ;
; 0.800 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 9.122      ;
; 0.806 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.312      ; 9.504      ;
; 0.818 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 9.084      ;
; 0.818 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 9.084      ;
; 0.818 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 9.084      ;
; 0.821 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 9.496      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.486      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.486      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.486      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.486      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.486      ;
; 0.834 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 9.486      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.537 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.374     ; 18.087     ;
; 1.537 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.374     ; 18.087     ;
; 1.537 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.374     ; 18.087     ;
; 1.574 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.015      ; 18.439     ;
; 1.574 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.015      ; 18.439     ;
; 1.574 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.015      ; 18.439     ;
; 1.574 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.015      ; 18.439     ;
; 1.574 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.015      ; 18.439     ;
; 1.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.933     ;
; 1.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.933     ;
; 1.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.933     ;
; 1.726 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.016      ; 18.288     ;
; 1.726 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.016      ; 18.288     ;
; 1.787 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.440     ; 17.771     ;
; 1.795 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 18.160     ;
; 1.795 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 18.160     ;
; 1.795 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 18.160     ;
; 1.829 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 18.095     ;
; 1.829 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 18.095     ;
; 1.829 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 18.095     ;
; 1.832 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.512     ;
; 1.832 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.512     ;
; 1.832 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.512     ;
; 1.832 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.512     ;
; 1.832 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.512     ;
; 1.866 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.315      ; 18.447     ;
; 1.866 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.315      ; 18.447     ;
; 1.866 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.315      ; 18.447     ;
; 1.866 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.315      ; 18.447     ;
; 1.866 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.315      ; 18.447     ;
; 1.874 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.400     ; 17.724     ;
; 1.880 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.416     ; 17.702     ;
; 1.896 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 17.727     ;
; 1.925 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.425     ; 17.648     ;
; 1.926 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 17.658     ;
; 1.927 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.425     ; 17.646     ;
; 1.928 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.012     ;
; 1.928 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.012     ;
; 1.928 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 18.012     ;
; 1.944 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.419     ; 17.635     ;
; 1.944 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 18.011     ;
; 1.944 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 18.011     ;
; 1.944 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 18.011     ;
; 1.957 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 18.006     ;
; 1.957 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 18.006     ;
; 1.957 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 18.006     ;
; 1.965 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 18.364     ;
; 1.965 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 18.364     ;
; 1.965 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 18.364     ;
; 1.965 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 18.364     ;
; 1.965 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.331      ; 18.364     ;
; 1.968 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|fpu_op[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.398     ; 17.632     ;
; 1.979 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[2]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.425     ; 17.594     ;
; 1.981 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.363     ;
; 1.981 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.363     ;
; 1.981 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.363     ;
; 1.981 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.363     ;
; 1.981 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.363     ;
; 1.983 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.054      ; 18.069     ;
; 1.983 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 17.972     ;
; 1.983 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 17.972     ;
; 1.983 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 17.972     ;
; 1.984 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.361     ;
; 1.984 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.347      ; 18.361     ;
; 1.991 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 17.941     ;
; 1.991 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 17.941     ;
; 1.991 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 17.941     ;
; 1.997 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[11]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.436     ; 17.565     ;
; 2.018 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.316      ; 18.296     ;
; 2.018 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.316      ; 18.296     ;
; 2.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.324     ;
; 2.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.324     ;
; 2.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.324     ;
; 2.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.324     ;
; 2.020 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.346      ; 18.324     ;
; 2.028 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.430     ; 17.540     ;
; 2.031 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.428     ; 17.539     ;
; 2.039 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[2]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.422     ; 17.537     ;
; 2.039 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.422     ; 17.537     ;
; 2.045 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 17.844     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[17]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[18]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[27]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[25]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[22]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[28]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.046 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[31]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.395     ; 17.557     ;
; 2.063 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.385     ; 17.550     ;
; 2.063 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.385     ; 17.550     ;
; 2.063 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[31]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.385     ; 17.550     ;
; 2.070 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.438     ; 17.490     ;
; 2.079 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 17.779     ;
; 2.082 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.378     ; 17.538     ;
; 2.082 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.378     ; 17.538     ;
; 2.082 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.378     ; 17.538     ;
; 2.082 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.378     ; 17.538     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 38.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 11.236     ;
; 38.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 11.132     ;
; 38.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 11.051     ;
; 38.893 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 11.023     ;
; 38.911 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 11.005     ;
; 39.129 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.787     ;
; 39.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.726     ;
; 39.270 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.647     ;
; 39.336 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.581     ;
; 39.350 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.566     ;
; 39.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.549     ;
; 39.390 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.526     ;
; 39.471 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 10.443     ;
; 39.498 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.418     ;
; 39.501 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.415     ;
; 39.513 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 10.401     ;
; 39.524 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.392     ;
; 39.537 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.379     ;
; 39.556 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 10.358     ;
; 39.570 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.346     ;
; 39.581 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.335     ;
; 39.605 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.311     ;
; 39.690 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 10.224     ;
; 39.707 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.095     ; 10.196     ;
; 39.722 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.190     ;
; 39.724 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.192     ;
; 39.727 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.189     ;
; 39.783 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.133     ;
; 39.802 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.110     ;
; 39.808 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.104     ;
; 39.821 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.096     ;
; 39.823 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.093     ;
; 39.848 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.068     ;
; 39.848 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.069     ;
; 39.848 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.069     ;
; 39.872 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.040     ;
; 39.880 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.032     ;
; 39.887 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.030     ;
; 39.898 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.019     ;
; 39.898 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 10.019     ;
; 39.903 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 10.013     ;
; 39.923 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.993      ;
; 39.951 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.965      ;
; 39.960 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.952      ;
; 39.995 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.921      ;
; 40.011 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.905      ;
; 40.016 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.901      ;
; 40.040 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.873      ;
; 40.042 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.874      ;
; 40.044 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.872      ;
; 40.059 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.855      ;
; 40.071 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.843      ;
; 40.076 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.836      ;
; 40.121 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.793      ;
; 40.139 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.778      ;
; 40.156 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.760      ;
; 40.159 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.758      ;
; 40.167 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.750      ;
; 40.179 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.735      ;
; 40.186 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.726      ;
; 40.196 ; adv_dbg_if:dbg_if0|input_shift_reg[25]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.717      ;
; 40.205 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.709      ;
; 40.211 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.702      ;
; 40.213 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.701      ;
; 40.238 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.678      ;
; 40.253 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.659      ;
; 40.253 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.660      ;
; 40.255 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.657      ;
; 40.260 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.652      ;
; 40.265 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.647      ;
; 40.270 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 9.646      ;
; 40.305 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.609      ;
; 40.336 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.578      ;
; 40.372 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.545      ;
; 40.374 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.540      ;
; 40.399 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.518      ;
; 40.400 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.513      ;
; 40.413 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.501      ;
; 40.476 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 9.441      ;
; 40.491 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.423      ;
; 40.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.382      ;
; 40.535 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.379      ;
; 40.564 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.349      ;
; 40.566 ; adv_dbg_if:dbg_if0|input_shift_reg[23]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.347      ;
; 40.693 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.220      ;
; 40.718 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.196      ;
; 40.723 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.190      ;
; 40.725 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.189      ;
; 40.726 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 9.176      ;
; 40.731 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 9.171      ;
; 40.759 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.154      ;
; 40.829 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.084      ;
; 40.838 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 9.064      ;
; 40.903 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.096     ; 8.999      ;
; 40.944 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.969      ;
; 40.955 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.958      ;
; 41.009 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.904      ;
; 41.040 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.873      ;
; 41.063 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.850      ;
; 41.079 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.834      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.117 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[12]                                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.734      ;
; 0.369 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.984      ;
; 0.374 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.991      ;
; 0.377 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.994      ;
; 0.378 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 0.669      ;
; 0.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.996      ;
; 0.383 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.998      ;
; 0.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.003      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.004      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.997      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.006      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.999      ;
; 0.392 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.007      ;
; 0.392 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.000      ;
; 0.392 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.992      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                               ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.009      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.011      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.992      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.000      ;
; 0.397 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.000      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.015      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.015      ;
; 0.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.674      ;
; 0.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.003      ;
; 0.400 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.674      ;
; 0.401 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[5]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.000      ;
; 0.401 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.004      ;
; 0.401 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.674      ;
; 0.402 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.674      ;
; 0.403 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.006      ;
; 0.404 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.021      ;
; 0.407 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.022      ;
; 0.408 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.023      ;
; 0.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.026      ;
; 0.412 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.027      ;
; 0.413 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.021      ;
; 0.414 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.022      ;
; 0.416 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.019      ;
; 0.416 ; clkgen:clkgen0|sdram_rst_shr[11]                                                                               ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.691      ;
; 0.417 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.017      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.278 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 0.692      ;
; 0.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 0.693      ;
; 0.300 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 0.714      ;
; 0.301 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 0.714      ;
; 0.301 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.978      ;
; 0.304 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.978      ;
; 0.306 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.983      ;
; 0.308 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.985      ;
; 0.309 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[4]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.986      ;
; 0.310 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[0]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.984      ;
; 0.310 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.987      ;
; 0.312 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[3]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.989      ;
; 0.315 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[6]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.989      ;
; 0.315 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.988      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[15]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.990      ;
; 0.319 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[7]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.996      ;
; 0.322 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[8]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 0.999      ;
; 0.322 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.995      ;
; 0.326 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.009      ;
; 0.329 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.003      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.004      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.004      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 0.999      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 0.999      ;
; 0.332 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 0.999      ;
; 0.332 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 0.999      ;
; 0.335 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.011      ;
; 0.335 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.011      ;
; 0.338 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.021      ;
; 0.341 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[4]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.014      ;
; 0.342 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.016      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[5]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.020      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.019      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[15]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.019      ;
; 0.344 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.027      ;
; 0.345 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.018      ;
; 0.346 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.018      ;
; 0.347 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[11]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.023      ;
; 0.348 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[10]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.021      ;
; 0.350 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.017      ;
; 0.350 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.017      ;
; 0.351 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.018      ;
; 0.351 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.018      ;
; 0.351 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.027      ;
; 0.352 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.028      ;
; 0.352 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.035      ;
; 0.353 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.027      ;
; 0.354 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[5]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.030      ;
; 0.355 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 1.023      ;
; 0.355 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 1.023      ;
; 0.355 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.031      ;
; 0.355 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[14]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.031      ;
; 0.356 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.030      ;
; 0.357 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.031      ;
; 0.357 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[15]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.033      ;
; 0.358 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[26]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.032      ;
; 0.360 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[13]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.034      ;
; 0.361 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.034      ;
; 0.361 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                                  ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.042      ;
; 0.363 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[1]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.040      ;
; 0.363 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                                  ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.044      ;
; 0.365 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                                  ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.046      ;
; 0.365 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.037      ;
; 0.367 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.043      ;
; 0.368 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[10]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.042      ;
; 0.368 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.041      ;
; 0.370 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[3]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.043      ;
; 0.372 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[1]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.045      ;
; 0.373 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[14]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.047      ;
; 0.374 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[28]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.048      ;
; 0.374 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.046      ;
; 0.377 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.669      ;
; 0.378 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.052      ;
; 0.378 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                                                                                ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.669      ;
; 0.379 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.669      ;
; 0.383 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.674      ;
; 0.384 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.051      ;
; 0.384 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.051      ;
; 0.389 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[3]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.061      ;
; 0.391 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                    ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                    ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                    ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; gpio:gpio0|wb_dat_o[2]                                                                                                                                                                    ; gpio:gpio0|wb_dat_o[2]                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; gpio:gpio0|wb_dat_o[4]                                                                                                                                                                    ; gpio:gpio0|wb_dat_o[4]                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][19] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][27] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][23] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][19] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][19] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                                 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][6] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][6] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][6] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][6] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                              ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                              ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.396 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                        ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                        ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.401 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.674      ;
; 0.408 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                           ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.684      ;
; 0.413 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.689      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.689      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.690      ;
; 0.414 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.692      ;
; 0.416 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[3]                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1  ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[27]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[26]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.421 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.695      ;
; 0.421 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.695      ;
; 0.421 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.697      ;
; 0.422 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.422 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.699      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.424 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                            ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.701      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.700      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 10.151 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[28]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 9.679      ;
; 10.151 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[6]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 9.679      ;
; 10.151 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[4]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 9.679      ;
; 10.151 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[20]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 9.679      ;
; 10.151 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[0]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 9.679      ;
; 10.151 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 9.679      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.183 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 9.655      ;
; 10.184 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[32]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 9.685      ;
; 10.184 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 9.685      ;
; 10.184 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 9.685      ;
; 10.191 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_tx_fifo     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.150     ; 9.657      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.351 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.181      ; 9.752      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.352 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.178      ; 9.748      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[28]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 9.318      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 9.318      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 9.363      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 9.363      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 9.363      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 9.363      ;
; 10.575 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[21]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 9.318      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[5]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.309      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.576 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.122     ; 9.300      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|STATUS_REG[0]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 9.275      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rx_cycle          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.264      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_write           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.264      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.264      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 9.275      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[27]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 9.275      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[11]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[12]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[26]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[24]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[22]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[18]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[19]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[17]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 9.275      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[16]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 9.275      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[9]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[29]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[14]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.146     ; 9.275      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[6]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[8]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[10]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[23]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 9.285      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_rx_fifo     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.157     ; 9.264      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[35]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 9.292      ;
; 10.577 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[34]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 9.292      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 2.137      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 91.994 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.887      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.028 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.853      ;
; 92.033 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 7.844      ;
; 92.033 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 7.844      ;
; 92.033 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 7.844      ;
; 92.033 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 7.844      ;
; 92.033 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 7.844      ;
; 92.058 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.823      ;
; 92.058 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 7.820      ;
; 92.058 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.823      ;
; 92.058 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.823      ;
; 92.058 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.823      ;
; 92.058 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 7.823      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.059 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 7.820      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.838      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.804      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.795      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.795      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.795      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.795      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.795      ;
; 92.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.774      ;
; 92.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.771      ;
; 92.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.774      ;
; 92.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.774      ;
; 92.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.774      ;
; 92.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.774      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.771      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
; 92.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.761      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.457      ;
; 1.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.625      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.695      ;
; 1.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.776      ;
; 1.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.889      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.936      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.962      ;
; 1.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.962      ;
; 2.409 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.714      ;
; 2.624 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 2.928      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.910 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.214      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.244      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.003 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.306      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.078 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.381      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.129 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.430      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.200 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 3.502      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.117      ; 3.576      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.573      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.573      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.573      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.573      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.573      ;
; 3.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.573      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.746 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.017      ;
; 1.746 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.017      ;
; 1.746 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.017      ;
; 1.746 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.017      ;
; 2.206 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.487      ;
; 2.206 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.487      ;
; 2.217 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.506      ;
; 2.217 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.506      ;
; 3.000 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 3.299      ;
; 3.000 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 3.299      ;
; 3.000 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 3.299      ;
; 3.000 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 3.299      ;
; 3.437 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.744      ;
; 3.437 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 3.744      ;
; 3.448 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.129      ; 3.763      ;
; 3.448 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.129      ; 3.763      ;
; 5.018 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.282      ;
; 5.018 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.282      ;
; 5.018 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.282      ;
; 5.018 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 5.282      ;
; 5.083 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 5.489      ;
; 5.094 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 5.503      ;
; 5.094 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 5.503      ;
; 5.094 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 5.503      ;
; 5.094 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 5.503      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[0]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[1]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[2]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.097 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[7]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.132      ; 5.415      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[8]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[6]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[2]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[3]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[4]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[10]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[1]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[0]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.105 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.120      ; 5.411      ;
; 5.106 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem~0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.408      ;
; 5.107 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 5.407      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.GET_TX_BD                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[0]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 5.397      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[1]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[15]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|go_idle_o                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|CRC_check_enable                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[18]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[22]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 5.397      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[8]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 5.397      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[24]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[26]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[12]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 5.397      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[25]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[3]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[19]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 5.398      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|index_check_enable               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[37]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[36]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 5.402      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[8]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[12]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[11]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[10]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 5.401      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[8]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[8]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 5.387      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.108 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 5.386      ;
; 5.116 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[28]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 5.457      ;
; 5.116 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 5.457      ;
; 5.116 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[21]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 5.457      ;
; 5.116 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|ackd                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 5.423      ;
; 5.116 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|m_wb_cyc_o                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 5.423      ;
; 5.116 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|wr_tx                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.121      ; 5.423      ;
; 5.117 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[38]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 5.439      ;
; 5.117 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[5]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 5.425      ;
; 5.117 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[1]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 5.425      ;
; 5.117 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[6]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 5.425      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 4.613 ; 4.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                           ;
; 4.613 ; 4.833        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                         ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                             ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                            ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                            ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                             ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                             ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                             ;
; 4.614 ; 4.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                         ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]   ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]   ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2]   ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0] ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1] ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2] ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~1                                                     ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~26                                                    ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~33                                                    ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~7                                                     ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[12]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[15]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[16]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[22]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[2]                                  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[50]        ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[16]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[17]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[18]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[19]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[20]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[21]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[22]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[23]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[24]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[25]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[26]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[27]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[28]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[29]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[30]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[31]                               ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[12]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[14]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[15]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[22]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[23]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[2]                                  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[5]                                  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[7]                                  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[9]                                  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[0]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[10]                             ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[11]                             ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[12]                             ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[13]                             ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[14]                             ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[15]                             ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[1]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[2]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[3]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[4]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[5]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[6]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[7]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[8]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[9]                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_sdram                              ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[13]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[14]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[15]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[16]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[22]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[23]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[24]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[25]                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[2]                                  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                            ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]                                                            ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]                                                            ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0]                                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3]                                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[0]                                                           ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[0]                                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[10]                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[17]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[18]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[19]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[28]                                                     ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[30]                                                     ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                      ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[10]                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[2]                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[4]                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[6]                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[8]                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[18]             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[19]             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                           ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[13] ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[16] ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[10]                                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[11]                                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[12]                                                                            ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[8]                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[9]                                                                             ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][13]                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][14]                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][16]                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][17]                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][19]                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][20]                                                                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4]                                                                        ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[13]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[14]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[15]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[16]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[17]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[18]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[19]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[20]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[21]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[25]                                                  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[0]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[1]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[2]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[3]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[4]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[5]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[6]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[7]                                              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~10                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~11                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~12                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~133                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~134                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~136                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~137                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~149                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~150                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~151                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~152                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~153                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~193                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~194                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~196                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~197                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~209                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~210                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~211                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~212                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~213                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~217                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~218                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~225                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~231                               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~25                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem~26                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------+
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]                 ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                    ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[14]                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[17]                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[18]                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[19]                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[25]                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[28]                           ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[4]                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[5]                            ;
; 49.752 ; 49.972       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[6]                            ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[10] ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[13] ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[1]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[2]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[3]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[4]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[6]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[7]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[9]  ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[13]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[14]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[17]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[20]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[21]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[23]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[26]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[27]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[28]                   ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]                 ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]             ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                       ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2               ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                      ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[16]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[17]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[18]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[19]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[20]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[21]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[22]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[23]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[24]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[25]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[26]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[27]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[28]                              ;
; 49.754 ; 49.974       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[29]                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.210 ; 3.347 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 4.161 ; 4.164 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.557 ; 6.087 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.135 ; 5.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.017 ; 5.517 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 5.284 ; 5.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 5.366 ; 5.887 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.369 ; 5.818 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.557 ; 6.087 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.214 ; 5.692 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.289 ; 5.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 4.883 ; 5.338 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.641 ; 5.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.944 ; 5.441 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.212 ; 5.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 4.922 ; 5.390 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 4.845 ; 5.333 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.623 ; 5.086 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.106 ; 5.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 7.034 ; 7.546 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 8.110 ; 8.749 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 7.596 ; 8.171 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 7.095 ; 7.600 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.892 ; 7.430 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.255 ; 7.773 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.059 ; 7.561 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.736 ; 8.323 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 8.110 ; 8.749 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.888 ; 8.502 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 4.829 ; 5.151 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 5.883 ; 6.473 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.044  ; 0.960  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.367  ; 0.283  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -3.754 ; -4.195 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -4.245 ; -4.683 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -4.132 ; -4.609 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -4.387 ; -4.846 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -4.465 ; -4.962 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -4.469 ; -4.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -4.665 ; -5.180 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -4.321 ; -4.777 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -4.392 ; -4.847 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -4.003 ; -4.437 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -3.770 ; -4.228 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -4.061 ; -4.534 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -4.334 ; -4.813 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -4.040 ; -4.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -3.982 ; -4.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -3.754 ; -4.195 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -4.232 ; -4.703 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -5.314 ; -5.803 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -5.928 ; -6.440 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -6.603 ; -7.151 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -6.124 ; -6.604 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -5.928 ; -6.440 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -6.255 ; -6.741 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -6.088 ; -6.566 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -6.710 ; -7.244 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -6.984 ; -7.562 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -6.856 ; -7.415 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -3.610 ; -3.958 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -4.955 ; -5.537 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 15.187 ; 15.845 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 8.338  ; 7.969  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.192  ; 6.077  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.049  ; 6.010  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.339  ; 6.185  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.386  ; 6.245  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 5.873  ; 5.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.615  ; 5.580  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.874  ; 6.761  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 5.465  ; 5.392  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 4.758  ; 4.663  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 4.624  ; 4.568  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.361  ; 6.276  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 8.338  ; 7.969  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.847  ; 5.777  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.467  ; 6.325  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.546  ; 5.460  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.467  ; 6.325  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.582  ; 5.508  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.563  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.465  ; 6.401  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.466  ; 5.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.638  ; 5.530  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.178  ; 6.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 6.252  ; 6.158  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.443  ; 6.401  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.914  ; 5.897  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.465  ; 6.315  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.734  ; 5.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.151  ; 6.101  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.848  ; 4.778  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.096  ; 5.016  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.430  ; 5.320  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 6.060  ; 5.960  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.132  ; 5.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.164  ; 5.067  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.859  ; 5.772  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.894  ; 5.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.894  ; 5.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.653  ; 5.600  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.217  ; 5.120  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.527  ; 5.443  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.463  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 7.860  ; 7.928  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 6.619  ; 6.628  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 8.540  ; 8.523  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 8.445  ; 8.145  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 6.925  ; 6.904  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 7.030  ; 7.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 8.540  ; 8.523  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 7.646  ; 7.642  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.451  ; 7.483  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 7.059  ; 7.073  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 8.412  ; 8.382  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.825  ; 5.851  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 9.802  ; 9.804  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.173 ; 13.834 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 3.986  ; 3.928  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.493  ; 5.378  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 5.356  ; 5.315  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 5.633  ; 5.481  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 5.679  ; 5.539  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 5.185  ; 5.136  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 4.936  ; 4.899  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.146  ; 6.033  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 4.793  ; 4.718  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 4.114  ; 4.018  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.986  ; 3.928  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 5.043  ; 4.977  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.634  ; 7.263  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.159  ; 5.087  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 4.871  ; 4.785  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.871  ; 4.785  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.754  ; 5.614  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.907  ; 4.832  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.096  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.201  ; 4.129  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 4.794  ; 4.726  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.959  ; 4.851  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.477  ; 5.358  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.548  ; 5.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 5.732  ; 5.687  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.224  ; 5.204  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.753  ; 5.605  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.051  ; 4.970  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.452  ; 5.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.201  ; 4.129  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 4.439  ; 4.357  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.760  ; 4.650  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.364  ; 5.264  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 4.474  ; 4.376  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 4.503  ; 4.406  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.172  ; 5.084  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 4.973  ; 4.918  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.204  ; 5.138  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 4.973  ; 4.918  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.557  ; 4.459  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 4.854  ; 4.770  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.004 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 7.094  ; 7.159  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.904  ; 5.911  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 6.195  ; 6.170  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 7.736  ; 7.432  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 6.195  ; 6.170  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 6.296  ; 6.309  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.745  ; 7.723  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 6.887  ; 6.879  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.699  ; 6.726  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 6.323  ; 6.333  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.622  ; 7.588  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.139  ; 5.159  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 8.284  ; 8.212  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.427 ; 6.274 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.427 ; 6.274 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.427 ; 6.274 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.962 ; 6.809 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.992 ; 6.839 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.992 ; 6.839 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.983 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.983 ; 6.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.962 ; 6.809 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.873 ; 6.720 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.768 ; 6.615 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.502 ; 6.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.502 ; 6.349 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.873 ; 6.720 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.894 ; 6.741 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.894 ; 6.741 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.878 ; 6.725 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 6.470 ; 6.373 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.898 ; 6.745 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 9.165 ; 8.689 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.949 ; 7.796 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 6.946 ; 6.793 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 7.065 ; 6.912 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 7.419 ; 7.266 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 8.342 ; 8.189 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.898 ; 6.745 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 8.294 ; 8.141 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.655 ; 5.502 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.655 ; 5.502 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.655 ; 5.502 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.169 ; 6.016 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.197 ; 6.044 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.197 ; 6.044 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.190 ; 6.037 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.190 ; 6.037 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.169 ; 6.016 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.083 ; 5.930 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.983 ; 5.830 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.727 ; 5.574 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.727 ; 5.574 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.083 ; 5.930 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.104 ; 5.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.104 ; 5.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.088 ; 5.935 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.700 ; 5.603 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.108 ; 5.955 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 8.368 ; 7.892 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.117 ; 6.964 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 6.153 ; 6.000 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.268 ; 6.115 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.608 ; 6.455 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.494 ; 7.341 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.108 ; 5.955 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.448 ; 7.295 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 6.233     ; 6.386     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.233     ; 6.386     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.233     ; 6.386     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.764     ; 6.917     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.794     ; 6.947     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.794     ; 6.947     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.789     ; 6.942     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.789     ; 6.942     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.764     ; 6.917     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.726     ; 6.879     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.565     ; 6.718     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.322     ; 6.475     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.322     ; 6.475     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.726     ; 6.879     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.745     ; 6.898     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.745     ; 6.898     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.729     ; 6.882     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 6.485     ; 6.582     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.895     ; 7.048     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 8.754     ; 9.230     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.861     ; 8.014     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 6.932     ; 7.085     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 7.038     ; 7.191     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 7.363     ; 7.516     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 8.370     ; 8.523     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.895     ; 7.048     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 8.109     ; 8.262     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.463     ; 5.616     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.463     ; 5.616     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.463     ; 5.616     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.973     ; 6.126     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.002     ; 6.155     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.002     ; 6.155     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.997     ; 6.150     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.997     ; 6.150     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.973     ; 6.126     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.936     ; 6.089     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.782     ; 5.935     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.549     ; 5.702     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.549     ; 5.702     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.936     ; 6.089     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.955     ; 6.108     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.955     ; 6.108     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.940     ; 6.093     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.710     ; 5.807     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.099     ; 6.252     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.954     ; 8.430     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.026     ; 7.179     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 6.134     ; 6.287     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.236     ; 6.389     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.548     ; 6.701     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.515     ; 7.668     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.099     ; 6.252     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.264     ; 7.417     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 47.54 MHz  ; 47.54 MHz       ; altera_reserved_tck                                      ;      ;
; 59.23 MHz  ; 59.23 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 111.36 MHz ; 111.36 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.020  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.118  ; 0.000         ;
; altera_reserved_tck                                      ; 39.482 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.135 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.258 ; 0.000         ;
; altera_reserved_tck                                      ; 0.344 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 11.091 ; 0.000         ;
; altera_reserved_tck                                      ; 48.011 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.077 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.577 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.604  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.609  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.824  ; 0.000         ;
; altera_reserved_tck                                      ; 49.754 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.020 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.890      ;
; 1.020 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.890      ;
; 1.020 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.890      ;
; 1.033 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.914      ;
; 1.033 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.914      ;
; 1.033 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.914      ;
; 1.033 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.914      ;
; 1.033 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.914      ;
; 1.033 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.914      ;
; 1.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.724      ;
; 1.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.724      ;
; 1.186 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.724      ;
; 1.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.748      ;
; 1.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.748      ;
; 1.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.748      ;
; 1.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.748      ;
; 1.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.748      ;
; 1.199 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.748      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.243 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.680      ;
; 1.323 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.587      ;
; 1.323 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.587      ;
; 1.323 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.587      ;
; 1.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.611      ;
; 1.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.611      ;
; 1.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.611      ;
; 1.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.611      ;
; 1.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.611      ;
; 1.336 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.611      ;
; 1.338 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.955      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.934      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.934      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.934      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.934      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.934      ;
; 1.361 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.934      ;
; 1.373 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.558      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.409 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.514      ;
; 1.478 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.449      ;
; 1.478 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.449      ;
; 1.478 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.449      ;
; 1.478 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.449      ;
; 1.490 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 8.795      ;
; 1.504 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.789      ;
; 1.527 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.768      ;
; 1.527 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.768      ;
; 1.527 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.768      ;
; 1.527 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.768      ;
; 1.527 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.768      ;
; 1.527 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.768      ;
; 1.539 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 8.392      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.546 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 8.377      ;
; 1.641 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.652      ;
; 1.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.283      ;
; 1.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.283      ;
; 1.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.283      ;
; 1.644 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.283      ;
; 1.655 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.257      ;
; 1.655 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.257      ;
; 1.655 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.257      ;
; 1.656 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 8.629      ;
; 1.664 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.631      ;
; 1.664 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.631      ;
; 1.664 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.631      ;
; 1.664 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.631      ;
; 1.664 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.631      ;
; 1.664 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.631      ;
; 1.668 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 8.281      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.118 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.330     ; 16.551     ;
; 3.118 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.330     ; 16.551     ;
; 3.118 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.330     ; 16.551     ;
; 3.161 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 16.859     ;
; 3.161 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 16.859     ;
; 3.161 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 16.859     ;
; 3.161 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 16.859     ;
; 3.161 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.021      ; 16.859     ;
; 3.256 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.325     ; 16.418     ;
; 3.256 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.325     ; 16.418     ;
; 3.256 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.325     ; 16.418     ;
; 3.289 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 16.643     ;
; 3.289 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 16.643     ;
; 3.289 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 16.643     ;
; 3.325 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.025      ; 16.699     ;
; 3.325 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.025      ; 16.699     ;
; 3.332 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 16.951     ;
; 3.332 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 16.951     ;
; 3.332 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 16.951     ;
; 3.332 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 16.951     ;
; 3.332 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.284      ; 16.951     ;
; 3.336 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 16.266     ;
; 3.341 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.625     ;
; 3.341 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.625     ;
; 3.341 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.625     ;
; 3.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.933     ;
; 3.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.933     ;
; 3.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.933     ;
; 3.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.933     ;
; 3.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.933     ;
; 3.425 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 16.199     ;
; 3.427 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 16.510     ;
; 3.427 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 16.510     ;
; 3.427 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 16.510     ;
; 3.430 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.372     ; 16.197     ;
; 3.439 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.334     ; 16.226     ;
; 3.457 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.358     ; 16.184     ;
; 3.467 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.369     ; 16.163     ;
; 3.470 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.496     ;
; 3.470 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.496     ;
; 3.470 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.496     ;
; 3.472 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.380     ; 16.147     ;
; 3.475 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.380     ; 16.144     ;
; 3.477 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.474     ;
; 3.477 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.474     ;
; 3.477 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 16.474     ;
; 3.479 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.492     ;
; 3.479 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.492     ;
; 3.479 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.492     ;
; 3.493 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.473     ;
; 3.493 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.473     ;
; 3.493 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 16.473     ;
; 3.496 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 16.791     ;
; 3.496 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 16.791     ;
; 3.507 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 16.358     ;
; 3.513 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.804     ;
; 3.513 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.804     ;
; 3.513 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.804     ;
; 3.513 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.804     ;
; 3.513 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.804     ;
; 3.520 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 16.782     ;
; 3.520 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 16.782     ;
; 3.520 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 16.782     ;
; 3.520 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 16.782     ;
; 3.520 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.303      ; 16.782     ;
; 3.526 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[2]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.379     ; 16.094     ;
; 3.526 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.379     ; 16.094     ;
; 3.534 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|fpu_op[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.355     ; 16.110     ;
; 3.536 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.781     ;
; 3.536 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.781     ;
; 3.536 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.781     ;
; 3.536 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.781     ;
; 3.536 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.318      ; 16.781     ;
; 3.548 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.322      ; 16.773     ;
; 3.548 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.322      ; 16.773     ;
; 3.559 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 16.340     ;
; 3.561 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[11]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.394     ; 16.044     ;
; 3.561 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[1]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.098     ;
; 3.561 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[3]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.098     ;
; 3.561 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[31]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.340     ; 16.098     ;
; 3.565 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[2]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.382     ; 16.052     ;
; 3.572 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.059      ; 16.486     ;
; 3.592 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 16.011     ;
; 3.597 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.386     ; 16.016     ;
; 3.603 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.381     ; 16.015     ;
; 3.604 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.379     ; 16.016     ;
; 3.606 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 16.281     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[17]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[18]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[27]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[25]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[22]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[28]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.607 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_93e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[31]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 16.038     ;
; 3.608 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.363     ;
; 3.608 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.363     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 10.451     ;
; 39.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 10.361     ;
; 39.624 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.289     ;
; 39.645 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.269     ;
; 39.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 10.217     ;
; 39.844 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.070     ;
; 39.950 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.964      ;
; 40.010 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.905      ;
; 40.063 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.850      ;
; 40.074 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.841      ;
; 40.097 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.816      ;
; 40.121 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.793      ;
; 40.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.735      ;
; 40.220 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.693      ;
; 40.224 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.689      ;
; 40.247 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.666      ;
; 40.248 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.665      ;
; 40.254 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.657      ;
; 40.257 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.654      ;
; 40.296 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.618      ;
; 40.300 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.614      ;
; 40.323 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.590      ;
; 40.387 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.097     ; 9.515      ;
; 40.398 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.513      ;
; 40.445 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.463      ;
; 40.446 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.468      ;
; 40.446 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.468      ;
; 40.491 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.417      ;
; 40.496 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.418      ;
; 40.503 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.405      ;
; 40.533 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.382      ;
; 40.534 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.380      ;
; 40.542 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.373      ;
; 40.567 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.348      ;
; 40.570 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.343      ;
; 40.576 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.332      ;
; 40.578 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.337      ;
; 40.579 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.329      ;
; 40.588 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.325      ;
; 40.589 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.326      ;
; 40.606 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.307      ;
; 40.614 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.301      ;
; 40.652 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.262      ;
; 40.653 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.255      ;
; 40.671 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.242      ;
; 40.682 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.231      ;
; 40.688 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.227      ;
; 40.718 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.192      ;
; 40.726 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.188      ;
; 40.730 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.184      ;
; 40.740 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.171      ;
; 40.760 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.148      ;
; 40.783 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.128      ;
; 40.812 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.103      ;
; 40.816 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.097      ;
; 40.818 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.097      ;
; 40.825 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.086      ;
; 40.825 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.086      ;
; 40.853 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 9.062      ;
; 40.856 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.052      ;
; 40.873 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.037      ;
; 40.888 ; adv_dbg_if:dbg_if0|input_shift_reg[25]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 9.024      ;
; 40.891 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.022      ;
; 40.915 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.993      ;
; 40.915 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.995      ;
; 40.918 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.990      ;
; 40.918 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.990      ;
; 40.924 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.984      ;
; 40.925 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.986      ;
; 40.929 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.982      ;
; 40.935 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 8.979      ;
; 40.937 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.974      ;
; 41.022 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.889      ;
; 41.034 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 8.881      ;
; 41.036 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.874      ;
; 41.059 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 8.856      ;
; 41.071 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.840      ;
; 41.076 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.835      ;
; 41.130 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 8.785      ;
; 41.168 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.743      ;
; 41.197 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.714      ;
; 41.218 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.693      ;
; 41.229 ; adv_dbg_if:dbg_if0|input_shift_reg[23]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 8.683      ;
; 41.241 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.669      ;
; 41.353 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.557      ;
; 41.366 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.545      ;
; 41.378 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.533      ;
; 41.379 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.531      ;
; 41.400 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 8.512      ;
; 41.406 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 8.494      ;
; 41.409 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 8.491      ;
; 41.445 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 8.467      ;
; 41.507 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 8.393      ;
; 41.563 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 8.349      ;
; 41.578 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.099     ; 8.322      ;
; 41.589 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.321      ;
; 41.637 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.273      ;
; 41.661 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.249      ;
; 41.666 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 8.244      ;
; 41.683 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 8.229      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.135 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[12]                                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.684      ;
; 0.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                               ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.608      ;
; 0.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.608      ;
; 0.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.608      ;
; 0.359 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.608      ;
; 0.372 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.920      ;
; 0.377 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.926      ;
; 0.379 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.928      ;
; 0.381 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.929      ;
; 0.381 ; clkgen:clkgen0|sdram_rst_shr[11]                                                                               ; clkgen:clkgen0|sdram_rst_shr[12]                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.633      ;
; 0.382 ; clkgen:clkgen0|sdram_rst_shr[9]                                                                                ; clkgen:clkgen0|sdram_rst_shr[10]                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                ; clkgen:clkgen0|sdram_rst_shr[5]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; clkgen:clkgen0|sdram_rst_shr[14]                                                                               ; clkgen:clkgen0|sdram_rst_shr[15]                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; clkgen:clkgen0|sdram_rst_shr[13]                                                                               ; clkgen:clkgen0|sdram_rst_shr[14]                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; clkgen:clkgen0|sdram_rst_shr[6]                                                                                ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; clkgen:clkgen0|sdram_rst_shr[3]                                                                                ; clkgen:clkgen0|sdram_rst_shr[4]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[7]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.932      ;
; 0.384 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.926      ;
; 0.384 ; clkgen:clkgen0|sdram_rst_shr[12]                                                                               ; clkgen:clkgen0|sdram_rst_shr[13]                                                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; clkgen:clkgen0|sdram_rst_shr[7]                                                                                ; clkgen:clkgen0|sdram_rst_shr[8]                                                                                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.636      ;
; 0.385 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req                               ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_sdram                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.935      ;
; 0.387 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.935      ;
; 0.388 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.936      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.937      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.639      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.639      ;
; 0.389 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.639      ;
; 0.390 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.932      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.639      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.933      ;
; 0.391 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.927      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 0.924      ;
; 0.393 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.931      ;
; 0.394 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.643      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.944      ;
; 0.396 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.934      ;
; 0.398 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.946      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.258 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.634      ;
; 0.259 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.635      ;
; 0.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.654      ;
; 0.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.654      ;
; 0.308 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.917      ;
; 0.309 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.914      ;
; 0.312 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[0]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.918      ;
; 0.313 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.922      ;
; 0.314 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[4]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.923      ;
; 0.315 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.924      ;
; 0.315 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.920      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.925      ;
; 0.317 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[6]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.923      ;
; 0.318 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[15]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.924      ;
; 0.318 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[3]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.927      ;
; 0.318 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.923      ;
; 0.322 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[7]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.931      ;
; 0.324 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                                           ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.940      ;
; 0.326 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[8]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.935      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.933      ;
; 0.328 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.934      ;
; 0.329 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.934      ;
; 0.329 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                                                                                                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.930      ;
; 0.329 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                                                                                                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.930      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                                                                                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.930      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                                                                                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.930      ;
; 0.331 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                                                                                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.331 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                                                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.597      ;
; 0.332 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                                                                                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.597      ;
; 0.332 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.597      ;
; 0.333 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                                              ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.944      ;
; 0.333 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.597      ;
; 0.334 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                                                                                                           ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.950      ;
; 0.335 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]                                                                                                                  ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.942      ;
; 0.335 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]                                                                                                                  ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.942      ;
; 0.336 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                                              ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.947      ;
; 0.336 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                                              ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.947      ;
; 0.339 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                                           ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.955      ;
; 0.340 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]                                                                                                                 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.947      ;
; 0.342 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                                        ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 0.608      ;
; 0.343 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.949      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                                ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                                ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                                ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][19]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][19]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][27]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][27]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][19]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][19]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][19]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][19]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][19]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][19]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                                             ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][2]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][2]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][2]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][2]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][27]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][27]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][25]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][25]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][25]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][25]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][25]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][25]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][24]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][24]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][24]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][24]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][31]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][31]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][13]            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][13]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][8]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][8]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][8]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][8]             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][0]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[3][0]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][0]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][0]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[1][0]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_waiting_for_bd_to_become_free                                                                                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_waiting_for_bd_to_become_free                                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|rxstartfrm_occurred                                                                                                                                              ; ethmac:ethmac0|eth_wishbone:wishbone|rxstartfrm_occurred                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|WbEn                                                                                                                                                             ; ethmac:ethmac0|eth_wishbone:wishbone|WbEn                                                                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_needed                                                                                                                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|RxEn_needed                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxOverrun                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|RxOverrun                                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                                                                                                                   ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDRead                                                                                                                                                         ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDRead                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDReady                                                                                                                                                        ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDReady                                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxPointerRead                                                                                                                                                    ; ethmac:ethmac0|eth_wishbone:wishbone|RxPointerRead                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[2]                                                                                                                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[2]                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbRX                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbRX                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                                                                                                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_en                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[0]                                                                                                                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[0]                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                                                                                                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[1]                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[2]                                                                                                                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|tx_burst_cnt[2]                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbTX                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbTX                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|IncrTxPointer                                                                                                                                                    ; ethmac:ethmac0|eth_wishbone:wishbone|IncrTxPointer                                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|m_wb_cyc_o                                                                                                                                                       ; ethmac:ethmac0|eth_wishbone:wishbone|m_wb_cyc_o                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[1]                                                                                                                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|rx_burst_cnt[1]                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0|cnt[0]                                                                                                                                         ; ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:rx_fifo0|cnt[0]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                              ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                              ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.348 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                        ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.597      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                        ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.360 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.608      ;
; 0.367 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                           ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.619      ;
; 0.372 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.624      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.625      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.626      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.626      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.627      ;
; 0.382 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[3]                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1  ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.634      ;
; 0.385 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.386 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.386 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[27]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[26]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.635      ;
; 0.386 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.638      ;
; 0.387 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.637      ;
; 0.387 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.636      ;
; 0.388 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.637      ;
; 0.388 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.639      ;
; 0.388 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.389 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.390 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                            ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                                                  ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.642      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+--------+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 11.091 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[28]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 8.761      ;
; 11.091 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[6]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 8.761      ;
; 11.091 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 8.761      ;
; 11.091 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[20]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 8.761      ;
; 11.091 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[0]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 8.761      ;
; 11.091 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[2]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 8.761      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[32]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.769      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 8.738      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[21]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.769      ;
; 11.119 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.769      ;
; 11.120 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.738      ;
; 11.120 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.738      ;
; 11.120 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.738      ;
; 11.120 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.738      ;
; 11.120 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.738      ;
; 11.120 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.738      ;
; 11.123 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_tx_fifo       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 8.742      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.265 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.160      ; 8.826      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.266 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.153      ; 8.818      ;
; 11.476 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 8.482      ;
; 11.476 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 8.482      ;
; 11.476 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 8.482      ;
; 11.476 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 8.482      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.435      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.435      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 8.428      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 8.414      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 8.414      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[28]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 8.414      ;
; 11.477 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.435      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 8.394      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 8.394      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 8.394      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 8.394      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[6]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 8.402      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 8.397      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[35]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[34]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[33]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[23]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[1]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 8.402      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[5]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 8.402      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[27]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[31]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[29]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 8.402      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[9]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[14]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 8.410      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[38]           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 8.416      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|wr_tx            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|ackd             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|m_wb_cyc_o       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[2]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 8.387      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|send_done           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 8.387      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.STOP_SEND     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 8.387      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|response_size.0000000 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 8.402      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[23]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 8.405      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[22]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[21]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 8.418      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[20]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[19]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 8.418      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[18]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
; 11.478 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[17]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.121     ; 8.400      ;
+--------+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 1.922      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.608 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.290      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.639 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.259      ;
; 92.643 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.250      ;
; 92.643 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.250      ;
; 92.643 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.250      ;
; 92.643 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.250      ;
; 92.643 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.250      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.229      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.665 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.228      ;
; 92.671 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.227      ;
; 92.671 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.227      ;
; 92.671 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.227      ;
; 92.671 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.227      ;
; 92.671 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.227      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.178      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.147      ;
; 92.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.138      ;
; 92.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.138      ;
; 92.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.138      ;
; 92.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.138      ;
; 92.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.138      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.117      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.116      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.115      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.115      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.115      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.115      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.115      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
; 92.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 7.112      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.330      ;
; 1.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.491      ;
; 1.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.557      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.616      ;
; 1.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.783      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.801      ;
; 1.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.801      ;
; 2.209 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.488      ;
; 2.341 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.619      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.612 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.891      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.659 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.935      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.728 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.003      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.744 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.022      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.791 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.066      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.860 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.134      ;
; 2.953 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.230      ;
; 2.953 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.230      ;
; 2.953 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.230      ;
; 2.953 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.230      ;
; 2.953 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.230      ;
; 2.961 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.233      ;
; 2.961 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.233      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.577 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.824      ;
; 1.577 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.824      ;
; 1.577 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.824      ;
; 1.577 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.824      ;
; 1.975 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.231      ;
; 1.975 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.231      ;
; 1.977 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.244      ;
; 1.977 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.244      ;
; 2.697 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 2.972      ;
; 2.697 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 2.972      ;
; 2.697 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 2.972      ;
; 2.697 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 2.972      ;
; 3.073 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.355      ;
; 3.073 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.355      ;
; 3.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.368      ;
; 3.075 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 3.368      ;
; 4.550 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 4.926      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[0]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[1]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[2]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[7]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 4.852      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 4.941      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 4.941      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 4.941      ;
; 4.557 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 4.941      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem~0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.847      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[8]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[6]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[2]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[3]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[4]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[10]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[1]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[0]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.569 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.850      ;
; 4.570 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.846      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.GET_TX_BD                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[0]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.834      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[1]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[15]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|go_idle_o                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|CRC_check_enable                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[18]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[22]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.834      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[8]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.834      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[24]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[26]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[12]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.834      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[25]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[3]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[19]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.835      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|index_check_enable               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[37]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[36]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.840      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[8]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[12]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[11]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[10]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.839      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[8]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.571 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.826      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[8]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.572 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.825      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|re_s_rx                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|re_s_tx                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rec_done                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_rx_fifo                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rx_cycle                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_write                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_read                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[12]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[30]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[11]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.576 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[4]              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.842      ;
; 4.577 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.SEND_CMD                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 4.846      ;
; 4.577 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_failed                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.840      ;
; 4.577 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|ack_transfer                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.840      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 4.604 ; 4.822        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                  ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                  ;
; 4.609 ; 4.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                      ;
; 4.609 ; 4.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                     ;
; 4.609 ; 4.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                     ;
; 4.609 ; 4.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                      ;
; 4.609 ; 4.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                      ;
; 4.609 ; 4.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                      ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                    ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[1]                                                     ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_sel[0]                                                     ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_sel[1]                                                     ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_sel[2]                                                     ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[14]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[22]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[23]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[24]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[2]                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[16]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[17]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[18]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[20]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[21]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[22]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[23]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[24]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[25]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[26]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[27]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[28]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[29]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[30]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[31]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[14]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[22]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[23]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                          ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[2]                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[0]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[10]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[11]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[12]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[13]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[14]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[15]                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[1]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[2]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[3]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[4]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[5]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[6]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[7]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[8]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[9]                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[15] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[16] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[17] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[18] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[30] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[32] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[33] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[35] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[50] ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_sdram                       ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[16]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[17]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[18]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[19]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[20]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[21]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[22]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[23]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[24]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[25]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[26]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[27]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[28]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[29]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[30]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[31]                                           ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[16]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[17]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[18]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[19]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[20]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[21]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[22]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[23]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[24]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[25]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[26]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[27]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[28]                                      ;
; 4.625 ; 4.843        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[29]                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                      ;
; 9.609 ; 9.827        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[10]                              ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[2]                               ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[4]                               ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[6]                               ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[8]                               ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ;
; 9.610 ; 9.828        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ;
; 9.611 ; 9.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[17]                                      ;
; 9.611 ; 9.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[18]                                      ;
; 9.611 ; 9.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[28]                                      ;
; 9.611 ; 9.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[29]                                      ;
; 9.611 ; 9.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[30]                                      ;
; 9.611 ; 9.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[31]                                      ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[24]                                      ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                      ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[26]                                      ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                                      ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[18]             ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[19]             ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                           ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                          ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[13] ;
; 9.612 ; 9.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[16] ;
; 9.614 ; 9.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[10]                                                      ;
; 9.614 ; 9.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[27]                                                      ;
; 9.614 ; 9.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[3]                                                       ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[24]                                                     ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[25]                                                     ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[26]                                                     ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[27]                                                     ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[29]                                                     ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[9]                                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[20]                                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[25]                                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[4]                                                       ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[8]                                                       ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[19]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[20]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[21]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[22]                                      ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[23]                                      ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|fpu_op[1]                                                       ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|fpu_op[4]                                                       ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|fpu_op[5]                                                       ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[20]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[21]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[28]                                                     ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[30]                                                     ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_branch_op[0]                                                 ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_branch_op[1]                                                 ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_branch_op[2]                                                 ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_pic:or1200_pic|picmr[18]                                                                               ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_pic:or1200_pic|picmr[19]                                                                               ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                                                       ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dbg_dat_o[16]                                                                             ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|dsr[7]                                                                                    ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                          ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                          ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                          ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[23]                                                                ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_vpn_r[24]                                                                ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                                     ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[11]                                                     ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[12]                                                     ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                     ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[7]                                                      ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[22]                                                     ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                   ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39]        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------+
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[14]    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[5]     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[6]     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[7]     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[8]     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|addr_reg[9]     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[0]  ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[11] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[15] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[16] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[20] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[21] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[22] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[23] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[24] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[25] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[26] ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[5]  ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync_tff1   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync_tff2   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_sync_tff2q  ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|wr_reg          ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[16]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[17]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[18]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[19]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[20]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[21]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[22]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[23]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[24]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[25]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[26]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[27]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[28]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[29]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[30]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|address_counter[31]                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]             ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[16]                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[17]                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[18]                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[19]                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|address_counter[20]                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.254 ; 3.303 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 4.222 ; 4.139 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 4.870 ; 5.284 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 4.498 ; 4.821 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 4.375 ; 4.763 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.629 ; 4.976 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 4.700 ; 5.091 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 4.715 ; 5.020 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 4.870 ; 5.284 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 4.560 ; 4.921 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 4.631 ; 4.987 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 4.267 ; 4.595 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.027 ; 4.411 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.306 ; 4.684 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 4.548 ; 4.942 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 4.297 ; 4.640 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 4.215 ; 4.611 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.007 ; 4.372 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 4.448 ; 4.835 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 6.266 ; 6.546 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 7.255 ; 7.652 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 6.787 ; 7.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 6.329 ; 6.620 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.139 ; 6.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 6.484 ; 6.758 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 6.298 ; 6.574 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 6.935 ; 7.253 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 7.255 ; 7.652 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.071 ; 7.414 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 4.183 ; 4.405 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 5.188 ; 5.633 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.778  ; 0.724  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.106  ; 0.052  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -3.231 ; -3.581 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -3.703 ; -4.013 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -3.584 ; -3.957 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -3.828 ; -4.159 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -3.895 ; -4.270 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -3.911 ; -4.202 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -4.074 ; -4.478 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -3.762 ; -4.108 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -3.829 ; -4.170 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -3.481 ; -3.796 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -3.251 ; -3.619 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -3.517 ; -3.880 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -3.765 ; -4.150 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -3.510 ; -3.838 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -3.446 ; -3.833 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -3.231 ; -3.581 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -3.668 ; -4.047 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -4.690 ; -5.008 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -5.275 ; -5.578 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -5.895 ; -6.225 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -5.458 ; -5.735 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -5.275 ; -5.578 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -5.583 ; -5.839 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -5.428 ; -5.691 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -6.009 ; -6.297 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -6.243 ; -6.595 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -6.141 ; -6.451 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -3.087 ; -3.343 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -4.359 ; -4.801 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.939 ; 14.554 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 7.624  ; 7.137  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.758  ; 5.551  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 5.619  ; 5.504  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 5.891  ; 5.660  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 5.937  ; 5.710  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 5.465  ; 5.325  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.223  ; 5.103  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.405  ; 6.161  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 5.081  ; 4.935  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 4.421  ; 4.279  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 4.294  ; 4.199  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 5.926  ; 5.726  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.624  ; 7.137  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.431  ; 5.278  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.018  ; 5.773  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.153  ; 5.002  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.018  ; 5.773  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.197  ; 5.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.029  ; 5.833  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.080  ; 4.937  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.254  ; 5.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.763  ; 5.521  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.815  ; 5.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.003  ; 5.833  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.501  ; 5.378  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.029  ; 5.757  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.334  ; 5.163  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.713  ; 5.566  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.502  ; 4.383  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 4.736  ; 4.592  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.042  ; 4.879  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.630  ; 5.433  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 4.767  ; 4.616  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 4.787  ; 4.639  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.445  ; 5.272  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.480  ; 5.330  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.480  ; 5.330  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.242  ; 5.127  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.857  ; 4.696  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.146  ; 4.991  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 7.298  ; 7.187  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 6.133  ; 6.020  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 7.950  ; 7.737  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 7.738  ; 7.286  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 6.466  ; 6.285  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 6.538  ; 6.419  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.950  ; 7.737  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 7.107  ; 6.947  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.938  ; 6.817  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 6.569  ; 6.440  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.833  ; 7.615  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.425  ; 5.350  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 9.138  ; 8.889  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 11.973 ; 12.585 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 3.713  ; 3.617  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.121  ; 4.918  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 4.988  ; 4.873  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 5.247  ; 5.021  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 5.292  ; 5.070  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 4.836  ; 4.698  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 4.604  ; 4.485  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 5.739  ; 5.501  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 4.467  ; 4.324  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 3.835  ; 3.694  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 3.713  ; 3.617  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 4.701  ; 4.563  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.982  ; 6.497  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 4.803  ; 4.652  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 4.540  ; 4.391  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.540  ; 4.391  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.369  ; 5.130  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.581  ; 4.435  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.202  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 3.913  ; 3.795  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 4.468  ; 4.327  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.635  ; 4.444  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.122  ; 4.887  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.172  ; 4.977  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 5.352  ; 5.186  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 4.871  ; 4.749  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.379  ; 5.114  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.711  ; 4.543  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.074  ; 4.930  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 3.913  ; 3.795  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 4.137  ; 3.995  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.432  ; 4.271  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 4.995  ; 4.802  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 4.168  ; 4.019  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 4.187  ; 4.040  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 4.819  ; 4.648  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 4.624  ; 4.510  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 4.851  ; 4.703  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 4.624  ; 4.510  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.256  ; 4.098  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 4.534  ; 4.381  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.110  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 6.598  ; 6.490  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.480  ; 5.371  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 5.798  ; 5.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 7.092  ; 6.640  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 5.798  ; 5.621  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.868  ; 5.750  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 7.222  ; 7.014  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 6.414  ; 6.257  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.252  ; 6.131  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 5.897  ; 5.770  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.110  ; 6.897  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 4.800  ; 4.723  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 7.704  ; 7.496  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.968 ; 5.823 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.968 ; 5.823 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.968 ; 5.823 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.476 ; 6.331 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.502 ; 6.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.502 ; 6.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.498 ; 6.353 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.498 ; 6.353 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.476 ; 6.331 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.375 ; 6.230 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 6.279 ; 6.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.029 ; 5.884 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.029 ; 5.884 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.375 ; 6.230 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.395 ; 6.250 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.395 ; 6.250 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.381 ; 6.236 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.974 ; 5.905 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.406 ; 6.261 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 8.398 ; 7.899 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.392 ; 7.247 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 6.453 ; 6.308 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.571 ; 6.426 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.894 ; 6.749 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.761 ; 7.616 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.406 ; 6.261 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.707 ; 7.562 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.265 ; 5.120 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.265 ; 5.120 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.265 ; 5.120 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.752 ; 5.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.777 ; 5.632 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.777 ; 5.632 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.773 ; 5.628 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.773 ; 5.628 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.752 ; 5.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.656 ; 5.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.563 ; 5.418 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.323 ; 5.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.323 ; 5.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.656 ; 5.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.674 ; 5.529 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.674 ; 5.529 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.661 ; 5.516 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.271 ; 5.202 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.685 ; 5.540 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.671 ; 7.172 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.631 ; 6.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 5.730 ; 5.585 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.842 ; 5.697 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.153 ; 6.008 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.985 ; 6.840 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.685 ; 5.540 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.934 ; 6.789 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.684     ; 5.829     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.684     ; 5.829     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.684     ; 5.829     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.155     ; 6.300     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.183     ; 6.328     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.183     ; 6.328     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.178     ; 6.323     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.178     ; 6.323     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.155     ; 6.300     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 6.128     ; 6.273     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.981     ; 6.126     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.765     ; 5.910     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.765     ; 5.910     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 6.128     ; 6.273     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 6.142     ; 6.287     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 6.142     ; 6.287     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.133     ; 6.278     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.886     ; 5.955     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 6.268     ; 6.413     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.839     ; 8.338     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.134     ; 7.279     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 6.303     ; 6.448     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 6.390     ; 6.535     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 6.696     ; 6.841     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 7.600     ; 7.745     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.268     ; 6.413     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.361     ; 7.506     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.986     ; 5.131     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 4.986     ; 5.131     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 4.986     ; 5.131     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.438     ; 5.583     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.465     ; 5.610     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.465     ; 5.610     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.460     ; 5.605     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.460     ; 5.605     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.438     ; 5.583     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.412     ; 5.557     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.271     ; 5.416     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.064     ; 5.209     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.064     ; 5.209     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.412     ; 5.557     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.426     ; 5.571     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.426     ; 5.571     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.417     ; 5.562     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.183     ; 5.252     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.546     ; 5.691     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.114     ; 7.613     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.378     ; 6.523     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 5.580     ; 5.725     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.663     ; 5.808     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.958     ; 6.103     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.825     ; 6.970     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.546     ; 5.691     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.596     ; 6.741     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.097  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 7.299  ; 0.000         ;
; altera_reserved_tck                                      ; 44.599 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.029 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.098 ; 0.000         ;
; altera_reserved_tck                                      ; 0.175 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 14.706 ; 0.000         ;
; altera_reserved_tck                                      ; 49.198 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.549 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.826 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.728  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.449  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.728  ; 0.000         ;
; altera_reserved_tck                                      ; 49.433 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.097 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.827      ;
; 5.097 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.827      ;
; 5.097 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.827      ;
; 5.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.823      ;
; 5.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.823      ;
; 5.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.823      ;
; 5.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.823      ;
; 5.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.823      ;
; 5.138 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.823      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.755      ;
; 5.197 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.727      ;
; 5.197 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.727      ;
; 5.197 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.727      ;
; 5.222 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.721      ;
; 5.238 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.723      ;
; 5.238 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.723      ;
; 5.238 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.723      ;
; 5.238 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.723      ;
; 5.238 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.723      ;
; 5.238 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.723      ;
; 5.261 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.663      ;
; 5.261 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.663      ;
; 5.261 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.663      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.281 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.655      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.659      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.659      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.659      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.659      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.659      ;
; 5.302 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.659      ;
; 5.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.832      ;
; 5.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.832      ;
; 5.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.832      ;
; 5.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.832      ;
; 5.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.832      ;
; 5.306 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.832      ;
; 5.313 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 4.814      ;
; 5.321 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.620      ;
; 5.321 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.620      ;
; 5.321 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.620      ;
; 5.321 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.620      ;
; 5.321 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                     ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 4.819      ;
; 5.322 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.621      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.345 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 4.591      ;
; 5.386 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.557      ;
; 5.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.732      ;
; 5.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.732      ;
; 5.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.732      ;
; 5.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.732      ;
; 5.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.732      ;
; 5.406 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.732      ;
; 5.413 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 4.714      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.520      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.520      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.520      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 4.520      ;
; 5.421 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.153      ; 4.719      ;
; 5.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.471      ;
; 5.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.472      ;
; 5.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.471      ;
; 5.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.472      ;
; 5.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[58] ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 4.471      ;
; 5.454 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                          ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 4.472      ;
; 5.470 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.668      ;
; 5.470 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.668      ;
; 5.470 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.668      ;
; 5.470 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.151      ; 4.668      ;
+-------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.299  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.616      ;
; 7.301  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.614      ;
; 7.304  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 2.611      ;
; 7.701  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.237      ;
; 7.793  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.106      ;
; 7.793  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.106      ;
; 7.856  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.082      ;
; 7.858  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 2.080      ;
; 7.862  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 2.037      ;
; 7.955  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 1.986      ;
; 8.138  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 1.761      ;
; 8.158  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 1.736      ;
; 8.267  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 1.674      ;
; 8.518  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 1.397      ;
; 8.844  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 1.074      ;
; 8.908  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 1.010      ;
; 8.915  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 1.003      ;
; 8.926  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 0.991      ;
; 8.961  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 0.957      ;
; 8.979  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.927      ;
; 8.993  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 0.913      ;
; 9.075  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 0.808      ;
; 9.076  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.828      ;
; 9.103  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.801      ;
; 9.179  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.725      ;
; 9.253  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.629      ;
; 9.253  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 0.630      ;
; 9.262  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.620      ;
; 9.262  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.620      ;
; 9.266  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.616      ;
; 9.272  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.610      ;
; 9.303  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.574      ;
; 9.355  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.517      ;
; 9.369  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.503      ;
; 9.417  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.459      ;
; 9.424  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.448      ;
; 9.434  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.438      ;
; 9.435  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.437      ;
; 9.435  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.437      ;
; 9.436  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 0.448      ;
; 9.437  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.435      ;
; 9.438  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 0.444      ;
; 9.438  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 0.446      ;
; 9.492  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.384      ;
; 9.493  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 0.384      ;
; 9.504  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.372      ;
; 9.504  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.372      ;
; 10.904 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.129      ; 9.212      ;
; 10.904 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.129      ; 9.212      ;
; 10.904 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.129      ; 9.212      ;
; 10.904 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.129      ; 9.212      ;
; 10.904 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.129      ; 9.212      ;
; 10.946 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 9.009      ;
; 10.946 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 9.009      ;
; 10.946 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 9.009      ;
; 10.965 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 8.920      ;
; 10.977 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.173      ;
; 10.977 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.173      ;
; 10.977 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.173      ;
; 10.977 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.173      ;
; 10.977 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.173      ;
; 11.005 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 8.901      ;
; 11.018 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 9.109      ;
; 11.018 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 9.109      ;
; 11.019 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.970      ;
; 11.019 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.970      ;
; 11.019 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.970      ;
; 11.027 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 8.883      ;
; 11.029 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 8.874      ;
; 11.032 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 8.871      ;
; 11.035 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|fpu_op[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 8.889      ;
; 11.038 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 8.866      ;
; 11.038 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 8.881      ;
; 11.043 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 8.882      ;
; 11.044 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 8.904      ;
; 11.044 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[3]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 8.904      ;
; 11.044 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[31]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 8.904      ;
; 11.045 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[9]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 8.902      ;
; 11.045 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[10]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 8.902      ;
; 11.045 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 8.902      ;
; 11.050 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.100      ;
; 11.050 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.100      ;
; 11.050 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.100      ;
; 11.050 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.100      ;
; 11.050 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.100      ;
; 11.065 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[2]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 8.836      ;
; 11.065 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[17]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 8.836      ;
; 11.068 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[4]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.082      ;
; 11.068 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[3]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.082      ;
; 11.068 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[2]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.082      ;
; 11.068 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[1]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.082      ;
; 11.068 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                     ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|addra_last[0]                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.163      ; 9.082      ;
; 11.077 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.148      ; 9.058      ;
; 11.078 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 8.862      ;
; 11.091 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 9.070      ;
; 11.091 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                    ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 9.070      ;
; 11.092 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[16]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.897      ;
; 11.092 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.897      ;
; 11.092 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                      ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[14]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.002      ; 8.897      ;
; 11.093 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[4]              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rfwb_op[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 8.866      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.701      ;
; 44.626 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.652      ;
; 44.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.665      ;
; 44.678 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.597      ;
; 44.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 5.545      ;
; 44.770 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.508      ;
; 44.845 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.433      ;
; 44.867 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.410      ;
; 44.899 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.378      ;
; 44.935 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.343      ;
; 44.942 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.333      ;
; 44.952 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.323      ;
; 44.993 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.282      ;
; 45.000 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 5.274      ;
; 45.012 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 5.262      ;
; 45.013 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.262      ;
; 45.021 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 5.253      ;
; 45.023 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.255      ;
; 45.030 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.245      ;
; 45.040 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.235      ;
; 45.071 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.204      ;
; 45.097 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 5.172      ;
; 45.101 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.177      ;
; 45.136 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.142      ;
; 45.143 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.135      ;
; 45.146 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 5.125      ;
; 45.156 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 5.118      ;
; 45.163 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 5.108      ;
; 45.168 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 5.103      ;
; 45.189 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.088      ;
; 45.199 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 5.072      ;
; 45.205 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.072      ;
; 45.207 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.070      ;
; 45.212 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.065      ;
; 45.212 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.066      ;
; 45.214 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.061      ;
; 45.216 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.061      ;
; 45.222 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 5.055      ;
; 45.227 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 5.051      ;
; 45.237 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 5.034      ;
; 45.242 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.033      ;
; 45.243 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.032      ;
; 45.261 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.014      ;
; 45.264 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 5.007      ;
; 45.270 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.005      ;
; 45.281 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.996      ;
; 45.287 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.987      ;
; 45.305 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.973      ;
; 45.307 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.971      ;
; 45.311 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.967      ;
; 45.317 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.957      ;
; 45.333 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.939      ;
; 45.352 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.922      ;
; 45.353 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.918      ;
; 45.358 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.919      ;
; 45.373 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.904      ;
; 45.373 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.898      ;
; 45.381 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.894      ;
; 45.390 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.881      ;
; 45.391 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.880      ;
; 45.391 ; adv_dbg_if:dbg_if0|input_shift_reg[25]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.884      ;
; 45.397 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.877      ;
; 45.405 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.870      ;
; 45.407 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.870      ;
; 45.411 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.861      ;
; 45.416 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.855      ;
; 45.419 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.853      ;
; 45.420 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.855      ;
; 45.424 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.851      ;
; 45.429 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.842      ;
; 45.445 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 4.833      ;
; 45.455 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.819      ;
; 45.469 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.805      ;
; 45.474 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.803      ;
; 45.474 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.800      ;
; 45.484 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.793      ;
; 45.493 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.779      ;
; 45.504 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.771      ;
; 45.538 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.736      ;
; 45.540 ; adv_dbg_if:dbg_if0|input_shift_reg[23]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.735      ;
; 45.541 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 4.736      ;
; 45.569 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.703      ;
; 45.577 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.698      ;
; 45.593 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.682      ;
; 45.646 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 4.628      ;
; 45.648 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.624      ;
; 45.672 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[4]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.603      ;
; 45.675 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.597      ;
; 45.684 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.591      ;
; 45.712 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.563      ;
; 45.723 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 4.544      ;
; 45.728 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 4.539      ;
; 45.743 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.532      ;
; 45.771 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 4.496      ;
; 45.781 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.491      ;
; 45.795 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.477      ;
; 45.814 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.458      ;
; 45.815 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 4.457      ;
; 45.843 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 4.424      ;
; 45.853 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 4.422      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.029 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[12]                                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.336      ;
; 0.156 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.461      ;
; 0.158 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.465      ;
; 0.161 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.468      ;
; 0.162 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.467      ;
; 0.162 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.460      ;
; 0.164 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.469      ;
; 0.165 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.472      ;
; 0.165 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.471      ;
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.472      ;
; 0.167 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.473      ;
; 0.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.475      ;
; 0.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[29]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.475      ;
; 0.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.474      ;
; 0.168 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[3]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[3]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.389      ;
; 0.169 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[26]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.474      ;
; 0.169 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.468      ;
; 0.170 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[5]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.464      ;
; 0.171 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.470      ;
; 0.172 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[25]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.471      ;
; 0.173 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[24]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.480      ;
; 0.173 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.471      ;
; 0.174 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.481      ;
; 0.174 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[28]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.465      ;
; 0.174 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.472      ;
; 0.175 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.481      ;
; 0.175 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.480      ;
; 0.175 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[17]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.469      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                               ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[20]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.470      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.482      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                              ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1]                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.471      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[23]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.471      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[31]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.476      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[22]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.472      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                             ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[4]                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[27]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.488      ;
; 0.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.487      ;
; 0.181 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[30]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.480      ;
; 0.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[13]                                                   ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.489      ;
; 0.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[19]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.476      ;
; 0.182 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dat_r[16]                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.480      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.098 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.313      ;
; 0.099 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.314      ;
; 0.110 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.325      ;
; 0.111 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 0.325      ;
; 0.117 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.456      ;
; 0.120 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.459      ;
; 0.120 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.456      ;
; 0.121 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.460      ;
; 0.122 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[0]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.458      ;
; 0.122 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[4]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.461      ;
; 0.122 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.461      ;
; 0.123 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[3]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.462      ;
; 0.126 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[6]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.462      ;
; 0.127 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[7]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.466      ;
; 0.127 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.463      ;
; 0.128 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[8]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.467      ;
; 0.128 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[15]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.464      ;
; 0.131 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 0.481      ;
; 0.134 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[5]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.473      ;
; 0.134 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                                                                                  ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.482      ;
; 0.134 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                                                                                  ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.482      ;
; 0.135 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 0.485      ;
; 0.136 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.472      ;
; 0.136 ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[2]                                                                                                  ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~portb_address_reg0          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.484      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[3]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.476      ;
; 0.138 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[2]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[15]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 0.488      ;
; 0.140 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.479      ;
; 0.141 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 0.491      ;
; 0.142 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[1]                                                                                                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.481      ;
; 0.142 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[11]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.481      ;
; 0.142 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[4]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.477      ;
; 0.144 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.483      ;
; 0.144 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.479      ;
; 0.145 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.481      ;
; 0.145 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[13]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.481      ;
; 0.145 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[26]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.481      ;
; 0.145 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.484      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[5]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[10]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.481      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[15]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.485      ;
; 0.147 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[6]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[14]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.486      ;
; 0.147 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[14]                                                                                                     ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.486      ;
; 0.148 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.484      ;
; 0.148 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.482      ;
; 0.148 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[10]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.485      ;
; 0.149 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.483      ;
; 0.150 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[6]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.489      ;
; 0.152 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.487      ;
; 0.153 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[14]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.489      ;
; 0.153 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[28]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.489      ;
; 0.153 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[1]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.488      ;
; 0.154 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.119      ; 0.377      ;
; 0.156 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                                                                                                           ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_datain_reg0                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[4]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.491      ;
; 0.156 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[3]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.118      ; 0.379      ;
; 0.158 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[1]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.493      ;
; 0.159 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.117      ; 0.380      ;
; 0.162 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.496      ;
; 0.162 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                                                                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a2~porta_address_reg0                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.496      ;
; 0.163 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.372      ;
; 0.164 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[3]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.499      ;
; 0.165 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.374      ;
; 0.165 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.374      ;
; 0.167 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.376      ;
; 0.169 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                            ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[12]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                                                                                ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[0]                                                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|except_align                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                                                                        ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc_val                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[18]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[25]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                                                                               ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[24]                                                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.307      ;
; 0.171 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[7]                                                                                                      ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.506      ;
; 0.172 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.381      ;
; 0.173 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                         ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.388      ;
; 0.173 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                    ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                    ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                    ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][19] ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[2][19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[32]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                              ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                           ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                              ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0100                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                        ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                           ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                        ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[3]                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                         ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[6]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[16]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[15]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1  ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync1 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|sync2 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[5]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[27]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[26]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                            ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[25]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[24]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                                         ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[10]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[19]                                                ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[18]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                                          ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.706 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[28]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.175      ;
; 14.706 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[6]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.175      ;
; 14.706 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[4]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.175      ;
; 14.706 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[20]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.175      ;
; 14.706 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[0]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.175      ;
; 14.706 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.175      ;
; 14.718 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[28]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.169      ;
; 14.718 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[22]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.169      ;
; 14.718 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[16]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.169      ;
; 14.718 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[31]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.169      ;
; 14.718 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[25]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.169      ;
; 14.718 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[30]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.169      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[27]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[26]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[24]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[18]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[17]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[29]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[23]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[32]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.198      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[21]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.168      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.198      ;
; 14.719 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.198      ;
; 14.723 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_tx_fifo     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.170      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.071      ; 5.211      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.815 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.077      ; 5.217      ;
; 14.901 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.004     ; 5.082      ;
; 14.901 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.004     ; 5.082      ;
; 14.901 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.004     ; 5.082      ;
; 14.901 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.004     ; 5.082      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[28]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 5.039      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 5.039      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[5]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 5.033      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[35]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.014      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[34]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.014      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[33]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.014      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[31]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.014      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[38]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.063     ; 5.021      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.017      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.017      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.017      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.024      ;
; 14.903 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[21]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 5.039      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[0]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.993      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[1]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.993      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[2]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.993      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[3]   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.993      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|STATUS_REG[0]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.998      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[4]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[10]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[6]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 5.000      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.005      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.998      ;
; 14.904 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[27]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 4.998      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.102      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.870 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.057      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.873 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.056      ;
; 95.879 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.045      ;
; 95.879 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.045      ;
; 95.879 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.045      ;
; 95.879 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.045      ;
; 95.879 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.045      ;
; 95.883 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.040      ;
; 95.893 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.035      ;
; 95.893 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.035      ;
; 95.893 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.035      ;
; 95.893 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.035      ;
; 95.893 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.035      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.895 ; adv_dbg_if:dbg_if0|module_id_reg[0]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.029      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.995 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.932      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 95.998 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.931      ;
; 96.004 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.920      ;
; 96.004 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.920      ;
; 96.004 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.920      ;
; 96.004 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[26]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.920      ;
; 96.004 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.920      ;
; 96.008 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.915      ;
; 96.018 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.910      ;
; 96.018 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff1   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.910      ;
; 96.018 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.910      ;
; 96.018 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2q  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.910      ;
; 96.018 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.910      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.020 ; adv_dbg_if:dbg_if0|module_id_reg[1]                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.904      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[29]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[28]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[31]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[25]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.927      ;
; 96.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.926      ;
; 96.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.926      ;
; 96.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 3.926      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.682      ;
; 0.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.770      ;
; 0.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.820      ;
; 0.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.833      ;
; 0.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.903      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.930      ;
; 0.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.942      ;
; 0.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.942      ;
; 1.142 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.294      ;
; 1.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.394      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.377 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.529      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.399 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.548      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.579      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.478 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0000      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.629      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[15]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[16]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.500 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.648      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.532 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[27]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.679      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
; 1.569 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.714      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.826 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.953      ;
; 0.826 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.953      ;
; 0.826 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.953      ;
; 0.826 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.953      ;
; 1.050 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.198      ;
; 1.050 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 1.198      ;
; 1.051 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.188      ;
; 1.051 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.188      ;
; 1.409 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.563      ;
; 1.409 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.563      ;
; 1.409 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.563      ;
; 1.409 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.563      ;
; 1.631 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.805      ;
; 1.631 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.805      ;
; 1.632 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.795      ;
; 1.632 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.795      ;
; 2.540 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.658      ;
; 2.540 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.658      ;
; 2.540 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.658      ;
; 2.540 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.658      ;
; 2.671 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.161      ; 2.916      ;
; 2.676 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 2.929      ;
; 2.676 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 2.929      ;
; 2.676 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 2.929      ;
; 2.676 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 2.929      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[3]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[0]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[1]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[2]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[6]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[4]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[5]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.680 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|ClockDiv[7]                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.844      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[8]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[6]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[2]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[3]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[4]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[10]                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[1]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[4]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|s_rd_pnt[0]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.685 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[2]                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.843      ;
; 2.686 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 2.839      ;
; 2.686 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem~0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.840      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[18]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[16]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[22]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[24]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[26]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[25]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[17]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.687 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[19]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.829      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.GET_TX_BD                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[0]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[4]                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.829      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ERR_INT_REG[1]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|NORMAL_INT_REG[15]               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|go_idle_o                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|CRC_check_enable                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[10]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.829      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[8]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.829      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[12]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.829      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[3]                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|index_check_enable               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[37]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[36]                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.834      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[8]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[12]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[13]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[11]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[10]                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.688 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_set[4]                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.833      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[8]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.689 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|offset[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.820      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[8]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[7]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[6]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[5]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[4]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[3]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.690 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|offset[2]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.819      ;
; 2.691 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[28]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 2.888      ;
; 2.691 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 2.888      ;
; 2.691 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[21]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 2.888      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[11]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[12]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[26]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[24]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[22]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[18]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
; 2.692 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[19]                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.856      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_bytena_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[16]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[17]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[18]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[19]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[20]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[21]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[22]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[23]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[24]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[25]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[26]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[27]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[28]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[29]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[30]                                                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[31]                                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[12]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[15]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[16]                                                                                                                                         ;
; 4.730 ; 4.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.730 ; 4.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[18]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[19]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[20]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[21]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[22]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[23]                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[50]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[54]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7]                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[10]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[12]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[15]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[16]                                                                                                                                         ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[6]                                                                                                                                          ;
; 4.730 ; 4.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.730 ; 4.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[0]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[10]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[11]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[12]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[13]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[14]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[15]                                                                                                                                     ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[1]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[2]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[3]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[4]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[5]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[6]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[7]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[8]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[9]                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[10]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[21]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[26]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2]                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[34]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3]                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[43]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[44]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[46]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[52]                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6]                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[9]                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_sdram                                                                                                                                      ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|acc_o                                                                                                                                               ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                          ;
; 4.730 ; 4.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_bytena_reg0  ;
; 4.730 ; 4.960        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                   ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                   ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                   ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                    ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                    ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|we_o                                                                                                                                                ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                    ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                                                                                                                 ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]                                                                                                                                                                    ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[1]                                                                                                                                                                    ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1]                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2]                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cmd[0]                                                                                                                                                                   ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[16]                                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[17]                                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[18]                                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[19]                                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[20]                                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[21]                                                                                                                                                          ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[22]                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|Bd_Status_reg[3]                                                    ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem_rtl_0_bypass[0]                                  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[0]                                             ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[1]                                             ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[2]                                             ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[3]                                             ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|m_wr_pnt[4]                                             ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|new_bw                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|Bd_Status_reg[11]                                                   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|Bd_Status_reg[9]                                                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[6]                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|cmd_resp_1[7]                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|normal_int_status_reg[15]                                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|normal_int_status_reg[2]                                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[0]                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|free_bd[0]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|free_bd[1]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|free_bd[2]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|free_bd[3]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|free_bd[4]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|last_a_cmp                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[2]                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[4]                                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|new_bw                                                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[0]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[1]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[2]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[3]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|free_bd[4]                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|last_a_cmp                                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[0]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[10]                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[11]                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[12]                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[13]                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[14]                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[15]                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[1]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[2]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[3]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[5]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[6]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[7]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[8]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[9]                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[0]                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[15]                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[20]                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[28]                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[2]                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[30]                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[4]                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[6]                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[11]                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[12]                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[0]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[10]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[11]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[12]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[13]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[14]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[15]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[1]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[20]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[28]                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[2]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[4]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[5]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[6]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[7]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[8]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|argument_reg[9]                  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|error_int_signal_enable_reg[15]  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|error_int_signal_enable_reg[2]   ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|new_cmd                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|normal_int_signal_enable_reg[15] ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|normal_int_signal_enable_reg[2]  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[15]                     ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[0]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[4]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[5]                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_rx                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_tx                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|ack_transfer                           ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|bd_cnt[0]                              ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_read                                 ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|d_write                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|internal_transm_complete               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|re_s_rx                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|re_s_tx                                ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rec_done                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|rx_cycle                               ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|start_rx_fifo                          ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.DATA_TRANSFER                    ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.GET_RX_BD                        ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.IDLE                             ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|state.STOP                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 49.433 ; 49.649       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[0]                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[1]                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[2]                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[0]                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[1]                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[2]                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|regB[3]                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync1    ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|sync2    ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|syncprev ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[0]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[1]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[2]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[3]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[4]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[5]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[6]                                                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[1]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[2]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[3]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[1]                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[2]                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[3]                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                            ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                            ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                            ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                            ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|data_in_reg[27]                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_bp_tck                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                         ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[31]                                                  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0000                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0001                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0101                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0110                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1010                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                            ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[10]                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[11]                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[4]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[5]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[6]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[7]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[8]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|word_count[9]                                                           ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[10]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[11]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[15]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[16]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[17]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[18]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[19]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[20]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[4]                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[6]                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[8]                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; adv_dbg_if:dbg_if0|input_shift_reg[9]                                                                                      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.363 ; 1.795 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 1.658 ; 2.100 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 2.966 ; 3.812 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 2.740 ; 3.552 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 2.707 ; 3.532 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 2.806 ; 3.648 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 2.874 ; 3.729 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 2.846 ; 3.672 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 2.966 ; 3.812 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 2.790 ; 3.631 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 2.827 ; 3.670 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 2.604 ; 3.410 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 2.506 ; 3.317 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 2.630 ; 3.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 2.784 ; 3.599 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 2.624 ; 3.439 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 2.594 ; 3.392 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 2.480 ; 3.276 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 2.711 ; 3.512 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 3.728 ; 4.507 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 4.219 ; 5.288 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 3.968 ; 5.008 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 3.701 ; 4.665 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 3.589 ; 4.553 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 3.740 ; 4.716 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 3.660 ; 4.614 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 4.025 ; 5.034 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 4.219 ; 5.288 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 4.095 ; 5.139 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 2.606 ; 3.181 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 3.199 ; 4.094 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.680  ; 0.300  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.496  ; 0.116  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.114 ; -2.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.364 ; -3.162 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.332 ; -3.144 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.427 ; -3.255 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.491 ; -3.331 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.466 ; -3.277 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.586 ; -3.423 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.413 ; -3.240 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.447 ; -3.275 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.233 ; -3.026 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.140 ; -2.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.257 ; -3.069 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.411 ; -3.220 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.252 ; -3.053 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.229 ; -3.020 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.114 ; -2.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.341 ; -3.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.964 ; -3.689 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -3.176 ; -4.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -3.536 ; -4.555 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.283 ; -4.227 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.176 ; -4.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -3.312 ; -4.260 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.245 ; -4.180 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.580 ; -4.552 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -3.722 ; -4.761 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -3.647 ; -4.653 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.077 ; -2.650 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.801 ; -3.692 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 8.343 ; 8.578 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.603 ; 4.484 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 3.046 ; 3.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.040 ; 3.144 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.144 ; 3.231 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.163 ; 3.262 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.924 ; 3.042 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.793 ; 2.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.413 ; 3.577 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 2.712 ; 2.791 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.351 ; 2.377 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.298 ; 2.333 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 3.131 ; 3.260 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.603 ; 4.484 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.855 ; 2.945 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.209 ; 3.346 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.770 ; 2.862 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.209 ; 3.346 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.800 ; 2.896 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.169 ;       ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 3.196 ; 3.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.699 ; 2.789 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.771 ; 2.864 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.009 ; 3.140 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 3.084 ; 3.222 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.196 ; 3.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.938 ; 3.061 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 3.177 ; 3.315 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.818 ; 2.924 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 3.061 ; 3.194 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.394 ; 2.437 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.494 ; 2.556 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.698 ; 2.773 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.962 ; 3.087 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.530 ; 2.590 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.539 ; 2.596 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.891 ; 3.007 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.908 ; 2.997 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.908 ; 2.997 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.801 ; 2.868 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.608 ; 2.670 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.780 ; 2.866 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;       ; 0.112 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 3.864 ; 4.184 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 3.214 ; 3.430 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.714 ; 4.641 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.714 ; 4.641 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.492 ; 3.676 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.564 ; 3.769 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.296 ; 4.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.856 ; 4.104 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.800 ; 4.036 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.572 ; 3.789 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 4.238 ; 4.523 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 2.965 ; 3.095 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.900 ; 5.292 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.284  ; 7.530  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.037  ; 2.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.757  ; 2.840  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.752  ; 2.850  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.851  ; 2.932  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 2.869  ; 2.961  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.638  ; 2.750  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.512  ; 2.610  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.108  ; 3.264  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 2.435  ; 2.508  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.088  ; 2.112  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.037  ; 2.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.560  ; 2.644  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.310  ; 4.184  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.570  ; 2.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.492  ; 2.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.492  ; 2.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.912  ; 3.041  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.522  ; 2.612  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.130  ; 2.169  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.422  ; 2.507  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.492  ; 2.579  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.719  ; 2.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.790  ; 2.921  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.898  ; 3.051  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.651  ; 2.767  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.882  ; 3.012  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.537  ; 2.635  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.769  ; 2.895  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.130  ; 2.169  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.226  ; 2.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.422  ; 2.492  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.674  ; 2.793  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.261  ; 2.317  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.268  ; 2.321  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.607  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.520  ; 2.582  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.622  ; 2.705  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.520  ; 2.582  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.337  ; 2.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.502  ; 2.582  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 3.538  ; 3.845  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.915  ; 3.123  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.183  ; 3.358  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.416  ; 4.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.183  ; 3.358  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.253  ; 3.447  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.954  ; 4.251  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.533  ; 3.769  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.479  ; 3.703  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.260  ; 3.466  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.898  ; 4.170  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 2.679  ; 2.801  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.237  ; 4.435  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.183 ; 3.109 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.183 ; 3.109 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.183 ; 3.109 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.445 ; 3.371 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.459 ; 3.385 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.459 ; 3.385 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.457 ; 3.383 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.457 ; 3.383 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.445 ; 3.371 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.434 ; 3.360 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.354 ; 3.280 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.236 ; 3.162 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.236 ; 3.162 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.434 ; 3.360 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.437 ; 3.363 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.437 ; 3.363 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.440 ; 3.366 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.174 ; 3.160 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.507 ; 3.433 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.115 ; 4.799 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.006 ; 3.932 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.524 ; 3.450 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.570 ; 3.496 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.764 ; 3.690 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.261 ; 4.187 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.507 ; 3.433 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.158 ; 4.084 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.874 ; 2.800 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 2.874 ; 2.800 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 2.874 ; 2.800 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.126 ; 3.052 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.139 ; 3.065 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.139 ; 3.065 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.137 ; 3.063 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.137 ; 3.063 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.126 ; 3.052 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.115 ; 3.041 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.038 ; 2.964 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 2.925 ; 2.851 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 2.925 ; 2.851 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.115 ; 3.041 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.118 ; 3.044 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.118 ; 3.044 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.121 ; 3.047 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.863 ; 2.849 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.184 ; 3.110 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.789 ; 4.473 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.663 ; 3.589 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.201 ; 3.127 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.245 ; 3.171 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.431 ; 3.357 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.908 ; 3.834 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.184 ; 3.110 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.809 ; 3.735 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 3.297     ; 3.371     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.297     ; 3.371     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.297     ; 3.371     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.596     ; 3.670     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.616     ; 3.690     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.616     ; 3.690     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.612     ; 3.686     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.612     ; 3.686     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.596     ; 3.670     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.597     ; 3.671     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.498     ; 3.572     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.365     ; 3.439     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.365     ; 3.439     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.597     ; 3.671     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.599     ; 3.673     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.599     ; 3.673     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.601     ; 3.675     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.371     ; 3.385     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.685     ; 3.759     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.038     ; 5.354     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.233     ; 4.307     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.713     ; 3.787     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.756     ; 3.830     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.961     ; 4.035     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.550     ; 4.624     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.685     ; 3.759     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.376     ; 4.450     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.980     ; 3.054     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 2.980     ; 3.054     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 2.980     ; 3.054     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.268     ; 3.342     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.286     ; 3.360     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.286     ; 3.360     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.283     ; 3.357     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.283     ; 3.357     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.268     ; 3.342     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.268     ; 3.342     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 3.174     ; 3.248     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.045     ; 3.119     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.045     ; 3.119     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.268     ; 3.342     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.271     ; 3.345     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.271     ; 3.345     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.273     ; 3.347     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 3.052     ; 3.066     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.352     ; 3.426     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.702     ; 5.018     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.878     ; 3.952     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.379     ; 3.453     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 3.421     ; 3.495     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 3.617     ; 3.691     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 4.182     ; 4.256     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.352     ; 3.426     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 4.015     ; 4.089     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.120  ; 0.029 ; 10.151   ; 0.549   ; 4.604               ;
;  altera_reserved_tck                                      ; 38.697 ; 0.175 ; 47.796   ; 0.549   ; 49.433              ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.120  ; 0.029 ; N/A      ; N/A     ; 4.604               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.537  ; 0.098 ; 10.151   ; 0.826   ; 9.609               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.449               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.254 ; 3.347 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 4.222 ; 4.164 ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.557 ; 6.087 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.135 ; 5.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.017 ; 5.517 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 5.284 ; 5.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 5.366 ; 5.887 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.369 ; 5.818 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.557 ; 6.087 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 5.214 ; 5.692 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.289 ; 5.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 4.883 ; 5.338 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.641 ; 5.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.944 ; 5.441 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.212 ; 5.705 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 4.922 ; 5.390 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 4.845 ; 5.333 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.623 ; 5.086 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.106 ; 5.591 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 7.034 ; 7.546 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 8.110 ; 8.749 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 7.596 ; 8.171 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 7.095 ; 7.600 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.892 ; 7.430 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.255 ; 7.773 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.059 ; 7.561 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.736 ; 8.323 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 8.110 ; 8.749 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 7.888 ; 8.502 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 4.829 ; 5.151 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 5.883 ; 6.473 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.044  ; 0.960  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.496  ; 0.283  ; Rise       ; altera_reserved_tck                                      ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.114 ; -2.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.364 ; -3.162 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.332 ; -3.144 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.427 ; -3.255 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.491 ; -3.331 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.466 ; -3.277 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.586 ; -3.423 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.413 ; -3.240 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.447 ; -3.275 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.233 ; -3.026 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.140 ; -2.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.257 ; -3.069 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.411 ; -3.220 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.252 ; -3.053 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.229 ; -3.020 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.114 ; -2.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.341 ; -3.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.964 ; -3.689 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -3.176 ; -4.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -3.536 ; -4.555 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.283 ; -4.227 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.176 ; -4.121 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -3.312 ; -4.260 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.245 ; -4.180 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.580 ; -4.552 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -3.722 ; -4.761 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -3.647 ; -4.653 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.077 ; -2.650 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.801 ; -3.692 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 15.187 ; 15.845 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 8.338  ; 7.969  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 6.192  ; 6.077  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.049  ; 6.010  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.339  ; 6.185  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.386  ; 6.245  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 5.873  ; 5.827  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.615  ; 5.580  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.874  ; 6.761  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 5.465  ; 5.392  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 4.758  ; 4.663  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 4.624  ; 4.568  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.361  ; 6.276  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 8.338  ; 7.969  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.847  ; 5.777  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.467  ; 6.325  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 5.546  ; 5.460  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.467  ; 6.325  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.582  ; 5.508  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.465  ; 6.401  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.466  ; 5.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.638  ; 5.530  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.178  ; 6.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 6.252  ; 6.158  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.443  ; 6.401  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.914  ; 5.897  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.465  ; 6.315  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.734  ; 5.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 6.151  ; 6.101  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 4.848  ; 4.778  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.096  ; 5.016  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.430  ; 5.320  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 6.060  ; 5.960  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.132  ; 5.035  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.164  ; 5.067  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.859  ; 5.772  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.894  ; 5.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.894  ; 5.829  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.653  ; 5.600  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.217  ; 5.120  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.527  ; 5.443  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 7.860  ; 7.928  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 6.619  ; 6.628  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 8.540  ; 8.523  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 8.445  ; 8.145  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 6.925  ; 6.904  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 7.030  ; 7.048  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 8.540  ; 8.523  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 7.646  ; 7.642  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.451  ; 7.483  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 7.059  ; 7.073  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 8.412  ; 8.382  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.825  ; 5.851  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 9.802  ; 9.804  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.284  ; 7.530  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.037  ; 2.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.757  ; 2.840  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.752  ; 2.850  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 2.851  ; 2.932  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 2.869  ; 2.961  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 2.638  ; 2.750  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 2.512  ; 2.610  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.108  ; 3.264  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 2.435  ; 2.508  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.088  ; 2.112  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.037  ; 2.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.560  ; 2.644  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.310  ; 4.184  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.570  ; 2.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.492  ; 2.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.492  ; 2.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.912  ; 3.041  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.522  ; 2.612  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.130  ; 2.169  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.422  ; 2.507  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.492  ; 2.579  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.719  ; 2.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.790  ; 2.921  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.898  ; 3.051  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.651  ; 2.767  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.882  ; 3.012  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.537  ; 2.635  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.769  ; 2.895  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.130  ; 2.169  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.226  ; 2.283  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.422  ; 2.492  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.674  ; 2.793  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.261  ; 2.317  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.268  ; 2.321  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.607  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.520  ; 2.582  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.622  ; 2.705  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.520  ; 2.582  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.337  ; 2.394  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.502  ; 2.582  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 3.538  ; 3.845  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.915  ; 3.123  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.183  ; 3.358  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 4.416  ; 4.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 3.183  ; 3.358  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 3.253  ; 3.447  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 3.954  ; 4.251  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 3.533  ; 3.769  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.479  ; 3.703  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.260  ; 3.466  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.898  ; 4.170  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 2.679  ; 2.801  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.237  ; 4.435  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_en          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_er          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_md_pad_io      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; sdram_dq_pad_io[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_md_pad_io        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_cmd_pad_io        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n_pad_i           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk_pad_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_tx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_col              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_crs              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_dv               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_er            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_card_detect_pad_i ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart0_srx_pad_i       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00923 V          ; 0.196 V                              ; 0.189 V                              ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00923 V         ; 0.196 V                             ; 0.189 V                             ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 93571      ; 0        ; 400      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 259592     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1012       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 421291042  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 93571      ; 0        ; 400      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 259592     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 1012       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 421291042  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 3388       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3293       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 3388       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3293       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 446   ; 446  ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Mon Jan 19 19:38:17 2015
Info: Command: quartus_sta orpsoc_top -c orpsoc_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'orpsoc_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net
Warning (332049): Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection
    Info (332050): set_false_path -through [get_nets {rst_n_pad_i}]
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|transm_complete is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_wishbone:wishbone|ShiftEnded_rck is being clocked by eth0_rx_clk
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_txethmac:txethmac1|MTxEn is being clocked by eth0_tx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.537               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.697               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.278               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.392               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.151               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    47.796               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.179               0.000 altera_reserved_tck 
    Info (332119):     1.746               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.613               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.614               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.815               0.000 sys_clk_pad_i 
    Info (332119):    49.752               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|transm_complete is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_wishbone:wishbone|ShiftEnded_rck is being clocked by eth0_rx_clk
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_txethmac:txethmac1|MTxEn is being clocked by eth0_tx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.020               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.118               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.482               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.258               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.344               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 11.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.091               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.011               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.077               0.000 altera_reserved_tck 
    Info (332119):     1.577               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.604               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.609               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.824               0.000 sys_clk_pad_i 
    Info (332119):    49.754               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|transm_complete is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_wishbone:wishbone|ShiftEnded_rck is being clocked by eth0_rx_clk
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_txethmac:txethmac1|MTxEn is being clocked by eth0_tx_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.097               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.299               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.599               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.029               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.098               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.175               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.706               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.198               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.549               0.000 altera_reserved_tck 
    Info (332119):     0.826               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.728               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.449               0.000 sys_clk_pad_i 
    Info (332119):     9.728               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.433               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1265 megabytes
    Info: Processing ended: Mon Jan 19 19:38:35 2015
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:24


