v {xschem version=3.4.4 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 1020 -1280 1160 -1280 {
lab=vout}
N 1160 -1280 1450 -1280 {
lab=vout}
N 200 -1460 840 -1460 {
lab=#net1}
N 200 -1460 200 -1050 {
lab=#net1}
N 880 -1460 880 -1340 {
lab=#net1}
N 840 -1460 880 -1460 {
lab=#net1}
N 840 -1430 840 -1350 {
lab=#net2}
N 280 -1430 840 -1430 {
lab=#net2}
N 270 -1430 270 -1050 {
lab=#net2}
N 790 -1400 790 -1370 {
lab=#net3}
N 390 -1400 390 -1050 {
lab=#net3}
N 600 -1180 780 -1180 {
lab=#net4}
N 810 -1170 810 -1140 {
lab=#net5}
N 680 -1140 810 -1140 {
lab=#net5}
N 680 -1140 680 -1050 {
lab=#net5}
N 830 -1170 830 -1090 {
lab=#net6}
N 760 -1090 830 -1090 {
lab=#net6}
N 840 -1060 840 -1050 {
lab=#net7}
N 840 -1060 860 -1060 {
lab=#net7}
N 860 -1060 870 -1060 {
lab=#net7}
N 870 -1210 870 -1060 {
lab=#net7}
N 910 -1210 910 -1060 {
lab=#net8}
N 910 -1060 930 -1060 {
lab=#net8}
N 930 -1060 930 -1050 {
lab=#net8}
N 200 -980 930 -980 {
lab=VSUB}
N 150 -980 200 -980 {
lab=VSUB}
N 480 -980 480 -940 {
lab=VSUB}
N 390 -1400 790 -1400 {
lab=#net3}
N 270 -1430 280 -1430 {
lab=#net2}
N 460 -1060 460 -1050 {
lab=in}
N 600 -1180 600 -1100 {
lab=#net4}
N 600 -1040 600 -1000 {
lab=VSUB}
N 760 -1090 760 -1080 {
lab=#net6}
N 760 -1020 760 -990 {
lab=VSUB}
N 600 -990 600 -980 {
lab=VSUB}
N 200 -990 200 -980 {
lab=VSUB}
N 270 -990 270 -980 {
lab=VSUB}
N 390 -990 390 -980 {
lab=VSUB}
N 460 -990 460 -980 {
lab=VSUB}
N 600 -1000 600 -990 {
lab=VSUB}
N 680 -990 680 -980 {
lab=VSUB}
N 760 -990 760 -980 {
lab=VSUB}
N 930 -990 930 -980 {
lab=VSUB}
N 840 -990 840 -980 {
lab=VSUB}
N 690 -1330 720 -1330 {
lab=in}
N 690 -1250 720 -1250 {
lab=#net9}
N 460 -1290 460 -1060 {
lab=in}
N 640 -1250 690 -1250 {
lab=#net9}
N 460 -1330 460 -1290 {
lab=in}
N 460 -1330 480 -1330 {
lab=in}
N 540 -1330 635 -1330 {
lab=in}
N 635 -1330 690 -1330 {
lab=in}
N 480 -1330 540 -1330 {
lab=in}
N 525 -1250 525 -1090 {
lab=#net9}
N 525 -1250 640 -1250 {
lab=#net9}
N 525 -1030 525 -980 {
lab=VSUB}
N 2635 -1280 2775 -1280 {
lab=#net10}
N 2775 -1280 3065 -1280 {
lab=#net10}
N 1815 -1460 2455 -1460 {
lab=#net11}
N 1815 -1460 1815 -1050 {
lab=#net11}
N 2495 -1460 2495 -1340 {
lab=#net11}
N 2455 -1460 2495 -1460 {
lab=#net11}
N 2455 -1430 2455 -1350 {
lab=#net12}
N 1895 -1430 2455 -1430 {
lab=#net12}
N 1885 -1430 1885 -1050 {
lab=#net12}
N 2405 -1400 2405 -1370 {
lab=#net13}
N 2005 -1400 2005 -1050 {
lab=#net13}
N 2215 -1180 2395 -1180 {
lab=#net14}
N 2425 -1170 2425 -1140 {
lab=#net15}
N 2295 -1140 2425 -1140 {
lab=#net15}
N 2295 -1140 2295 -1050 {
lab=#net15}
N 2445 -1170 2445 -1090 {
lab=#net16}
N 2375 -1090 2445 -1090 {
lab=#net16}
N 2455 -1060 2455 -1050 {
lab=#net17}
N 2475 -1060 2485 -1060 {
lab=#net17}
N 2485 -1210 2485 -1060 {
lab=#net17}
N 2525 -1210 2525 -1060 {
lab=#net18}
N 2525 -1060 2545 -1060 {
lab=#net18}
N 2545 -1060 2545 -1050 {
lab=#net18}
N 1815 -980 2545 -980 {
lab=VSUB}
N 1765 -980 1815 -980 {
lab=VSUB}
N 2095 -980 2095 -940 {
lab=VSUB}
N 2005 -1400 2405 -1400 {
lab=#net13}
N 1885 -1430 1895 -1430 {
lab=#net12}
N 2215 -1180 2215 -1100 {
lab=#net14}
N 2215 -1040 2215 -1000 {
lab=VSUB}
N 2375 -1090 2375 -1080 {
lab=#net16}
N 2375 -1020 2375 -990 {
lab=VSUB}
N 2215 -990 2215 -980 {
lab=VSUB}
N 1815 -990 1815 -980 {
lab=VSUB}
N 1885 -990 1885 -980 {
lab=VSUB}
N 2005 -990 2005 -980 {
lab=VSUB}
N 2215 -1000 2215 -990 {
lab=VSUB}
N 2295 -990 2295 -980 {
lab=VSUB}
N 2375 -990 2375 -980 {
lab=VSUB}
N 2545 -990 2545 -980 {
lab=VSUB}
N 2455 -990 2455 -980 {
lab=VSUB}
N 2305 -1330 2335 -1330 {
lab=vout}
N 2305 -1250 2335 -1250 {
lab=#net19}
N 2255 -1250 2305 -1250 {
lab=#net19}
N 2075 -1330 2095 -1330 {
lab=vout}
N 2155 -1330 2250 -1330 {
lab=vout}
N 2250 -1330 2305 -1330 {
lab=vout}
N 2095 -1330 2155 -1330 {
lab=vout}
N 2140 -1250 2140 -1090 {
lab=#net19}
N 2140 -1250 2255 -1250 {
lab=#net19}
N 1095 -440 1235 -440 {
lab=vout_2}
N 1215 -380 1355 -380 {
lab=VSUB}
N 1355 -380 1395 -380 {
lab=VSUB}
N 1235 -440 1525 -440 {
lab=vout_2}
N 275 -620 915 -620 {
lab=#net20}
N 275 -620 275 -210 {
lab=#net20}
N 955 -620 955 -500 {
lab=#net20}
N 915 -620 955 -620 {
lab=#net20}
N 915 -590 915 -510 {
lab=#net21}
N 355 -590 915 -590 {
lab=#net21}
N 345 -590 345 -210 {
lab=#net21}
N 865 -560 865 -530 {
lab=#net22}
N 465 -560 465 -210 {
lab=#net22}
N 675 -340 855 -340 {
lab=#net23}
N 885 -330 885 -300 {
lab=#net24}
N 755 -300 885 -300 {
lab=#net24}
N 755 -300 755 -210 {
lab=#net24}
N 905 -330 905 -250 {
lab=#net25}
N 835 -250 905 -250 {
lab=#net25}
N 915 -220 915 -210 {
lab=#net26}
N 915 -220 935 -220 {
lab=#net26}
N 935 -220 945 -220 {
lab=#net26}
N 945 -370 945 -220 {
lab=#net26}
N 985 -370 985 -220 {
lab=#net27}
N 985 -220 1005 -220 {
lab=#net27}
N 1005 -220 1005 -210 {
lab=#net27}
N 275 -140 1005 -140 {
lab=VSUB}
N 225 -140 275 -140 {
lab=VSUB}
N 555 -140 555 -100 {
lab=VSUB}
N 465 -560 865 -560 {
lab=#net22}
N 345 -590 355 -590 {
lab=#net21}
N 535 -220 535 -210 {
lab=in2}
N 675 -340 675 -260 {
lab=#net23}
N 675 -200 675 -160 {
lab=VSUB}
N 835 -250 835 -240 {
lab=#net25}
N 835 -180 835 -150 {
lab=VSUB}
N 675 -150 675 -140 {
lab=VSUB}
N 275 -150 275 -140 {
lab=VSUB}
N 345 -150 345 -140 {
lab=VSUB}
N 465 -150 465 -140 {
lab=VSUB}
N 535 -150 535 -140 {
lab=VSUB}
N 675 -160 675 -150 {
lab=VSUB}
N 755 -150 755 -140 {
lab=VSUB}
N 835 -150 835 -140 {
lab=VSUB}
N 1005 -150 1005 -140 {
lab=VSUB}
N 915 -150 915 -140 {
lab=VSUB}
N 765 -490 795 -490 {
lab=in2}
N 765 -410 795 -410 {
lab=#net28}
N 535 -450 535 -220 {
lab=in2}
N 715 -410 765 -410 {
lab=#net28}
N 535 -490 535 -450 {
lab=in2}
N 535 -490 555 -490 {
lab=in2}
N 615 -490 710 -490 {
lab=in2}
N 710 -490 765 -490 {
lab=in2}
N 555 -490 615 -490 {
lab=in2}
N 600 -410 600 -250 {
lab=#net28}
N 600 -410 715 -410 {
lab=#net28}
N 600 -190 600 -140 {
lab=VSUB}
N 2455 -1060 2475 -1060 {
lab=#net17}
N 2140 -1030 2140 -980 {
lab=VSUB}
C {devices/lab_pin.sym} 1450 -1280 2 0 {name=p8 sig_type=std_logic lab=vout


}
C {devices/vsource.sym} 270 -1020 0 0 {name=Vavdd value="DC \{Vavdd\}" savecurrent=false}
C {devices/vsource.sym} 200 -1020 0 0 {name=Vdvdd value="DC \{Vdvdd\}" savecurrent=false}
C {devices/vsource.sym} 600 -1070 0 0 {name=Vena value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 680 -1020 0 0 {name=Vhyst0 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 760 -1050 0 0 {name=Vhyst1 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 840 -1020 0 0 {name=Vavss value="DC \{Vavss\}" savecurrent=false}
C {devices/vsource.sym} 930 -1020 0 0 {name=Vdvss value="DC \{Vdvss\}" savecurrent=false}
C {devices/lab_pin.sym} 150 -980 0 0 {name=p1 sig_type=std_logic lab=VSUB}
C {devices/res.sym} 480 -910 0 0 {name=RSUB
value=0.01
device=resistor}
C {devices/gnd.sym} 480 -880 0 0 {name=l1 lab=GND}
C {devices/isource.sym} 390 -1020 2 0 {name=Iibias value="DC \{ibias\}"}
C {Chipalooza_April2024_Comparator.sym} 870 -1280 0 0 {name=XDUT}
C {sky130_fd_pr/corner.sym} -175 -615 0 0 {name=CORNER only_toplevel=true corner=tt}
C {devices/code_shown.sym} -775 -445 0 0 {name=NGSPICE
only_toplevel=true
value="* this option enables mos model bin 
* selection based on W/NF instead of W
*.option wnflag=1 
.option savecurrents
.option save all

.control

.param vdvdd=1.8 vavdd=3.3
.param ibias=1u ena=1 Vhyst_0=1 Vhyst_1=1
.param vavss=0 vdvss=0
.param Vcm=1.65
.parm vd=3.3

.param cout=1pF

tran 1ps 1ns 
plot v(vout) v(vout_2)


* Measure rising and falling edge (with respect to the output edge) time delays for
* the real copy of the circuit.
*meas TRAN tdr   TRIG v(in) VAL='0.5*vd' FALL=1 TARG v(vout) VAL='0.5*vd' RISE=1
*meas TRAN tdf   TRIG v(in) VAL='0.5*vd' RISE=1 TARG v(vout) VAL='0.5*vd' FALL=1
*meas TRAN tdavg PARAM='(tdr+tdf)/2'

* Measure the same parameters for the model circuit loaded by CLOAD 
*meas TRAN tdrc   TRIG v(in2) VAL='0.5*vd' FALL=1 TARG v(vout2) VAL='0.5*vd' RISE=1
*meas TRAN tdfc   TRIG v(in2) VAL='0.5*vd' RISE=1 TARG v(vout2) VAL='0.5*vd' FALL=1
*meas TRAN tdavgc PARAM='(tdrc+tdfc)/2' GOAL=tdavg

*print tdr tdf tdavg tdrc tdfc tdavgc

write TB_inputCapacitance.raw


*quit 0

.endc
"}
C {devices/lab_pin.sym} 460 -1290 2 1 {name=p6 sig_type=std_logic lab=in


}
C {devices/vsource.sym} 525 -1060 0 0 {name=Vinn value="DC 1.65" savecurrent=false}
C {devices/vsource.sym} 1885 -1020 0 0 {name=Vavdd1 value="DC \{Vavdd\}" savecurrent=false}
C {devices/vsource.sym} 1815 -1020 0 0 {name=Vdvdd1 value="DC \{Vdvdd\}" savecurrent=false}
C {devices/vsource.sym} 2215 -1070 0 0 {name=Vena1 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 2295 -1020 0 0 {name=Vhyst2 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 2375 -1050 0 0 {name=Vhyst3 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 2455 -1020 0 0 {name=Vavss1 value="DC \{Vavss\}" savecurrent=false}
C {devices/vsource.sym} 2545 -1020 0 0 {name=Vdvss1 value="DC \{Vdvss\}" savecurrent=false}
C {devices/lab_pin.sym} 1765 -980 0 0 {name=p14 sig_type=std_logic lab=VSUB}
C {devices/res.sym} 2095 -910 0 0 {name=RSUB1
value=0.01
device=resistor}
C {devices/gnd.sym} 2095 -880 0 0 {name=l2 lab=GND}
C {devices/isource.sym} 2005 -1020 2 0 {name=Iibias1 value="DC \{ibias\}"}
C {Chipalooza_April2024_Comparator.sym} 2485 -1280 0 0 {name=XDUT1}
C {devices/lab_pin.sym} 2075 -1330 2 1 {name=p23 sig_type=std_logic lab=vout


}
C {devices/vsource.sym} 345 -180 0 0 {name=Vavdd2 value="DC \{Vavdd\}" savecurrent=false}
C {devices/capa.sym} 1355 -410 0 0 {name=Cout2
value=\{Cout\}}
C {devices/lab_pin.sym} 1395 -380 0 1 {name=p25 sig_type=std_logic lab=VSUB}
C {devices/vsource.sym} 275 -180 0 0 {name=Vdvdd2 value="DC \{Vdvdd\}" savecurrent=false}
C {devices/vsource.sym} 675 -230 0 0 {name=Vena2 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 755 -180 0 0 {name=Vhyst4 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 835 -210 0 0 {name=Vhyst5 value="DC 1.8" savecurrent=false}
C {devices/vsource.sym} 915 -180 0 0 {name=Vavss2 value="DC \{Vavss\}" savecurrent=false}
C {devices/vsource.sym} 1005 -180 0 0 {name=Vdvss2 value="DC \{Vdvss\}" savecurrent=false}
C {devices/lab_pin.sym} 225 -140 0 0 {name=p26 sig_type=std_logic lab=VSUB}
C {devices/res.sym} 555 -70 0 0 {name=RSUB2
value=0.01
device=resistor}
C {devices/gnd.sym} 555 -40 0 0 {name=l3 lab=GND}
C {devices/isource.sym} 465 -180 2 0 {name=Iibias2 value="DC \{ibias\}"}
C {Chipalooza_April2024_Comparator.sym} 945 -440 0 0 {name=XDUT2}
C {devices/vsource.sym} 600 -220 0 0 {name=Vinn2 value="DC 1.65" savecurrent=false}
C {devices/lab_pin.sym} 1525 -440 2 0 {name=p3 sig_type=std_logic lab=vout_2


}
C {devices/vsource.sym} 460 -1020 0 0 {name=Vhyst6 value="pulse(0 3.3 100p 80p 80p 500p 1u)" savecurrent=false}
C {devices/vsource.sym} 535 -180 0 0 {name=Vhyst7 value="pulse(0 3.3 100p 80p 80p 500p 1u)" savecurrent=false}
C {devices/lab_pin.sym} 535 -490 2 1 {name=p2 sig_type=std_logic lab=in2


}
C {devices/vsource.sym} 2140 -1060 0 0 {name=Vinn1 value="DC 0" savecurrent=false}
