{"type":"data","nodes":[null,{"type":"data","data":[{"enrichedPublication":1},{"id":2,"title":3,"authors":4,"conference":18,"year":19,"category":20,"status":23,"links":24},"C10","Implementation of a Convolution Layer Kernel Accelerator using High-Level Design Synthesis",[5,11,15],{"id":6,"name":7,"img":8,"link":9,"affiliation":10},1,"Mincheol Cha","/imgs/mincheol.jpg","https://chamchiking.github.io/","Seoul National University",{"id":12,"name":13,"img":14,"affiliation":10},15,"Sangmin Lee","/imgs/person-dummy.jpg",{"id":16,"name":17,"img":14,"affiliation":10},7,"Xuan Truong Nguyen","Fall Conference of the Institute of Electronics and Information Engineers (IEIE)","2022",[21,22],"FPGA","NPU","presented",{"pdf":25,"pdf-web":26,"doi":27},"A Low-Latency and Scalable Vector Engine with Operation Fusion for Transformers.pdf","https://ieeexplore.ieee.org/document/10595857","10.1109/AICAS59952.2024.10595857"],"uses":{"params":["id"]}}]}
