Warning (10268): Verilog HDL information at part3.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 3/lab3/part3.sv Line: 19
