

================================================================
== Vivado HLS Report for 'rx_axis_words25'
================================================================
* Date:           Mon Jun 11 00:35:20 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|      4.67|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4099|  4099|  4099|  4099|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4096|  4096|         9|          8|          8|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    426|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    266|
|Register         |        -|      -|     363|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     363|    692|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |data_length_V_1_1_i_s_fu_391_p2    |     +    |      0|  0|  20|          13|           3|
    |data_length_V_1_2_i_s_fu_403_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_3_i_s_fu_415_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_4_i_s_fu_427_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_5_i_s_fu_439_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_6_i_s_fu_451_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_7_i_s_fu_463_p2    |     +    |      0|  0|  20|          13|           2|
    |data_length_V_1_i_i_s_fu_379_p2    |     +    |      0|  0|  20|          13|           2|
    |i_fu_364_p2                        |     +    |      0|  0|  17|          10|           1|
    |r_V_fu_330_p2                      |     +    |      0|  0|  21|           2|          14|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage7_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage2_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage4_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage5_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage6_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_165                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_180                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_361                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_375                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_671                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_677                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_681                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_683                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_686                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_692                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_695                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_699                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_702                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_706                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_709                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_713                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_716                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_read_state5      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op57_read_state6      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state7      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state8      |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_i_fu_358_p2          |   icmp   |      0|  0|  13|          10|          11|
    |tmp_4_i_i_i_fu_373_p2              |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_1_i_i_i_fu_385_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_2_i_i_i_fu_397_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_3_i_i_i_fu_409_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_4_i_i_i_fu_421_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_5_i_i_i_fu_433_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_6_i_i_i_fu_445_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_5_7_i_i_i_fu_457_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_i_i_i_fu_340_p2                |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |final_burst_length_V_4_fu_346_p3   |  select  |      0|  0|  14|           1|          13|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 426|         288|         121|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  53|         12|    1|         12|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |  15|          3|    1|          3|
    |ap_phi_mux_i_i_i_i_phi_fu_150_p4          |   9|          2|   10|         20|
    |ap_phi_mux_p_094_1_i_i_i_phi_fu_314_p4    |   9|          2|   64|        128|
    |ap_phi_mux_p_098_3_1_i_i_i_phi_fu_161_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_2_i_i_i_phi_fu_171_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_3_i_i_i_phi_fu_182_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_4_i_i_i_phi_fu_193_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_5_i_i_i_phi_fu_204_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_6_i_i_i_phi_fu_215_p4  |   9|          2|   13|         26|
    |ap_phi_mux_p_098_3_7_i_i_i_phi_fu_226_p4  |   9|          2|   13|         26|
    |ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_233  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_2_i_i_i_reg_244  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_3_i_i_i_reg_255  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_4_i_i_i_reg_266  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_5_i_i_i_reg_277  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_p_1_6_i_i_i_reg_288  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_1_7_i_i_i_reg_299  |   9|          2|    8|         16|
    |axis_V_V_TDATA_blk_n                      |   9|          2|    1|          2|
    |i_i_i_i_reg_146                           |   9|          2|   10|         20|
    |p_098_1_i_i_i_fu_92                       |   9|          2|   13|         26|
    |p_098_3_6_i_i_i_reg_212                   |   9|          2|   13|         26|
    |rx_buffer_V_offset_out_blk_n              |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 266|         59|  262|        535|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  11|   0|   11|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_1_i_i_i_reg_158  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_2_i_i_i_reg_168  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_3_i_i_i_reg_179  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_4_i_i_i_reg_190  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_5_i_i_i_reg_201  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_6_i_i_i_reg_212  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_098_3_7_i_i_i_reg_223  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_233      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_2_i_i_i_reg_244      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_3_i_i_i_reg_255      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_4_i_i_i_reg_266      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_5_i_i_i_reg_277      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_p_1_6_i_i_i_reg_288      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_233      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_2_i_i_i_reg_244      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_3_i_i_i_reg_255      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_4_i_i_i_reg_266      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_5_i_i_i_reg_277      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_6_i_i_i_reg_288      |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_1_7_i_i_i_reg_299      |   8|   0|    8|          0|
    |data_length_V_1_1_i_s_reg_551                 |  13|   0|   13|          0|
    |data_length_V_1_2_i_s_reg_565                 |  13|   0|   13|          0|
    |data_length_V_1_3_i_s_reg_579                 |  13|   0|   13|          0|
    |data_length_V_1_4_i_s_reg_593                 |  13|   0|   13|          0|
    |data_length_V_1_5_i_s_reg_607                 |  13|   0|   13|          0|
    |data_length_V_1_6_i_s_reg_621                 |  13|   0|   13|          0|
    |exitcond1_i_i_i_reg_524                       |   1|   0|    1|          0|
    |i_i_i_i_reg_146                               |  10|   0|   10|          0|
    |i_reg_528                                     |  10|   0|   10|          0|
    |p_098_1_i_i_i_fu_92                           |  13|   0|   13|          0|
    |p_098_3_6_i_i_i_reg_212                       |  13|   0|   13|          0|
    |tmp_4_i_i_i_reg_533                           |   1|   0|    1|          0|
    |tmp_5_1_i_i_i_reg_547                         |   1|   0|    1|          0|
    |tmp_5_2_i_i_i_reg_561                         |   1|   0|    1|          0|
    |tmp_5_3_i_i_i_reg_575                         |   1|   0|    1|          0|
    |tmp_5_4_i_i_i_reg_589                         |   1|   0|    1|          0|
    |tmp_5_5_i_i_i_reg_603                         |   1|   0|    1|          0|
    |tmp_5_6_i_i_i_reg_617                         |   1|   0|    1|          0|
    |tmp_5_7_i_i_i_reg_631                         |   1|   0|    1|          0|
    |tmp_V_reg_537                                 |   8|   0|    8|          0|
    |tmp_i_i_i_reg_519                             |   1|   0|    1|          0|
    |tmp_reg_514                                   |  12|   0|   12|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 363|   0|  363|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     rx_axis_words25    | return value |
|ap_return                      | out |   21| ap_ctrl_hs |     rx_axis_words25    | return value |
|axis_V_V_TDATA                 |  in |    8|    axis    |        axis_V_V        |    pointer   |
|axis_V_V_TVALID                |  in |    1|    axis    |        axis_V_V        |    pointer   |
|axis_V_V_TREADY                | out |    1|    axis    |        axis_V_V        |    pointer   |
|loop_count_V                   |  in |   13|   ap_none  |      loop_count_V      |    scalar    |
|final_burst_length_V           |  in |   13|   ap_none  |  final_burst_length_V  |    scalar    |
|val_assign                     |  in |   13|   ap_none  |       val_assign       |    scalar    |
|cache_V_address0               | out |    9|  ap_memory |         cache_V        |     array    |
|cache_V_ce0                    | out |    1|  ap_memory |         cache_V        |     array    |
|cache_V_we0                    | out |    1|  ap_memory |         cache_V        |     array    |
|cache_V_d0                     | out |   64|  ap_memory |         cache_V        |     array    |
|rx_buffer_V_offset             |  in |   29|   ap_none  |   rx_buffer_V_offset   |    scalar    |
|rx_buffer_V_offset_out_din     | out |   29|   ap_fifo  | rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset_out_full_n  |  in |    1|   ap_fifo  | rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset_out_write   | out |    1|   ap_fifo  | rx_buffer_V_offset_out |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

