#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002897231d930 .scope module, "twenty_bit_bitwise_and_tb" "twenty_bit_bitwise_and_tb" 2 3;
 .timescale 0 0;
v000002897237b170_0 .var "i0", 19 0;
v0000028972379eb0_0 .var "i1", 19 0;
v000002897237a130_0 .net "s", 19 0, L_000002897237e0f0;  1 drivers
S_0000028972315fc0 .scope module, "bwand" "twenty_bit_bitwise_and" 2 8, 3 1 0, S_000002897231d930;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "i0";
    .port_info 1 /INPUT 20 "i1";
    .port_info 2 /OUTPUT 20 "s";
v000002897237a770_0 .net *"_ivl_0", 0 0, L_0000028972314620;  1 drivers
v0000028972379870_0 .net *"_ivl_12", 0 0, L_00000289723143f0;  1 drivers
v000002897237b3f0_0 .net *"_ivl_16", 0 0, L_0000028972314690;  1 drivers
v00000289723799b0_0 .net *"_ivl_20", 0 0, L_0000028972314000;  1 drivers
v0000028972379910_0 .net *"_ivl_24", 0 0, L_000002897237f0d0;  1 drivers
v0000028972379b90_0 .net *"_ivl_28", 0 0, L_000002897237f8b0;  1 drivers
v000002897237a9f0_0 .net *"_ivl_32", 0 0, L_000002897237f840;  1 drivers
v0000028972379c30_0 .net *"_ivl_36", 0 0, L_000002897237f920;  1 drivers
v0000028972379550_0 .net *"_ivl_4", 0 0, L_0000028972314380;  1 drivers
v0000028972379cd0_0 .net *"_ivl_40", 0 0, L_000002897237f610;  1 drivers
v0000028972379e10_0 .net *"_ivl_44", 0 0, L_000002897237eb20;  1 drivers
v0000028972379690_0 .net *"_ivl_48", 0 0, L_000002897237edc0;  1 drivers
v000002897237ae50_0 .net *"_ivl_52", 0 0, L_000002897237f990;  1 drivers
v000002897237a090_0 .net *"_ivl_56", 0 0, L_000002897237ee30;  1 drivers
v000002897237b030_0 .net *"_ivl_60", 0 0, L_000002897237f5a0;  1 drivers
v0000028972379730_0 .net *"_ivl_64", 0 0, L_000002897237ec70;  1 drivers
v000002897237adb0_0 .net *"_ivl_68", 0 0, L_000002897237f3e0;  1 drivers
v000002897237b210_0 .net *"_ivl_72", 0 0, L_000002897237eea0;  1 drivers
v000002897237a3b0_0 .net *"_ivl_76", 0 0, L_000002897237eb90;  1 drivers
v000002897237a950_0 .net *"_ivl_8", 0 0, L_00000289723141c0;  1 drivers
v0000028972379f50_0 .net "i0", 19 0, v000002897237b170_0;  1 drivers
v0000028972379ff0_0 .net "i1", 19 0, v0000028972379eb0_0;  1 drivers
v000002897237a1d0_0 .net "s", 19 0, L_000002897237e0f0;  alias, 1 drivers
L_000002897237a270 .part v000002897237b170_0, 0, 1;
L_000002897237a450 .part v0000028972379eb0_0, 0, 1;
L_000002897237ab30 .part v000002897237b170_0, 1, 1;
L_000002897237a4f0 .part v0000028972379eb0_0, 1, 1;
L_000002897237a590 .part v000002897237b170_0, 2, 1;
L_000002897237a630 .part v0000028972379eb0_0, 2, 1;
L_000002897237a6d0 .part v000002897237b170_0, 3, 1;
L_000002897237a8b0 .part v0000028972379eb0_0, 3, 1;
L_000002897237aa90 .part v000002897237b170_0, 4, 1;
L_000002897237abd0 .part v0000028972379eb0_0, 4, 1;
L_000002897237ad10 .part v000002897237b170_0, 5, 1;
L_000002897237d8d0 .part v0000028972379eb0_0, 5, 1;
L_000002897237d1f0 .part v000002897237b170_0, 6, 1;
L_000002897237d290 .part v0000028972379eb0_0, 6, 1;
L_000002897237ddd0 .part v000002897237b170_0, 7, 1;
L_000002897237d970 .part v0000028972379eb0_0, 7, 1;
L_000002897237df10 .part v000002897237b170_0, 8, 1;
L_000002897237cd90 .part v0000028972379eb0_0, 8, 1;
L_000002897237e870 .part v000002897237b170_0, 9, 1;
L_000002897237d650 .part v0000028972379eb0_0, 9, 1;
L_000002897237e5f0 .part v000002897237b170_0, 10, 1;
L_000002897237e190 .part v0000028972379eb0_0, 10, 1;
L_000002897237dfb0 .part v000002897237b170_0, 11, 1;
L_000002897237e050 .part v0000028972379eb0_0, 11, 1;
L_000002897237da10 .part v000002897237b170_0, 12, 1;
L_000002897237dd30 .part v0000028972379eb0_0, 12, 1;
L_000002897237e910 .part v000002897237b170_0, 13, 1;
L_000002897237db50 .part v0000028972379eb0_0, 13, 1;
L_000002897237d6f0 .part v000002897237b170_0, 14, 1;
L_000002897237d470 .part v0000028972379eb0_0, 14, 1;
L_000002897237e9b0 .part v000002897237b170_0, 15, 1;
L_000002897237cf70 .part v0000028972379eb0_0, 15, 1;
L_000002897237cb10 .part v000002897237b170_0, 16, 1;
L_000002897237d790 .part v0000028972379eb0_0, 16, 1;
L_000002897237d5b0 .part v000002897237b170_0, 17, 1;
L_000002897237cbb0 .part v0000028972379eb0_0, 17, 1;
L_000002897237e7d0 .part v000002897237b170_0, 18, 1;
L_000002897237cc50 .part v0000028972379eb0_0, 18, 1;
LS_000002897237e0f0_0_0 .concat8 [ 1 1 1 1], L_0000028972314620, L_0000028972314380, L_00000289723141c0, L_00000289723143f0;
LS_000002897237e0f0_0_4 .concat8 [ 1 1 1 1], L_0000028972314690, L_0000028972314000, L_000002897237f0d0, L_000002897237f8b0;
LS_000002897237e0f0_0_8 .concat8 [ 1 1 1 1], L_000002897237f840, L_000002897237f920, L_000002897237f610, L_000002897237eb20;
LS_000002897237e0f0_0_12 .concat8 [ 1 1 1 1], L_000002897237edc0, L_000002897237f990, L_000002897237ee30, L_000002897237f5a0;
LS_000002897237e0f0_0_16 .concat8 [ 1 1 1 1], L_000002897237ec70, L_000002897237f3e0, L_000002897237eea0, L_000002897237eb90;
LS_000002897237e0f0_1_0 .concat8 [ 4 4 4 4], LS_000002897237e0f0_0_0, LS_000002897237e0f0_0_4, LS_000002897237e0f0_0_8, LS_000002897237e0f0_0_12;
LS_000002897237e0f0_1_4 .concat8 [ 4 0 0 0], LS_000002897237e0f0_0_16;
L_000002897237e0f0 .concat8 [ 16 4 0 0], LS_000002897237e0f0_1_0, LS_000002897237e0f0_1_4;
L_000002897237d830 .part v000002897237b170_0, 19, 1;
L_000002897237dab0 .part v0000028972379eb0_0, 19, 1;
S_0000028972316150 .scope generate, "genblk1[0]" "genblk1[0]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310030 .param/l "i" 0 3 8, +C4<00>;
L_0000028972314620 .functor AND 1, L_000002897237a270, L_000002897237a450, C4<1>, C4<1>;
v0000028972318420_0 .net *"_ivl_0", 0 0, L_000002897237a270;  1 drivers
v00000289723186a0_0 .net *"_ivl_1", 0 0, L_000002897237a450;  1 drivers
S_00000289723770a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289723107f0 .param/l "i" 0 3 8, +C4<01>;
L_0000028972314380 .functor AND 1, L_000002897237ab30, L_000002897237a4f0, C4<1>, C4<1>;
v00000289723187e0_0 .net *"_ivl_0", 0 0, L_000002897237ab30;  1 drivers
v00000289723170c0_0 .net *"_ivl_1", 0 0, L_000002897237a4f0;  1 drivers
S_0000028972377230 .scope generate, "genblk1[2]" "genblk1[2]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310870 .param/l "i" 0 3 8, +C4<010>;
L_00000289723141c0 .functor AND 1, L_000002897237a590, L_000002897237a630, C4<1>, C4<1>;
v00000289723189c0_0 .net *"_ivl_0", 0 0, L_000002897237a590;  1 drivers
v0000028972317160_0 .net *"_ivl_1", 0 0, L_000002897237a630;  1 drivers
S_00000289723773c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310930 .param/l "i" 0 3 8, +C4<011>;
L_00000289723143f0 .functor AND 1, L_000002897237a6d0, L_000002897237a8b0, C4<1>, C4<1>;
v0000028972317200_0 .net *"_ivl_0", 0 0, L_000002897237a6d0;  1 drivers
v0000028972318ce0_0 .net *"_ivl_1", 0 0, L_000002897237a8b0;  1 drivers
S_0000028972377550 .scope generate, "genblk1[4]" "genblk1[4]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289723100b0 .param/l "i" 0 3 8, +C4<0100>;
L_0000028972314690 .functor AND 1, L_000002897237aa90, L_000002897237abd0, C4<1>, C4<1>;
v0000028972318e20_0 .net *"_ivl_0", 0 0, L_000002897237aa90;  1 drivers
v00000289723172a0_0 .net *"_ivl_1", 0 0, L_000002897237abd0;  1 drivers
S_00000289723776e0 .scope generate, "genblk1[5]" "genblk1[5]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310970 .param/l "i" 0 3 8, +C4<0101>;
L_0000028972314000 .functor AND 1, L_000002897237ad10, L_000002897237d8d0, C4<1>, C4<1>;
v0000028972317480_0 .net *"_ivl_0", 0 0, L_000002897237ad10;  1 drivers
v00000289723178e0_0 .net *"_ivl_1", 0 0, L_000002897237d8d0;  1 drivers
S_0000028972377870 .scope generate, "genblk1[6]" "genblk1[6]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310170 .param/l "i" 0 3 8, +C4<0110>;
L_000002897237f0d0 .functor AND 1, L_000002897237d1f0, L_000002897237d290, C4<1>, C4<1>;
v0000028972317520_0 .net *"_ivl_0", 0 0, L_000002897237d1f0;  1 drivers
v00000289723177a0_0 .net *"_ivl_1", 0 0, L_000002897237d290;  1 drivers
S_0000028972377a00 .scope generate, "genblk1[7]" "genblk1[7]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289723101f0 .param/l "i" 0 3 8, +C4<0111>;
L_000002897237f8b0 .functor AND 1, L_000002897237ddd0, L_000002897237d970, C4<1>, C4<1>;
v00000289723175c0_0 .net *"_ivl_0", 0 0, L_000002897237ddd0;  1 drivers
v0000028972317a20_0 .net *"_ivl_1", 0 0, L_000002897237d970;  1 drivers
S_0000028972377b90 .scope generate, "genblk1[8]" "genblk1[8]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310230 .param/l "i" 0 3 8, +C4<01000>;
L_000002897237f840 .functor AND 1, L_000002897237df10, L_000002897237cd90, C4<1>, C4<1>;
v0000028972317d40_0 .net *"_ivl_0", 0 0, L_000002897237df10;  1 drivers
v0000028972317700_0 .net *"_ivl_1", 0 0, L_000002897237cd90;  1 drivers
S_0000028972377d20 .scope generate, "genblk1[9]" "genblk1[9]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972310270 .param/l "i" 0 3 8, +C4<01001>;
L_000002897237f920 .functor AND 1, L_000002897237e870, L_000002897237d650, C4<1>, C4<1>;
v0000028972317ca0_0 .net *"_ivl_0", 0 0, L_000002897237e870;  1 drivers
v0000028972317de0_0 .net *"_ivl_1", 0 0, L_000002897237d650;  1 drivers
S_0000028972377eb0 .scope generate, "genblk1[10]" "genblk1[10]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972315240 .param/l "i" 0 3 8, +C4<01010>;
L_000002897237f610 .functor AND 1, L_000002897237e5f0, L_000002897237e190, C4<1>, C4<1>;
v0000028972317e80_0 .net *"_ivl_0", 0 0, L_000002897237e5f0;  1 drivers
v000002897230dd60_0 .net *"_ivl_1", 0 0, L_000002897237e190;  1 drivers
S_0000028972378040 .scope generate, "genblk1[11]" "genblk1[11]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289723152c0 .param/l "i" 0 3 8, +C4<01011>;
L_000002897237eb20 .functor AND 1, L_000002897237dfb0, L_000002897237e050, C4<1>, C4<1>;
v000002897230d720_0 .net *"_ivl_0", 0 0, L_000002897237dfb0;  1 drivers
v000002897230d900_0 .net *"_ivl_1", 0 0, L_000002897237e050;  1 drivers
S_00000289723781d0 .scope generate, "genblk1[12]" "genblk1[12]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972315580 .param/l "i" 0 3 8, +C4<01100>;
L_000002897237edc0 .functor AND 1, L_000002897237da10, L_000002897237dd30, C4<1>, C4<1>;
v000002897230d4a0_0 .net *"_ivl_0", 0 0, L_000002897237da10;  1 drivers
v000002897230dea0_0 .net *"_ivl_1", 0 0, L_000002897237dd30;  1 drivers
S_0000028972378360 .scope generate, "genblk1[13]" "genblk1[13]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972315640 .param/l "i" 0 3 8, +C4<01101>;
L_000002897237f990 .functor AND 1, L_000002897237e910, L_000002897237db50, C4<1>, C4<1>;
v000002897230d2c0_0 .net *"_ivl_0", 0 0, L_000002897237e910;  1 drivers
v000002897237af90_0 .net *"_ivl_1", 0 0, L_000002897237db50;  1 drivers
S_000002897237b510 .scope generate, "genblk1[14]" "genblk1[14]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972315380 .param/l "i" 0 3 8, +C4<01110>;
L_000002897237ee30 .functor AND 1, L_000002897237d6f0, L_000002897237d470, C4<1>, C4<1>;
v000002897237ac70_0 .net *"_ivl_0", 0 0, L_000002897237d6f0;  1 drivers
v000002897237a310_0 .net *"_ivl_1", 0 0, L_000002897237d470;  1 drivers
S_000002897237bc90 .scope generate, "genblk1[15]" "genblk1[15]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_0000028972315680 .param/l "i" 0 3 8, +C4<01111>;
L_000002897237f5a0 .functor AND 1, L_000002897237e9b0, L_000002897237cf70, C4<1>, C4<1>;
v000002897237aef0_0 .net *"_ivl_0", 0 0, L_000002897237e9b0;  1 drivers
v000002897237b0d0_0 .net *"_ivl_1", 0 0, L_000002897237cf70;  1 drivers
S_000002897237c910 .scope generate, "genblk1[16]" "genblk1[16]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289723156c0 .param/l "i" 0 3 8, +C4<010000>;
L_000002897237ec70 .functor AND 1, L_000002897237cb10, L_000002897237d790, C4<1>, C4<1>;
v000002897237b2b0_0 .net *"_ivl_0", 0 0, L_000002897237cb10;  1 drivers
v00000289723797d0_0 .net *"_ivl_1", 0 0, L_000002897237d790;  1 drivers
S_000002897237c780 .scope generate, "genblk1[17]" "genblk1[17]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289723154c0 .param/l "i" 0 3 8, +C4<010001>;
L_000002897237f3e0 .functor AND 1, L_000002897237d5b0, L_000002897237cbb0, C4<1>, C4<1>;
v0000028972379af0_0 .net *"_ivl_0", 0 0, L_000002897237d5b0;  1 drivers
v000002897237b350_0 .net *"_ivl_1", 0 0, L_000002897237cbb0;  1 drivers
S_000002897237c140 .scope generate, "genblk1[18]" "genblk1[18]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289720ec440 .param/l "i" 0 3 8, +C4<010010>;
L_000002897237eea0 .functor AND 1, L_000002897237e7d0, L_000002897237cc50, C4<1>, C4<1>;
v000002897237a810_0 .net *"_ivl_0", 0 0, L_000002897237e7d0;  1 drivers
v0000028972379d70_0 .net *"_ivl_1", 0 0, L_000002897237cc50;  1 drivers
S_000002897237bb00 .scope generate, "genblk1[19]" "genblk1[19]" 3 8, 3 8 0, S_0000028972315fc0;
 .timescale 0 0;
P_00000289720ec940 .param/l "i" 0 3 8, +C4<010011>;
L_000002897237eb90 .functor AND 1, L_000002897237d830, L_000002897237dab0, C4<1>, C4<1>;
v0000028972379a50_0 .net *"_ivl_0", 0 0, L_000002897237d830;  1 drivers
v00000289723795f0_0 .net *"_ivl_1", 0 0, L_000002897237dab0;  1 drivers
    .scope S_000002897231d930;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "twenty_bit_bitwise_and_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002897231d930 {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000002897237b170_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000028972379eb0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 95, 0, 20;
    %store/vec4 v000002897237b170_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000028972379eb0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 786435, 0, 20;
    %store/vec4 v000002897237b170_0, 0, 20;
    %pushi/vec4 786435, 0, 20;
    %store/vec4 v0000028972379eb0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v000002897237b170_0, 0, 20;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v0000028972379eb0_0, 0, 20;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\Bitwise And\twenty_bit_bitwise_and_tb.v";
    "./Bitwise And/twenty_bit_bitwise_and.v";
