kernel_frequency=0:250|1:100

user_ip_repo_paths=../DPUCAHX8L_A_SRC/DPU/

#Uncomment below line if you want to deploy 2 cores
#user_ip_repo_paths=../DPUCAHX8L_B_SRC/DPU/

[advanced]
param=compiler.worstNegativeSlack=-1
param=compiler.userPostSysLinkTcl=./script/sys_link_post.tcl
misc=solution_name=link

[vivado]
param=project.writeIntermediateCheckpoints=1
#uncomment below line for timing improvement
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=./script/opt_design.pre.tcl
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

[connectivity]
nk=DPUCAHX8L_A:1:DPUCAHX8L_A
sp=DPUCAHX8L_A.DPU_VB_M_AXI_00:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_01:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_02:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_03:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_04:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_05:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_06:HBM[00:31]
sp=DPUCAHX8L_A.DPU_VB_M_AXI_07:HBM[00:31]
sp=DPUCAHX8L_A.DPU_SYS_M_AXI_00:HBM[00:31]
sp=DPUCAHX8L_A.DPU_SYS_M_AXI_01:HBM[00:31]
sp=DPUCAHX8L_A.DPU_SYS_M_AXI_02:HBM[00:31]
#Uncomment below line if you want to deploy 2 cores
#nk=DPUCAHX8L_B:1:DPUCAHX8L_B
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_00:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_01:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_02:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_03:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_04:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_05:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_06:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_VB_M_AXI_07:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_SYS_M_AXI_00:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_SYS_M_AXI_01:HBM[00:31]
#sp=DPUCAHX8L_B.DPU_SYS_M_AXI_02:HBM[00:31]
