
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003927    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150120    0.000057    6.510056 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012119    0.146374    0.263028    6.773085 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.146375    0.000660    6.773745 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.096998    0.225819    0.464009    7.237754 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.227796    0.016151    7.253904 v SRAM_0/EN (EF_SRAM_1024x32)
                                              7.253904   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.372374    7.010167   library hold time
                                              7.010167   data required time
---------------------------------------------------------------------------------------------
                                              7.010167   data required time
                                             -7.253904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243737   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 ^ input external delay
     1    0.004056    0.150000    0.000000    6.510000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150125    0.000059    6.510059 ^ input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012438    0.245488    0.294122    6.804181 ^ input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.245488    0.000515    6.804696 ^ _5_/C (sky130_fd_sc_hd__and3b_1)
     1    0.003309    0.093916    0.357221    7.161917 ^ _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.093916    0.000099    7.162016 ^ _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.162016   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.010063    6.134471 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.312290    6.446762 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001487    6.448248 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.548248   clock uncertainty
                                  0.000000    6.548248   clock reconvergence pessimism
                                 -0.075403    6.472846   library hold time
                                              6.472846   data required time
---------------------------------------------------------------------------------------------
                                              6.472846   data required time
                                             -7.162016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.689171   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 ^ input external delay
     1    0.003685    0.090000    0.000000    6.300000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090101    0.000048    6.300048 ^ hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003255    0.097186    1.003277    7.303325 ^ hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.097186    0.000101    7.303426 ^ input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.020180    0.330770    0.343465    7.646891 ^ input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.330779    0.001388    7.648279 ^ _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.092481    0.335054    0.379652    8.027930 v _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.335422    0.007808    8.035739 v SRAM_0/R_WB (EF_SRAM_1024x32)
                                              8.035739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.311613    6.949406   library hold time
                                              6.949406   data required time
---------------------------------------------------------------------------------------------
                                              6.949406   data required time
                                             -8.035739   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086332   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.353567    0.021302    8.518009 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              8.518009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544265    7.182058   library hold time
                                              7.182058   data required time
---------------------------------------------------------------------------------------------
                                              7.182058   data required time
                                             -8.518009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.335950   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.354286    0.024471    8.521178 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              8.521178   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544157    7.181951   library hold time
                                              7.181951   data required time
---------------------------------------------------------------------------------------------
                                              7.181951   data required time
                                             -8.521178   data arrival time
---------------------------------------------------------------------------------------------
                                              1.339227   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355002    0.027224    8.523932 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              8.523932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544050    7.181843   library hold time
                                              7.181843   data required time
---------------------------------------------------------------------------------------------
                                              7.181843   data required time
                                             -8.523932   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342088   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355272    0.028185    8.524892 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              8.524892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544010    7.181803   library hold time
                                              7.181803   data required time
---------------------------------------------------------------------------------------------
                                              7.181803   data required time
                                             -8.524892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343089   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355523    0.029051    8.525757 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              8.525757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543972    7.181765   library hold time
                                              7.181765   data required time
---------------------------------------------------------------------------------------------
                                              7.181765   data required time
                                             -8.525757   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343992   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355707    0.029666    8.526373 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              8.526373   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543944    7.181737   library hold time
                                              7.181737   data required time
---------------------------------------------------------------------------------------------
                                              7.181737   data required time
                                             -8.526373   data arrival time
---------------------------------------------------------------------------------------------
                                              1.344635   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355823    0.030048    8.526754 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              8.526754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543927    7.181720   library hold time
                                              7.181720   data required time
---------------------------------------------------------------------------------------------
                                              7.181720   data required time
                                             -8.526754   data arrival time
---------------------------------------------------------------------------------------------
                                              1.345034   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004031    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090137    0.000065    5.840065 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989089    6.829154 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829216 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915867 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916200 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026037    0.071152    0.225881    8.142080 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.071258    0.002239    8.144320 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.351458    0.352387    8.496707 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355888    0.030260    8.526967 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              8.526967   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543917    7.181711   library hold time
                                              7.181711   data required time
---------------------------------------------------------------------------------------------
                                              7.181711   data required time
                                             -8.526967   data arrival time
---------------------------------------------------------------------------------------------
                                              1.345256   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.402485    0.046544    8.557077 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              8.557077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536933    7.174726   library hold time
                                              7.174726   data required time
---------------------------------------------------------------------------------------------
                                              7.174726   data required time
                                             -8.557077   data arrival time
---------------------------------------------------------------------------------------------
                                              1.382351   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.403281    0.048309    8.558842 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              8.558842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536814    7.174607   library hold time
                                              7.174607   data required time
---------------------------------------------------------------------------------------------
                                              7.174607   data required time
                                             -8.558842   data arrival time
---------------------------------------------------------------------------------------------
                                              1.384235   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.403892    0.049620    8.560153 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              8.560153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536722    7.174515   library hold time
                                              7.174515   data required time
---------------------------------------------------------------------------------------------
                                              7.174515   data required time
                                             -8.560153   data arrival time
---------------------------------------------------------------------------------------------
                                              1.385637   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.404361    0.050604    8.561137 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              8.561137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536652    7.174445   library hold time
                                              7.174445   data required time
---------------------------------------------------------------------------------------------
                                              7.174445   data required time
                                             -8.561137   data arrival time
---------------------------------------------------------------------------------------------
                                              1.386692   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.404706    0.051314    8.561847 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              8.561847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536600    7.174394   library hold time
                                              7.174394   data required time
---------------------------------------------------------------------------------------------
                                              7.174394   data required time
                                             -8.561847   data arrival time
---------------------------------------------------------------------------------------------
                                              1.387453   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.404994    0.051899    8.562432 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              8.562432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536557    7.174350   library hold time
                                              7.174350   data required time
---------------------------------------------------------------------------------------------
                                              7.174350   data required time
                                             -8.562432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.388082   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.405207    0.052326    8.562860 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              8.562860   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536525    7.174319   library hold time
                                              7.174319   data required time
---------------------------------------------------------------------------------------------
                                              7.174319   data required time
                                             -8.562860   data arrival time
---------------------------------------------------------------------------------------------
                                              1.388540   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023502    0.067330    0.222309    8.146893 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.067487    0.002164    8.149056 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.392911    0.361476    8.510533 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.405302    0.052517    8.563050 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              8.563050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.536511    7.174304   library hold time
                                              7.174304   data required time
---------------------------------------------------------------------------------------------
                                              7.174304   data required time
                                             -8.563050   data arrival time
---------------------------------------------------------------------------------------------
                                              1.388746   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.358230    0.031065    8.621506 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              8.621506   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543566    7.181359   library hold time
                                              7.181359   data required time
---------------------------------------------------------------------------------------------
                                              7.181359   data required time
                                             -8.621506   data arrival time
---------------------------------------------------------------------------------------------
                                              1.440146   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.358892    0.033086    8.623527 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              8.623527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543467    7.181260   library hold time
                                              7.181260   data required time
---------------------------------------------------------------------------------------------
                                              7.181260   data required time
                                             -8.623527   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442267   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.359280    0.034213    8.624653 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              8.624653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543409    7.181202   library hold time
                                              7.181202   data required time
---------------------------------------------------------------------------------------------
                                              7.181202   data required time
                                             -8.624653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443451   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.359598    0.035099    8.625540 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              8.625540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543361    7.181155   library hold time
                                              7.181155   data required time
---------------------------------------------------------------------------------------------
                                              7.181155   data required time
                                             -8.625540   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444385   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.359912    0.035956    8.626397 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              8.626397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543314    7.181108   library hold time
                                              7.181108   data required time
---------------------------------------------------------------------------------------------
                                              7.181108   data required time
                                             -8.626397   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445289   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.360127    0.036532    8.626972 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              8.626972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543282    7.181075   library hold time
                                              7.181075   data required time
---------------------------------------------------------------------------------------------
                                              7.181075   data required time
                                             -8.626972   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445897   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.360264    0.036892    8.627333 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              8.627333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543261    7.181055   library hold time
                                              7.181055   data required time
---------------------------------------------------------------------------------------------
                                              7.181055   data required time
                                             -8.627333   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446278   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003267    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090093    0.000044    5.840044 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982314    6.822358 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822406 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011272    0.207272    1.094540    7.916945 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207272    0.000407    7.917352 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070063    0.142376    0.279513    8.196866 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.145229    0.015084    8.211949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.353632    0.378491    8.590441 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.360336    0.037081    8.627522 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              8.627522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543251    7.181044   library hold time
                                              7.181044   data required time
---------------------------------------------------------------------------------------------
                                              7.181044   data required time
                                             -8.627522   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446478   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.353675    0.024228    8.631912 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              8.631912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544249    7.182042   library hold time
                                              7.182042   data required time
---------------------------------------------------------------------------------------------
                                              7.182042   data required time
                                             -8.631912   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449870   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.354189    0.026254    8.633938 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              8.633938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544172    7.181965   library hold time
                                              7.181965   data required time
---------------------------------------------------------------------------------------------
                                              7.181965   data required time
                                             -8.633938   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451973   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.354492    0.027374    8.635058 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              8.635058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544127    7.181920   library hold time
                                              7.181920   data required time
---------------------------------------------------------------------------------------------
                                              7.181920   data required time
                                             -8.635058   data arrival time
---------------------------------------------------------------------------------------------
                                              1.453139   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.354798    0.028453    8.636137 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              8.636137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544081    7.181874   library hold time
                                              7.181874   data required time
---------------------------------------------------------------------------------------------
                                              7.181874   data required time
                                             -8.636137   data arrival time
---------------------------------------------------------------------------------------------
                                              1.454263   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.355033    0.029253    8.636938 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              8.636938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544045    7.181839   library hold time
                                              7.181839   data required time
---------------------------------------------------------------------------------------------
                                              7.181839   data required time
                                             -8.636938   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455099   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.355190    0.029773    8.637457 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              8.637457   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544022    7.181815   library hold time
                                              7.181815   data required time
---------------------------------------------------------------------------------------------
                                              7.181815   data required time
                                             -8.637457   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455642   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.355309    0.030162    8.637846 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              8.637846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.544004    7.181797   library hold time
                                              7.181797   data required time
---------------------------------------------------------------------------------------------
                                              7.181797   data required time
                                             -8.637846   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456049   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003042    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090082    0.000039    5.840039 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002196    0.085056    0.987873    6.827912 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.085056    0.000060    6.827972 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011629    0.212278    1.100347    7.928319 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.212278    0.000403    7.928723 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069827    0.142122    0.280690    8.209413 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.145265    0.015795    8.225208 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.350907    0.382476    8.607684 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.355368    0.030355    8.638040 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              8.638040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.543995    7.181788   library hold time
                                              7.181788   data required time
---------------------------------------------------------------------------------------------
                                              7.181788   data required time
                                             -8.638040   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456252   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003487    0.070000    0.000000    5.690000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070105    0.000050    5.690050 ^ hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002030    0.083100    0.977595    6.667645 ^ hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.083100    0.000055    6.667700 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001880    0.081261    0.980660    7.648359 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.081261    0.000034    7.648393 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011448    0.105844    0.214205    7.862598 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.105844    0.000528    7.863125 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.033610    0.521997    1.329254    9.192380 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.522005    0.002616    9.194995 ^ SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              9.194995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.520099    7.157892   library hold time
                                              7.157892   data required time
---------------------------------------------------------------------------------------------
                                              7.157892   data required time
                                             -9.194995   data arrival time
---------------------------------------------------------------------------------------------
                                              2.037103   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003107    0.070000    0.000000    5.690000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070087    0.000041    5.690042 ^ hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002062    0.083503    0.978063    6.668105 ^ hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.083503    0.000054    6.668159 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002178    0.084873    0.985141    7.653300 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.084873    0.000042    7.653342 ^ input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011664    0.107419    0.216909    7.870251 ^ input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.107421    0.000596    7.870847 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.037075    0.571706    1.364453    9.235300 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.571717    0.003140    9.238440 ^ SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              9.238440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.515085    7.152878   library hold time
                                              7.152878   data required time
---------------------------------------------------------------------------------------------
                                              7.152878   data required time
                                             -9.238440   data arrival time
---------------------------------------------------------------------------------------------
                                              2.085561   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002980    0.070000    0.000000    5.690000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070078    0.000037    5.690038 ^ hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002308    0.086186    0.981645    6.671682 ^ hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.086186    0.000061    6.671743 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002855    0.092315    0.996003    7.667746 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.092315    0.000079    7.667825 ^ input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013208    0.118547    0.228384    7.896209 ^ input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.118550    0.000736    7.896945 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041996    0.639895    1.416214    9.313159 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.639923    0.004635    9.317794 ^ SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              9.317794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.508207    7.146000   library hold time
                                              7.146000   data required time
---------------------------------------------------------------------------------------------
                                              7.146000   data required time
                                             -9.317794   data arrival time
---------------------------------------------------------------------------------------------
                                              2.171794   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002919    0.070000    0.000000    5.690000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070075    0.000036    5.690036 ^ hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003592    0.102971    1.000337    6.690372 ^ hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.102971    0.000114    6.690486 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004285    0.111309    1.023082    7.713568 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.111309    0.000133    7.713701 ^ input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011808    0.108488    0.229414    7.943115 ^ input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.108490    0.000625    7.943740 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042108    0.641493    1.413648    9.357388 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.641517    0.004401    9.361789 ^ SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              9.361789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.508046    7.145839   library hold time
                                              7.145839   data required time
---------------------------------------------------------------------------------------------
                                              7.145839   data required time
                                             -9.361789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.215950   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003618    0.070000    0.000000    5.440000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070113    0.000054    5.440054 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.081200    0.975361    6.415415 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.081200    0.000049    6.415464 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002862    0.092394    0.994228    7.409693 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.092394    0.000077    7.409770 ^ input11/A (sky130_fd_sc_hd__buf_4)
     1    0.041222    0.194472    0.292996    7.702766 ^ input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.194839    0.006524    7.709290 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043298    0.658874    1.457286    9.166575 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.658901    0.004662    9.171237 ^ SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              9.171237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312038    6.949831   library hold time
                                              6.949831   data required time
---------------------------------------------------------------------------------------------
                                              6.949831   data required time
                                             -9.171237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221406   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002365    0.070000    0.000000    5.690000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070054    0.000026    5.690026 ^ hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003052    0.094622    0.992458    6.682484 ^ hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.094622    0.000088    6.682571 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003117    0.095466    1.002979    7.685550 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.095466    0.000085    7.685636 ^ input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012819    0.090163    0.250501    7.936136 ^ input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.090167    0.000695    7.936832 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044493    0.676178    1.429806    9.366637 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.676208    0.004913    9.371550 ^ SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              9.371550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.504547    7.142341   library hold time
                                              7.142341   data required time
---------------------------------------------------------------------------------------------
                                              7.142341   data required time
                                             -9.371550   data arrival time
---------------------------------------------------------------------------------------------
                                              2.229209   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003119    0.070000    0.000000    5.440000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070087    0.000041    5.440042 ^ hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001964    0.082288    0.976632    6.416674 ^ hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.082288    0.000052    6.416725 ^ hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002887    0.092692    0.995005    7.411730 ^ hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.092692    0.000078    7.411808 ^ input9/A (sky130_fd_sc_hd__buf_4)
     1    0.043071    0.201211    0.299004    7.710812 ^ input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.201535    0.006239    7.717051 ^ hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043645    0.663927    1.463112    9.180162 ^ hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.663956    0.004795    9.184958 ^ SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              9.184958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312043    6.949836   library hold time
                                              6.949836   data required time
---------------------------------------------------------------------------------------------
                                              6.949836   data required time
                                             -9.184958   data arrival time
---------------------------------------------------------------------------------------------
                                              2.235121   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003794    0.070000    0.000000    5.690000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070117    0.000056    5.690056 ^ hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002182    0.084876    0.979813    6.669869 ^ hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.084876    0.000060    6.669929 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003055    0.094710    0.998420    7.668350 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.094710    0.000086    7.668436 ^ input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034338    0.165790    0.274848    7.943284 ^ input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.166146    0.005092    7.948376 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044470    0.675923    1.457759    9.406135 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.675970    0.005781    9.411916 ^ SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              9.411916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.504571    7.142365   library hold time
                                              7.142365   data required time
---------------------------------------------------------------------------------------------
                                              7.142365   data required time
                                             -9.411916   data arrival time
---------------------------------------------------------------------------------------------
                                              2.269551   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002959    0.070000    0.000000    5.440000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070072    0.000034    5.440034 ^ hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002754    0.091096    0.988132    6.428166 ^ hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.091096    0.000080    6.428247 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003162    0.096012    1.002299    7.430546 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.096012    0.000087    7.430633 ^ input10/A (sky130_fd_sc_hd__buf_4)
     1    0.046451    0.216263    0.308885    7.739519 ^ input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.216710    0.007608    7.747127 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044131    0.670982    1.473536    9.220663 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.671009    0.004736    9.225398 ^ SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              9.225398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312050    6.949843   library hold time
                                              6.949843   data required time
---------------------------------------------------------------------------------------------
                                              6.949843   data required time
                                             -9.225398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.275555   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003597    0.070000    0.000000    5.440000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070102    0.000048    5.440049 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001838    0.080721    0.974792    6.414840 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.080721    0.000049    6.414890 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003509    0.101882    1.003461    7.418351 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.101882    0.000103    7.418454 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047096    0.218911    0.313709    7.732162 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.219260    0.006791    7.738954 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045096    0.685040    1.483680    9.222633 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.685080    0.005464    9.228098 ^ SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              9.228098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312064    6.949858   library hold time
                                              6.949858   data required time
---------------------------------------------------------------------------------------------
                                              6.949858   data required time
                                             -9.228098   data arrival time
---------------------------------------------------------------------------------------------
                                              2.278240   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002844    0.070000    0.000000    5.690000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070071    0.000034    5.690034 ^ hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002178    0.084842    0.979744    6.669778 ^ hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.084842    0.000042    6.669820 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003391    0.100285    1.003287    7.673107 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.100285    0.000097    7.673203 ^ input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036482    0.174802    0.282921    7.956125 ^ input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.175165    0.006128    7.962253 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043749    0.665633    1.453318    9.415571 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.665712    0.007106    9.422677 ^ SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              9.422677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.505606    7.143399   library hold time
                                              7.143399   data required time
---------------------------------------------------------------------------------------------
                                              7.143399   data required time
                                             -9.422677   data arrival time
---------------------------------------------------------------------------------------------
                                              2.279278   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003422    0.070000    0.000000    5.690000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070103    0.000049    5.690049 ^ hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002130    0.084333    0.979048    6.669096 ^ hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.084333    0.000058    6.669154 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002587    0.089249    0.991414    7.660568 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.089249    0.000047    7.660615 ^ input32/A (sky130_fd_sc_hd__buf_4)
     1    0.031818    0.155348    0.265397    7.926013 ^ input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.155675    0.004683    7.930696 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047968    0.727007    1.486662    9.417357 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.727091    0.007657    9.425014 ^ SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              9.425014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.499416    7.137209   library hold time
                                              7.137209   data required time
---------------------------------------------------------------------------------------------
                                              7.137209   data required time
                                             -9.425014   data arrival time
---------------------------------------------------------------------------------------------
                                              2.287806   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003571    0.070000    0.000000    5.440000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070109    0.000052    5.440052 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001880    0.081247    0.975414    6.415466 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.081247    0.000051    6.415517 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003303    0.097796    1.000668    7.416185 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.097796    0.000094    7.416279 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.049967    0.230862    0.319935    7.736214 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.231303    0.007818    7.744031 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045755    0.694549    1.494307    9.238338 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.694581    0.005085    9.243423 ^ SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              9.243423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312074    6.949867   library hold time
                                              6.949867   data required time
---------------------------------------------------------------------------------------------
                                              6.949867   data required time
                                             -9.243423   data arrival time
---------------------------------------------------------------------------------------------
                                              2.293556   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003716    0.070000    0.000000    5.690000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070115    0.000055    5.690055 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002130    0.084335    0.979055    6.669110 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.084335    0.000058    6.669168 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002736    0.090933    0.993577    7.662745 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.090933    0.000051    7.662795 ^ input36/A (sky130_fd_sc_hd__buf_4)
     1    0.029923    0.147499    0.260840    7.923635 ^ input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.147848    0.004708    7.928344 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049988    0.756554    1.502554    9.430897 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.756659    0.008557    9.439454 ^ SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              9.439454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.496434    7.134227   library hold time
                                              7.134227   data required time
---------------------------------------------------------------------------------------------
                                              7.134227   data required time
                                             -9.439454   data arrival time
---------------------------------------------------------------------------------------------
                                              2.305227   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003456    0.070000    0.000000    5.690000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070106    0.000050    5.690051 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001729    0.079380    0.973220    6.663270 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.079380    0.000031    6.663301 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002409    0.087297    0.986967    7.650269 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.087297    0.000044    7.650313 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015695    0.102296    0.257335    7.907649 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.102307    0.001056    7.908705 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053262    0.803780    1.518671    9.427376 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.803853    0.007645    9.435020 ^ SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              9.435020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.491675    7.129468   library hold time
                                              7.129468   data required time
---------------------------------------------------------------------------------------------
                                              7.129468   data required time
                                             -9.435020   data arrival time
---------------------------------------------------------------------------------------------
                                              2.305552   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003283    0.070000    0.000000    5.690000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070086    0.000041    5.690041 ^ hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002233    0.085399    0.980544    6.670585 ^ hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.085399    0.000060    6.670646 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002597    0.089347    0.991944    7.662590 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.089347    0.000069    7.662659 ^ input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035605    0.185068    0.322570    7.985229 ^ input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.185397    0.005000    7.990229 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043341    0.659674    1.453424    9.443653 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.659730    0.006109    9.449762 ^ SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              9.449762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.506209    7.144002   library hold time
                                              7.144002   data required time
---------------------------------------------------------------------------------------------
                                              7.144002   data required time
                                             -9.449762   data arrival time
---------------------------------------------------------------------------------------------
                                              2.305760   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002402    0.070000    0.000000    5.690000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070058    0.000028    5.690028 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002176    0.084813    0.979699    6.669727 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.084813    0.000060    6.669786 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003123    0.095532    0.999380    7.669167 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.095532    0.000085    7.669252 ^ input33/A (sky130_fd_sc_hd__buf_4)
     1    0.033933    0.164212    0.273971    7.943223 ^ input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.164491    0.005202    7.948425 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047730    0.723611    1.487425    9.435850 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.723697    0.007685    9.443536 ^ SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              9.443536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.499758    7.137552   library hold time
                                              7.137552   data required time
---------------------------------------------------------------------------------------------
                                              7.137552   data required time
                                             -9.443536   data arrival time
---------------------------------------------------------------------------------------------
                                              2.305984   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004374    0.070000    0.000000    5.690000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070144    0.000068    5.690069 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.079659    0.973564    6.663633 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.079659    0.000032    6.663664 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003155    0.095921    0.997908    7.661572 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.095921    0.000089    7.661661 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013264    0.091924    0.252287    7.913948 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.091930    0.000785    7.914733 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053729    0.810530    1.519481    9.434215 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.810591    0.007095    9.441309 ^ SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              9.441309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.490995    7.128788   library hold time
                                              7.128788   data required time
---------------------------------------------------------------------------------------------
                                              7.128788   data required time
                                             -9.441309   data arrival time
---------------------------------------------------------------------------------------------
                                              2.312521   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003051    0.070000    0.000000    5.690000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070081    0.000039    5.690039 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002617    0.089541    0.986147    6.676186 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.089541    0.000072    6.676258 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002368    0.086860    0.990180    7.666438 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.086860    0.000044    7.666481 ^ input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037366    0.192728    0.326835    7.993317 ^ input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.193054    0.005116    7.998432 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043457    0.661358    1.457439    9.455871 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.661406    0.005747    9.461618 ^ SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              9.461618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.506040    7.143833   library hold time
                                              7.143833   data required time
---------------------------------------------------------------------------------------------
                                              7.143833   data required time
                                             -9.461618   data arrival time
---------------------------------------------------------------------------------------------
                                              2.317785   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.009104    5.160712 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.282548    5.443260 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001345    5.444605 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014392    0.217716    0.742535    6.187140 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.217716    0.000524    6.187665 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.342582    0.428985    6.616649 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.342617    0.003389    6.620038 ^ wbs_ack_o (out)
                                              6.620038   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -6.620038   data arrival time
---------------------------------------------------------------------------------------------
                                              2.320038   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003298    0.070000    0.000000    5.440000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070096    0.000045    5.440045 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002868    0.092426    0.989806    6.429852 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.092426    0.000079    6.429931 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003180    0.096236    1.003063    7.432994 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.096236    0.000089    7.433083 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.061355    0.278382    0.350779    7.783862 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.278872    0.009114    7.792975 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042132    0.641955    1.473392    9.266368 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.641984    0.004694    9.271062 ^ SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              9.271062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312021    6.949814   library hold time
                                              6.949814   data required time
---------------------------------------------------------------------------------------------
                                              6.949814   data required time
                                             -9.271062   data arrival time
---------------------------------------------------------------------------------------------
                                              2.321247   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003170    0.070000    0.000000    5.690000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070086    0.000041    5.690041 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001854    0.080927    0.975028    6.665069 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.080927    0.000049    6.665118 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002668    0.090155    0.991311    7.656429 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.090155    0.000073    7.656502 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018113    0.112702    0.267417    7.923920 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.112715    0.001228    7.925148 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052959    0.799424    1.519480    9.444628 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.799491    0.007327    9.451954 ^ SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              9.451954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.492115    7.129908   library hold time
                                              7.129908   data required time
---------------------------------------------------------------------------------------------
                                              7.129908   data required time
                                             -9.451954   data arrival time
---------------------------------------------------------------------------------------------
                                              2.322046   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003116    0.070000    0.000000    5.690000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070085    0.000040    5.690041 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001834    0.080671    0.974726    6.664767 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.080671    0.000048    6.664814 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002666    0.090127    0.991180    7.655994 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.090127    0.000073    7.656067 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016686    0.106613    0.262043    7.918110 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.106629    0.001271    7.919381 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054238    0.818296    1.528487    9.447867 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.818407    0.009154    9.457022 ^ SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              9.457022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.490207    7.128000   library hold time
                                              7.128000   data required time
---------------------------------------------------------------------------------------------
                                              7.128000   data required time
                                             -9.457022   data arrival time
---------------------------------------------------------------------------------------------
                                              2.329022   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004170    0.070000    0.000000    5.690000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070138    0.000066    5.690066 ^ hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003033    0.094404    0.992228    6.682293 ^ hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.094404    0.000088    6.682382 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002446    0.087700    0.993139    7.675521 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.087700    0.000045    7.675566 ^ input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034127    0.178669    0.317693    7.993259 ^ input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.178941    0.004359    7.997619 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045211    0.686802    1.469346    9.466965 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.686849    0.005851    9.472816 ^ SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              9.472816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.503474    7.141267   library hold time
                                              7.141267   data required time
---------------------------------------------------------------------------------------------
                                              7.141267   data required time
                                             -9.472816   data arrival time
---------------------------------------------------------------------------------------------
                                              2.331548   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004519    0.070000    0.000000    5.440000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070132    0.000063    5.440063 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003479    0.101447    0.998714    6.438776 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.101447    0.000111    6.438888 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003097    0.095211    1.005233    7.444120 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.095211    0.000083    7.444204 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.054815    0.251066    0.332294    7.776498 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.251568    0.008716    7.785213 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045090    0.684937    1.493842    9.279056 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.684967    0.004901    9.283957 ^ SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              9.283957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312064    6.949857   library hold time
                                              6.949857   data required time
---------------------------------------------------------------------------------------------
                                              6.949857   data required time
                                             -9.283957   data arrival time
---------------------------------------------------------------------------------------------
                                              2.334100   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002898    0.070000    0.000000    5.690000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070075    0.000036    5.690036 ^ hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001724    0.079309    0.973124    6.663159 ^ hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.079309    0.000031    6.663191 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002885    0.092659    0.993845    7.657036 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.092659    0.000082    7.657118 ^ input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035770    0.185800    0.325057    7.982175 ^ input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.186057    0.004247    7.986423 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046871    0.711074    1.487516    9.473938 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.711136    0.006636    9.480575 ^ SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              9.480575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.501025    7.138818   library hold time
                                              7.138818   data required time
---------------------------------------------------------------------------------------------
                                              7.138818   data required time
                                             -9.480575   data arrival time
---------------------------------------------------------------------------------------------
                                              2.341757   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002513    0.070000    0.000000    5.690000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070060    0.000028    5.690029 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002488    0.088105    0.984246    6.674275 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.088105    0.000069    6.674345 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002687    0.090367    0.994271    7.668615 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.090367    0.000073    7.668688 ^ input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033873    0.177548    0.317785    7.986473 ^ input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.177857    0.004706    7.991179 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047326    0.717703    1.488719    9.479898 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.717773    0.007029    9.486928 ^ SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              9.486928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.500356    7.138149   library hold time
                                              7.138149   data required time
---------------------------------------------------------------------------------------------
                                              7.138149   data required time
                                             -9.486928   data arrival time
---------------------------------------------------------------------------------------------
                                              2.348779   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002893    0.070000    0.000000    5.690000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070077    0.000037    5.690037 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002070    0.083599    0.978173    6.668210 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.083599    0.000056    6.668266 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003370    0.098641    1.002523    7.670789 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.100011    0.000099    7.670887 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015514    0.101553    0.262180    7.933067 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.101567    0.001180    7.934247 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055792    0.840616    1.542695    9.476942 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.840693    0.008034    9.484977 ^ SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              9.484977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.487960    7.125752   library hold time
                                              7.125752   data required time
---------------------------------------------------------------------------------------------
                                              7.125752   data required time
                                             -9.484977   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359224   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003367    0.070000    0.000000    5.690000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070095    0.000045    5.690045 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002908    0.092893    0.990375    6.680421 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.092893    0.000087    6.680508 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004183    0.109828    1.017825    7.698333 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.109828    0.000120    7.698453 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029416    0.145404    0.268125    7.966578 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.145720    0.004353    7.970931 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051123    0.773015    1.512941    9.483871 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.773116    0.008518    9.492390 ^ SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              9.492390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.494775    7.132567   library hold time
                                              7.132567   data required time
---------------------------------------------------------------------------------------------
                                              7.132567   data required time
                                             -9.492390   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359822   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003252    0.070000    0.000000    5.690000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070088    0.000042    5.690042 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002914    0.092971    0.990471    6.680513 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.092971    0.000083    6.680596 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002433    0.087558    0.992412    7.673008 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.087558    0.000044    7.673053 ^ input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038498    0.197672    0.330778    8.003831 ^ input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.197959    0.004842    8.008673 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046197    0.701120    1.486050    9.494723 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.701172    0.006156    9.500879 ^ SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              9.500879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.502030    7.139823   library hold time
                                              7.139823   data required time
---------------------------------------------------------------------------------------------
                                              7.139823   data required time
                                             -9.500879   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361056   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004101    0.070000    0.000000    5.440000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070142    0.000068    5.440068 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.088132    0.984314    6.424381 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.088132    0.000071    6.424453 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003498    0.101737    1.006080    7.430532 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.101737    0.000104    7.430636 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.063816    0.288002    0.363277    7.793913 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.288173    0.003782    7.797695 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045542    0.691516    1.509243    9.306938 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.691547    0.005056    9.311994 ^ SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              9.311994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312071    6.949864   library hold time
                                              6.949864   data required time
---------------------------------------------------------------------------------------------
                                              6.949864   data required time
                                             -9.311994   data arrival time
---------------------------------------------------------------------------------------------
                                              2.362129   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003702    0.070000    0.000000    5.690000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070115    0.000055    5.690055 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002218    0.085249    0.980344    6.670399 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.085249    0.000061    6.670459 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002611    0.089505    0.992092    7.662552 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.089505    0.000071    7.662623 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016154    0.104295    0.259898    7.922521 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.104308    0.001158    7.923679 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057201    0.861072    1.557495    9.481174 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.861151    0.008231    9.489405 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              9.489405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.485896    7.123689   library hold time
                                              7.123689   data required time
---------------------------------------------------------------------------------------------
                                              7.123689   data required time
                                             -9.489405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.365716   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002645    0.070000    0.000000    5.690000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070064    0.000030    5.690031 ^ hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003798    0.105741    1.003333    6.693363 ^ hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.105741    0.000111    6.693474 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003678    0.102790    1.015293    7.708767 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.104174    0.000115    7.708883 ^ input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038777    0.198870    0.338751    8.047634 ^ input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.199194    0.005229    8.052862 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044154    0.671389    1.466879    9.519742 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.671425    0.005226    9.524968 ^ SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              9.524968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.505030    7.142823   library hold time
                                              7.142823   data required time
---------------------------------------------------------------------------------------------
                                              7.142823   data required time
                                             -9.524968   data arrival time
---------------------------------------------------------------------------------------------
                                              2.382145   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004444    0.070000    0.000000    5.690000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070133    0.000063    5.690063 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003098    0.095185    0.993165    6.683228 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.095185    0.000088    6.683317 ^ hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006098    0.136023    1.041190    7.724506 ^ hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.136023    0.000208    7.724714 ^ input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031492    0.167229    0.330488    8.055202 ^ input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.167529    0.004501    8.059704 ^ hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045237    0.687272    1.464890    9.524593 ^ hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.687336    0.006648    9.531241 ^ SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              9.531241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.503425    7.141219   library hold time
                                              7.141219   data required time
---------------------------------------------------------------------------------------------
                                              7.141219   data required time
                                             -9.531241   data arrival time
---------------------------------------------------------------------------------------------
                                              2.390023   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002977    0.070000    0.000000    5.690000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070080    0.000038    5.690038 ^ hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003472    0.101348    0.998595    6.688633 ^ hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.101348    0.000100    6.688733 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003968    0.106771    1.017870    7.706604 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.106771    0.000118    7.706722 ^ input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037773    0.194494    0.336688    8.043409 ^ input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.194833    0.005281    8.048691 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045671    0.693586    1.479372    9.528063 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.693641    0.006252    9.534315 ^ SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              9.534315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.502789    7.140583   library hold time
                                              7.140583   data required time
---------------------------------------------------------------------------------------------
                                              7.140583   data required time
                                             -9.534315   data arrival time
---------------------------------------------------------------------------------------------
                                              2.393732   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003236    0.070000    0.000000    5.690000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070092    0.000044    5.690044 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001843    0.080782    0.974860    6.664904 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.080782    0.000049    6.664953 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002697    0.090480    0.991673    7.656627 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.090480    0.000071    7.656698 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018935    0.116356    0.270398    7.927095 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.116378    0.001506    7.928602 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060189    0.904723    1.590124    9.518725 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.904840    0.009870    9.528596 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              9.528596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.481491    7.119284   library hold time
                                              7.119284   data required time
---------------------------------------------------------------------------------------------
                                              7.119284   data required time
                                             -9.528596   data arrival time
---------------------------------------------------------------------------------------------
                                              2.409312   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002977    0.070000    0.000000    5.690000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070079    0.000038    5.690038 ^ hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003138    0.095678    0.993733    6.683771 ^ hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.095678    0.000087    6.683858 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003957    0.106614    1.015581    7.699440 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.106614    0.000117    7.699557 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036834    0.190404    0.333817    8.033373 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.190746    0.005200    8.038573 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048161    0.729838    1.501671    9.540244 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.729905    0.006962    9.547207 ^ SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              9.547207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.499132    7.136926   library hold time
                                              7.136926   data required time
---------------------------------------------------------------------------------------------
                                              7.136926   data required time
                                             -9.547207   data arrival time
---------------------------------------------------------------------------------------------
                                              2.410281   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002794    0.070000    0.000000    5.440000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070072    0.000034    5.440034 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001829    0.080614    0.974653    6.414688 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.080614    0.000048    6.414736 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003523    0.102065    1.003617    7.418353 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.102065    0.000103    7.418457 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.018571    0.102962    0.232808    7.651265 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.102979    0.001276    7.652541 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073455    1.098108    1.711476    9.364017 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      1.098354    0.015185    9.379203 ^ SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              9.379203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312458    6.950251   library hold time
                                              6.950251   data required time
---------------------------------------------------------------------------------------------
                                              6.950251   data required time
                                             -9.379203   data arrival time
---------------------------------------------------------------------------------------------
                                              2.428951   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003584    0.070000    0.000000    5.690000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070094    0.000044    5.690044 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003188    0.096296    0.994469    6.684514 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.096296    0.000091    6.684605 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002886    0.092679    1.000242    7.684847 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.092679    0.000076    7.684923 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019389    0.118324    0.273042    7.957965 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.118346    0.001506    7.959472 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.063954    0.959507    1.627074    9.586545 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.959660    0.011478    9.598023 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              9.598023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.475962    7.113755   library hold time
                                              7.113755   data required time
---------------------------------------------------------------------------------------------
                                              7.113755   data required time
                                             -9.598023   data arrival time
---------------------------------------------------------------------------------------------
                                              2.484268   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003872    0.070000    0.000000    5.690000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070129    0.000061    5.690062 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002470    0.087910    0.984015    6.674076 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.087910    0.000067    6.674143 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002833    0.092062    0.996329    7.670473 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.092062    0.000078    7.670551 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.019555    0.106945    0.231478    7.902029 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.106968    0.001467    7.903496 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075143    1.122658    1.729332    9.632828 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      1.122929    0.015990    9.648818 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              9.648818   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.468231    7.106023   library hold time
                                              7.106023   data required time
---------------------------------------------------------------------------------------------
                                              7.106023   data required time
                                             -9.648818   data arrival time
---------------------------------------------------------------------------------------------
                                              2.542794   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003369    0.070000    0.000000    5.690000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070099    0.000047    5.690047 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002400    0.087161    0.982993    6.673040 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.087161    0.000064    6.673104 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002586    0.089232    0.992453    7.665557 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.089232    0.000046    7.665604 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020041    0.108704    0.231607    7.897210 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.108738    0.001746    7.898956 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078938    1.177970    1.766184    9.665140 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      1.178277    0.017351    9.682490 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              9.682490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.466581    7.104374   library hold time
                                              7.104374   data required time
---------------------------------------------------------------------------------------------
                                              7.104374   data required time
                                             -9.682490   data arrival time
---------------------------------------------------------------------------------------------
                                              2.578116   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004200    0.070000    0.000000    5.440000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070145    0.000069    5.440069 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005609    0.129589    1.025899    6.465969 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.129589    0.000201    6.466169 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004282    0.111274    1.033018    7.499187 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.111274    0.000138    7.499325 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018154    0.101118    0.235391    7.734716 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.101148    0.001604    7.736320 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.081828    1.220295    1.790060    9.526380 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      1.220649    0.018787    9.545167 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              9.545167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.312556    6.950349   library hold time
                                              6.950349   data required time
---------------------------------------------------------------------------------------------
                                              6.950349   data required time
                                             -9.545167   data arrival time
---------------------------------------------------------------------------------------------
                                              2.594818   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003190    0.070000    0.000000    5.690000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070089    0.000042    5.690042 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002302    0.086122    0.981556    6.671598 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.086122    0.000045    6.671643 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005041    0.122281    1.025746    7.697390 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.122281    0.000177    7.697567 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015664    0.091150    0.232514    7.930080 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.091164    0.001092    7.931171 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078368    1.169560    1.754586    9.685758 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      1.169840    0.016657    9.702415 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              9.702415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.637793   clock uncertainty
                                  0.000000    6.637793   clock reconvergence pessimism
                                  0.466833    7.104626   library hold time
                                              7.104626   data required time
---------------------------------------------------------------------------------------------
                                              7.104626   data required time
                                             -9.702415   data arrival time
---------------------------------------------------------------------------------------------
                                              2.597789   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027343    0.035859    1.851765    7.377387 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.035859    0.002637    7.380023 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.173484    0.309015    7.689039 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.173593    0.003754    7.692793 v wbs_dat_o[15] (out)
                                              7.692793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692793   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152793   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028886    0.035711    1.852267    7.377890 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.035711    0.003268    7.381157 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.173372    0.308957    7.690114 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.173475    0.003653    7.693768 v wbs_dat_o[14] (out)
                                              7.693768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.693768   data arrival time
---------------------------------------------------------------------------------------------
                                              3.153768   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.039116    0.037819    1.855929    7.381552 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.037829    0.004981    7.386533 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.173739    0.309934    7.696467 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.173858    0.003908    7.700375 v wbs_dat_o[13] (out)
                                              7.700375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.700375   data arrival time
---------------------------------------------------------------------------------------------
                                              3.160375   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047081    0.040160    1.858536    7.384158 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.040542    0.006579    7.390737 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.172913    0.311190    7.701927 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.172988    0.003156    7.705083 v wbs_dat_o[12] (out)
                                              7.705083   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.705083   data arrival time
---------------------------------------------------------------------------------------------
                                              3.165083   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049230    0.040792    1.859297    7.384920 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.041290    0.007030    7.391950 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191220    0.173591    0.311436    7.703386 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.173703    0.003806    7.707191 v wbs_dat_o[11] (out)
                                              7.707191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.707191   data arrival time
---------------------------------------------------------------------------------------------
                                              3.167192   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052879    0.039445    1.858926    7.384549 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.044189    0.007181    7.391730 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.173340    0.312661    7.704391 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.173443    0.003652    7.708043 v wbs_dat_o[20] (out)
                                              7.708043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.708043   data arrival time
---------------------------------------------------------------------------------------------
                                              3.168043   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050535    0.040996    1.859274    7.384896 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.041976    0.008026    7.392922 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191748    0.174129    0.311476    7.704398 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.174291    0.004515    7.708913 v wbs_dat_o[9] (out)
                                              7.708913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.708913   data arrival time
---------------------------------------------------------------------------------------------
                                              3.168913   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053896    0.042210    1.860494    7.386117 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.043567    0.008163    7.394279 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191059    0.173432    0.312454    7.706733 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.173535    0.003657    7.710390 v wbs_dat_o[10] (out)
                                              7.710390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.710390   data arrival time
---------------------------------------------------------------------------------------------
                                              3.170390   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055813    0.042933    1.860679    7.386302 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.045203    0.007942    7.394243 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190703    0.173088    0.313234    7.707478 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.173171    0.003307    7.710784 v wbs_dat_o[8] (out)
                                              7.710784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.710784   data arrival time
---------------------------------------------------------------------------------------------
                                              3.170784   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057386    0.042316    1.860132    7.385755 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.047703    0.007444    7.393198 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.173578    0.314145    7.707344 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.173697    0.003914    7.711257 v wbs_dat_o[17] (out)
                                              7.711257   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.711257   data arrival time
---------------------------------------------------------------------------------------------
                                              3.171257   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056169    0.043256    1.860717    7.386339 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.045781    0.008088    7.394427 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191229    0.173598    0.313344    7.707771 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.173715    0.003881    7.711653 v wbs_dat_o[6] (out)
                                              7.711653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.711653   data arrival time
---------------------------------------------------------------------------------------------
                                              3.171653   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056018    0.045897    1.859903    7.385525 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.051340    0.006622    7.392147 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191043    0.173442    0.315671    7.707818 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.173558    0.003874    7.711692 v wbs_dat_o[25] (out)
                                              7.711692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.711692   data arrival time
---------------------------------------------------------------------------------------------
                                              3.171692   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062729    0.045201    1.861859    7.387481 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.050722    0.007472    7.394953 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.172928    0.315677    7.710630 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.173003    0.003157    7.713787 v wbs_dat_o[5] (out)
                                              7.713787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.713787   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173787   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060041    0.043774    1.860958    7.386580 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.049489    0.007683    7.394264 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192184    0.174483    0.314833    7.709097 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.174662    0.004738    7.713835 v wbs_dat_o[24] (out)
                                              7.713835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.713835   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173835   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062843    0.045661    1.862818    7.388440 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.049456    0.008076    7.396516 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.173415    0.315033    7.711550 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.173518    0.003655    7.715205 v wbs_dat_o[4] (out)
                                              7.715205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.715205   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175205   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061727    0.046047    1.862404    7.388027 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.049022    0.007962    7.395988 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.174947    0.316316    7.712305 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.175017    0.003083    7.715388 v wbs_dat_o[7] (out)
                                              7.715388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.715388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175388   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053938    0.045367    1.859915    7.385537 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.048133    0.011886    7.397423 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.173481    0.314288    7.711711 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.173598    0.003877    7.715589 v wbs_dat_o[29] (out)
                                              7.715589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.715589   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175588   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068128    0.049845    1.867682    7.393304 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.049845    0.003962    7.397266 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.173030    0.315232    7.712498 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.173112    0.003305    7.715803 v wbs_dat_o[21] (out)
                                              7.715803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.715803   data arrival time
---------------------------------------------------------------------------------------------
                                              3.175802   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067372    0.049231    1.867608    7.393230 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.049231    0.003917    7.397147 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191328    0.173742    0.314604    7.711751 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.173885    0.004261    7.716012 v wbs_dat_o[26] (out)
                                              7.716012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.716012   data arrival time
---------------------------------------------------------------------------------------------
                                              3.176012   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066988    0.048467    1.863043    7.388666 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.053436    0.007463    7.396128 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.173357    0.316739    7.712867 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.173460    0.003654    7.716521 v wbs_dat_o[16] (out)
                                              7.716521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.716521   data arrival time
---------------------------------------------------------------------------------------------
                                              3.176521   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073201    0.052037    1.869390    7.395013 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.052037    0.004737    7.399749 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.172907    0.316239    7.715989 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.172982    0.003156    7.719145 v wbs_dat_o[23] (out)
                                              7.719145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.719145   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179145   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073320    0.051827    1.869439    7.395061 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.051827    0.004824    7.399885 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190996    0.173380    0.315953    7.715839 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.173489    0.003753    7.719592 v wbs_dat_o[27] (out)
                                              7.719592   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.719592   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179591   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063892    0.047979    1.861728    7.387350 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.057120    0.013654    7.401004 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.173146    0.318380    7.719385 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.173237    0.003455    7.722839 v wbs_dat_o[19] (out)
                                              7.722839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.722839   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182839   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064842    0.047345    1.862000    7.387622 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.057589    0.013889    7.401511 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.173304    0.318522    7.720033 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.173407    0.003652    7.723685 v wbs_dat_o[18] (out)
                                              7.723685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.723685   data arrival time
---------------------------------------------------------------------------------------------
                                              3.183685   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081410    0.055259    1.873069    7.398692 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.055259    0.004606    7.403297 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.173658    0.317349    7.720646 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.173789    0.004095    7.724742 v wbs_dat_o[0] (out)
                                              7.724742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.724742   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184742   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067396    0.050637    1.861942    7.387565 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.060251    0.015600    7.403164 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.173303    0.319692    7.722857 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.173406    0.003653    7.726510 v wbs_dat_o[22] (out)
                                              7.726510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.726510   data arrival time
---------------------------------------------------------------------------------------------
                                              3.186509   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069974    0.049315    1.864060    7.389682 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.060043    0.013622    7.403304 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191105    0.173418    0.319693    7.722997 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.173520    0.003654    7.726651 v wbs_dat_o[3] (out)
                                              7.726651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.726651   data arrival time
---------------------------------------------------------------------------------------------
                                              3.186651   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084112    0.056596    1.873908    7.399530 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.056596    0.004803    7.404334 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.174863    0.319582    7.723915 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.174932    0.003082    7.726997 v wbs_dat_o[1] (out)
                                              7.726997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.726997   data arrival time
---------------------------------------------------------------------------------------------
                                              3.186997   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066483    0.048431    1.861465    7.387088 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.060102    0.017569    7.404656 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.173598    0.319366    7.724022 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.173734    0.004161    7.728184 v wbs_dat_o[28] (out)
                                              7.728184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.728184   data arrival time
---------------------------------------------------------------------------------------------
                                              3.188184   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075516    0.056509    1.865311    7.390934 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.064566    0.015275    7.406209 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190803    0.173178    0.321491    7.727700 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.173280    0.003650    7.731349 v wbs_dat_o[2] (out)
                                              7.731349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.731349   data arrival time
---------------------------------------------------------------------------------------------
                                              3.191349   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.072738    0.049624    1.861952    7.387574 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.066985    0.020203    7.407777 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.173334    0.322465    7.730242 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.173450    0.003872    7.734115 v wbs_dat_o[31] (out)
                                              7.734115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.734115   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194115   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.072014    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727    4.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490881    5.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001244    5.152852 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291    5.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014479    5.525622 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075411    0.050047    1.862097    7.387719 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.069571    0.021008    7.408727 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191166    0.173509    0.323604    7.732331 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.173635    0.004013    7.736344 v wbs_dat_o[30] (out)
                                              7.736344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.736344   data arrival time
---------------------------------------------------------------------------------------------
                                              3.196344   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002583    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000028   17.150028 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008257    0.106655    0.167152   17.317179 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.106655    0.000378   17.317558 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004338    0.050436    0.084816   17.402374 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.050436    0.000059   17.402431 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.402431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.010063    6.134471 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.312290    6.446762 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001487    6.448248 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.548248   clock uncertainty
                                  0.000000    6.548248   clock reconvergence pessimism
                                  0.664308    7.212556   library removal time
                                              7.212556   data required time
---------------------------------------------------------------------------------------------
                                              7.212556   data required time
                                            -17.402431   data arrival time
---------------------------------------------------------------------------------------------
                                             10.189876   slack (MET)



