// Seed: 4215715570
module module_0;
  wire id_1;
  wire id_2, id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_16 = 32'd43,
    parameter id_3  = 32'd39
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16
);
  inout wire _id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 ();
  inout wire id_9;
  input wire id_8;
  xor primCall (id_1, id_11, id_14, id_15, id_2, id_4, id_6, id_7, id_8, id_9);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  inout wire id_1;
  logic [(  1  ) : id_3  &  (  1  )] id_17;
  logic id_18;
  ;
  wire [1 'd0 : -1 'b0] id_19;
  wire [id_16 : -1] id_20;
endmodule
