

================================================================
== Vitis HLS Report for 'arp_table'
================================================================
* Date:           Fri Sep  8 14:08:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.633 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.400 ns|  12.400 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpTableInsertFifo, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:224]   --->   Operation 6 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:224]   --->   Operation 7 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_i_29 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %macIpEncode_i, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:228]   --->   Operation 8 'nbreadreq' 'tmp_i_29' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %tmp_i_29, void %if.end14.i, void %if.then3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:228]   --->   Operation 9 'br' 'br_ln228' <Predicate = (!tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %networkMask, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.45ns)   --->   "%networkMask_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %networkMask"   --->   Operation 11 'read' 'networkMask_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gatewayIP, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.45ns)   --->   "%auxIP = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %gatewayIP"   --->   Operation 13 'read' 'auxIP' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.39ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:205]   --->   Operation 15 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %arpTable_valid, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %arpTable_ipAddress, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i48 %arpTable_macAddress, i64 666, i64 207, i64 1"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arpTable_valid, void @empty_10, i32 0, i32 0, void @empty_14, i32 1, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpTable_ipAddress, void @empty_10, i32 0, i32 0, void @empty_14, i32 1, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %arpTable_macAddress, void @empty_10, i32 0, i32 0, void @empty_14, i32 1, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:205]   --->   Operation 38 'specpipeline' 'specpipeline_ln205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.45ns)   --->   "%query_ip = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:229]   --->   Operation 39 'read' 'query_ip' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln232)   --->   "%xor_ln232 = xor i32 %myIpAddress_read, i32 %query_ip" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:232]   --->   Operation 40 'xor' 'xor_ln232' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln232)   --->   "%and_ln232 = and i32 %networkMask_read, i32 %xor_ln232" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:232]   --->   Operation 41 'and' 'and_ln232' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln232 = icmp_eq  i32 %and_ln232, i32 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:232]   --->   Operation 42 'icmp' 'icmp_ln232' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %query_ip, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 43 'partselect' 'tmp_7_i' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %auxIP, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 44 'partselect' 'tmp_8_i' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.30ns)   --->   "%select_ln232 = select i1 %icmp_ln232, i8 %tmp_7_i, i8 %tmp_8_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:232]   --->   Operation 45 'select' 'select_ln232' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.41ns)   --->   "%arpTableInsertFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpTableInsertFifo" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:225]   --->   Operation 46 'read' 'arpTableInsertFifo_read' <Predicate = (tmp_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%currEntry_macAddress = trunc i128 %arpTableInsertFifo_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:225]   --->   Operation 47 'trunc' 'currEntry_macAddress' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%currEntry_ipAddress = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %arpTableInsertFifo_read, i32 64, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:225]   --->   Operation 48 'partselect' 'currEntry_ipAddress' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%currEntry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %arpTableInsertFifo_read, i128 96" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:225]   --->   Operation 49 'bitselect' 'currEntry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %arpTableInsertFifo_read, i32 88, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.hpp:73->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 50 'partselect' 'tmp_9_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i8 %tmp_9_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 51 'zext' 'zext_ln226' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%arpTable_macAddress_addr = getelementptr i48 %arpTable_macAddress, i64 0, i64 %zext_ln226" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 52 'getelementptr' 'arpTable_macAddress_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%store_ln226 = store i48 %currEntry_macAddress, i8 %arpTable_macAddress_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 53 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arpTable_ipAddress_addr = getelementptr i32 %arpTable_ipAddress, i64 0, i64 %zext_ln226" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 54 'getelementptr' 'arpTable_ipAddress_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.19ns)   --->   "%store_ln226 = store i32 %currEntry_ipAddress, i8 %arpTable_ipAddress_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 55 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 1.19> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%arpTable_valid_addr = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln226" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 56 'getelementptr' 'arpTable_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.59ns)   --->   "%store_ln226 = store i1 %currEntry_valid, i8 %arpTable_valid_addr" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226]   --->   Operation 57 'store' 'store_ln226' <Predicate = (tmp_i)> <Delay = 0.59> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln227 = br void %arp_table.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:227]   --->   Operation 58 'br' 'br_ln227' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i8 %select_ln232" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 59 'zext' 'zext_ln237' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%arpTable_macAddress_addr_1 = getelementptr i48 %arpTable_macAddress, i64 0, i64 %zext_ln237" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 60 'getelementptr' 'arpTable_macAddress_addr_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.20ns)   --->   "%currEntry_macAddress_1 = load i8 %arpTable_macAddress_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 61 'load' 'currEntry_macAddress_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%arpTable_ipAddress_addr_1 = getelementptr i32 %arpTable_ipAddress, i64 0, i64 %zext_ln237" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 62 'getelementptr' 'arpTable_ipAddress_addr_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.19ns)   --->   "%currEntry_ipAddress_1 = load i8 %arpTable_ipAddress_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 63 'load' 'currEntry_ipAddress_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 1.19> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%arpTable_valid_addr_1 = getelementptr i1 %arpTable_valid, i64 0, i64 %zext_ln237" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 64 'getelementptr' 'arpTable_valid_addr_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (0.59ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 65 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.59> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 66 [1/2] (1.20ns)   --->   "%currEntry_macAddress_1 = load i8 %arpTable_macAddress_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 66 'load' 'currEntry_macAddress_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 1.20> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 48> <Depth = 256> <RAM>
ST_4 : Operation 67 [1/2] (1.19ns)   --->   "%currEntry_ipAddress_1 = load i8 %arpTable_ipAddress_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 67 'load' 'currEntry_ipAddress_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 1.19> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/2] (0.59ns)   --->   "%currEntry_valid_1 = load i8 %arpTable_valid_addr_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:237]   --->   Operation 68 'load' 'currEntry_valid_1' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.59> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %currEntry_valid_1, void %if.then12.i, void %if.end13.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:239]   --->   Operation 69 'br' 'br_ln239' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_10_i = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i32.i16.i48, i1 %currEntry_valid_1, i32 %currEntry_ipAddress_1, i16 0, i48 %currEntry_macAddress_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:243]   --->   Operation 70 'bitconcatenate' 'tmp_10_i' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i97 %tmp_10_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:243]   --->   Operation 71 'zext' 'zext_ln243' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.41ns)   --->   "%write_ln243 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i, i128 %zext_ln243" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:243]   --->   Operation 72 'write' 'write_ln243' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln244 = br void %if.end14.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:244]   --->   Operation 73 'br' 'br_ln244' <Predicate = (!tmp_i & tmp_i_29)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 74 [1/1] (1.45ns)   --->   "%write_ln240 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %arpRequestFifo, i32 %query_ip" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:240]   --->   Operation 74 'write' 'write_ln240' <Predicate = (!tmp_i & tmp_i_29 & !currEntry_valid_1)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln241 = br void %if.end13.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:241]   --->   Operation 75 'br' 'br_ln241' <Predicate = (!tmp_i & tmp_i_29 & !currEntry_valid_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arp_table.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arpTable_macAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpTable_ipAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ arpTable_valid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gatewayIP]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ networkMask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpRequestFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_rsp_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                      (nbreadreq     ) [ 011111]
br_ln224                   (br            ) [ 000000]
tmp_i_29                   (nbreadreq     ) [ 011111]
br_ln228                   (br            ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
networkMask_read           (read          ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
auxIP                      (read          ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
myIpAddress_read           (read          ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specmemcore_ln0            (specmemcore   ) [ 000000]
specmemcore_ln0            (specmemcore   ) [ 000000]
specmemcore_ln0            (specmemcore   ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specpipeline_ln205         (specpipeline  ) [ 000000]
query_ip                   (read          ) [ 011111]
xor_ln232                  (xor           ) [ 000000]
and_ln232                  (and           ) [ 000000]
icmp_ln232                 (icmp          ) [ 000000]
tmp_7_i                    (partselect    ) [ 000000]
tmp_8_i                    (partselect    ) [ 000000]
select_ln232               (select        ) [ 010100]
arpTableInsertFifo_read    (read          ) [ 000000]
currEntry_macAddress       (trunc         ) [ 000000]
currEntry_ipAddress        (partselect    ) [ 000000]
currEntry_valid            (bitselect     ) [ 000000]
tmp_9_i                    (partselect    ) [ 000000]
zext_ln226                 (zext          ) [ 000000]
arpTable_macAddress_addr   (getelementptr ) [ 000000]
store_ln226                (store         ) [ 000000]
arpTable_ipAddress_addr    (getelementptr ) [ 000000]
store_ln226                (store         ) [ 000000]
arpTable_valid_addr        (getelementptr ) [ 000000]
store_ln226                (store         ) [ 000000]
br_ln227                   (br            ) [ 000000]
zext_ln237                 (zext          ) [ 000000]
arpTable_macAddress_addr_1 (getelementptr ) [ 001010]
arpTable_ipAddress_addr_1  (getelementptr ) [ 001010]
arpTable_valid_addr_1      (getelementptr ) [ 001010]
currEntry_macAddress_1     (load          ) [ 000000]
currEntry_ipAddress_1      (load          ) [ 000000]
currEntry_valid_1          (load          ) [ 010001]
br_ln239                   (br            ) [ 000000]
tmp_10_i                   (bitconcatenate) [ 000000]
zext_ln243                 (zext          ) [ 000000]
write_ln243                (write         ) [ 000000]
br_ln244                   (br            ) [ 000000]
write_ln240                (write         ) [ 000000]
br_ln241                   (br            ) [ 000000]
br_ln0                     (br            ) [ 000000]
ret_ln0                    (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arpTable_macAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_macAddress"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arpTable_ipAddress">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_ipAddress"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arpTable_valid">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTable_valid"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gatewayIP">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gatewayIP"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="networkMask">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="networkMask"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="macIpEncode_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpRequestFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpRequestFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="macIpEncode_rsp_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i32.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_i_29_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_29/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="networkMask_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="networkMask_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="auxIP_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="auxIP/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="myIpAddress_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="query_ip_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="query_ip/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arpTableInsertFifo_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpTableInsertFifo_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln243_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="0" index="2" bw="97" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln243/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln240_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="3"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln240/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arpTable_macAddress_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="48" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="48" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln226/2 currEntry_macAddress_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="arpTable_ipAddress_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_ipAddress_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln226/2 currEntry_ipAddress_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="arpTable_valid_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln226/2 currEntry_valid_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="arpTable_macAddress_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="48" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_macAddress_addr_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="arpTable_ipAddress_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_ipAddress_addr_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="arpTable_valid_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arpTable_valid_addr_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln232_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln232/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln232_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln232/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln232_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_7_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_8_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln232_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="currEntry_macAddress_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="128" slack="0"/>
<pin id="265" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currEntry_macAddress/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="currEntry_ipAddress_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="128" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="8" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currEntry_ipAddress/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="currEntry_valid_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="128" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currEntry_valid/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_9_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="128" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="0"/>
<pin id="292" dir="0" index="3" bw="8" slack="0"/>
<pin id="293" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln226_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln226/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln237_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_10_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="97" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="1" slack="0"/>
<pin id="316" dir="0" index="4" bw="48" slack="0"/>
<pin id="317" dir="1" index="5" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_i/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln243_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="97" slack="0"/>
<pin id="325" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_i_29_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_29 "/>
</bind>
</comp>

<comp id="336" class="1005" name="query_ip_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="3"/>
<pin id="338" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="query_ip "/>
</bind>
</comp>

<comp id="341" class="1005" name="select_ln232_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln232 "/>
</bind>
</comp>

<comp id="346" class="1005" name="arpTable_macAddress_addr_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_macAddress_addr_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="arpTable_ipAddress_addr_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_ipAddress_addr_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="arpTable_valid_addr_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="arpTable_valid_addr_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="currEntry_valid_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currEntry_valid_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="90" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="84" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="84" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="84" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="84" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="221"><net_src comp="122" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="128" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="110" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="128" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="116" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="229" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="235" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="245" pin="4"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="134" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="134" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="268" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="134" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="294"><net_src comp="80" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="134" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="187" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="174" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="88" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="322"><net_src comp="161" pin="3"/><net_sink comp="311" pin=4"/></net>

<net id="326"><net_src comp="311" pin="5"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="331"><net_src comp="94" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="102" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="128" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="344"><net_src comp="255" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="349"><net_src comp="193" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="354"><net_src comp="201" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="359"><net_src comp="209" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="364"><net_src comp="187" pin="3"/><net_sink comp="361" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arpTable_macAddress | {2 }
	Port: arpTable_ipAddress | {2 }
	Port: arpTable_valid | {2 }
	Port: arpRequestFifo | {5 }
	Port: macIpEncode_rsp_i | {4 }
 - Input state : 
	Port: arp_table : arpTable_macAddress | {3 4 }
	Port: arp_table : arpTable_ipAddress | {3 4 }
	Port: arp_table : arpTable_valid | {3 4 }
	Port: arp_table : myIpAddress | {2 }
	Port: arp_table : gatewayIP | {2 }
	Port: arp_table : networkMask | {2 }
	Port: arp_table : arpTableInsertFifo | {1 2 }
	Port: arp_table : macIpEncode_i | {1 2 }
  - Chain level:
	State 1
	State 2
		select_ln232 : 1
		zext_ln226 : 1
		arpTable_macAddress_addr : 2
		store_ln226 : 3
		arpTable_ipAddress_addr : 2
		store_ln226 : 3
		arpTable_valid_addr : 2
		store_ln226 : 3
	State 3
		arpTable_macAddress_addr_1 : 1
		currEntry_macAddress_1 : 2
		arpTable_ipAddress_addr_1 : 1
		currEntry_ipAddress_1 : 2
		arpTable_valid_addr_1 : 1
		currEntry_valid_1 : 2
	State 4
		br_ln239 : 1
		tmp_10_i : 1
		zext_ln243 : 2
		write_ln243 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln232_fu_229          |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln232_fu_217          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|    and   |           and_ln232_fu_223          |    0    |    32   |
|----------|-------------------------------------|---------|---------|
|  select  |         select_ln232_fu_255         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_94        |    0    |    0    |
|          |      tmp_i_29_nbreadreq_fu_102      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |     networkMask_read_read_fu_110    |    0    |    0    |
|          |          auxIP_read_fu_116          |    0    |    0    |
|   read   |     myIpAddress_read_read_fu_122    |    0    |    0    |
|          |         query_ip_read_fu_128        |    0    |    0    |
|          | arpTableInsertFifo_read_read_fu_134 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln243_write_fu_140      |    0    |    0    |
|          |       write_ln240_write_fu_147      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            tmp_7_i_fu_235           |    0    |    0    |
|partselect|            tmp_8_i_fu_245           |    0    |    0    |
|          |      currEntry_ipAddress_fu_268     |    0    |    0    |
|          |            tmp_9_i_fu_288           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |     currEntry_macAddress_fu_263     |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|        currEntry_valid_fu_279       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln226_fu_298          |    0    |    0    |
|   zext   |          zext_ln237_fu_305          |    0    |    0    |
|          |          zext_ln243_fu_323          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|           tmp_10_i_fu_311           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   111   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
| arpTable_ipAddress_addr_1_reg_351|    8   |
|arpTable_macAddress_addr_1_reg_346|    8   |
|   arpTable_valid_addr_1_reg_356  |    8   |
|     currEntry_valid_1_reg_361    |    1   |
|         query_ip_reg_336         |   32   |
|       select_ln232_reg_341       |    8   |
|         tmp_i_29_reg_332         |    1   |
|           tmp_i_reg_328          |    1   |
+----------------------------------+--------+
|               Total              |   67   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_174 |  p0  |   3  |   8  |   24   ||    14   |
| grp_access_fu_187 |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   || 1.25957 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   42   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   67   |   153  |
+-----------+--------+--------+--------+
