;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @0
	SUB -7, <-120
	SUB 700, 10
	SUB -7, <-120
	MOV -7, @-20
	CMP 2, @-60
	SPL <121, 103
	SUB #72, @200
	SPL 172
	SUB 270, 1
	SUB @121, 103
	SUB @117, 106
	SUB @-327, 100
	MOV 127, 106
	MOV 127, 106
	MOV 127, 106
	SUB 0, @0
	ADD #270, <1
	MOV 12, @10
	ADD #270, 1
	SUB #270, 1
	SPL 172
	SUB @172, 0
	SUB 27, 0
	DJN -1, @-20
	SUB -7, <-120
	JMZ 30, 9
	MOV -207, <-120
	MOV 20, @12
	MOV 20, @12
	CMP 90, @12
	CMP 2, @-60
	MOV 127, 106
	CMP 2, @-60
	CMP 90, @12
	CMP 90, @12
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV @121, 100
	MOV @121, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMZ 107, @20
	DAT #1, #900
	SUB #72, @200
	SUB @-127, 100
	JMP @72, #200
	JMP 12, <10
	JMP <121, 106
	DAT <772, <201
	SUB @-127, 100
	SLT 800, @-997
	SUB #72, @280
	MOV @10, @2
	MOV -7, <-20
	SLT 12, @-12
	DAT <630, #0
	JMP 10, 37
	SUB 0, @12
	SPL 100, 370
	ADD #772, @201
	JMP <-127, 100
	JMP <-127, 100
	ADD #772, @201
	DJN 0, <402
	SUB -7, <-120
	ADD #630, <0
	SPL <-163, 100
	ADD #630, <0
	DAT #803, <90
	ADD 70, 9
	SLT <800, @90
	SUB -803, -129
	ADD #630, <0
	SUB #10, 37
	SUB 80, 12
	SUB 80, 12
	MOV -1, <-20
	SLT 12, @-12
	CMP -308, -0
	MOV -1, <-20
	JMP <-127, 100
	CMP 721, 16
	DAT #30, #9
	DAT #30, #9
	SLT <800, @90
	ADD 270, 60
