Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d831e3e85fd7484a81ede669faf6897c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbenchLEGLiteSingle_behav xil_defaultlib.testbenchLEGLiteSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lance.hwang/Downloads/06misc/hwanglance_ee361hw6/HW6/HW6.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lance.hwang/Downloads/06misc/hwanglance_ee361hw6/HW6/HW6.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCLogic
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LEGLiteSingle
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DMemory_IO
Compiling module xil_defaultlib.testbenchLEGLiteSingle
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbenchLEGLiteSingle_behav
