CNP_PWM_CGE_GATING_DISABLE,VAR_0
HAS_PCH_CNP,FUNC_0
I915_READ,FUNC_1
I915_WRITE,FUNC_2
SOUTH_DSPCLK_GATE_D,VAR_1
cnp_init_clock_gating,FUNC_3
dev_priv,VAR_2
