`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_14(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b000000011011100001111110100011000111111111100110010111111110111111111111111101101110100000010101101000111111110001011100000001010110000111111110001100000;
		2'd1: data <= 153'b000000001101110100000001011111001000000001111100010111111010001101011111111010101011111111110100010111000000010110100001111111011111100011111111011111110;
		2'd2: data <= 153'b111111111110001001111111111011010011111111111011110111111111111001001111111111100101111111111111111110111111111101101111111111111001111011111111111101000;
		2'd3: data <= 153'b111111110101101110000000001000100000000000011111110000000001001001110000000101100100111111110101111011000000000101110111111111011111001011111111101100101;
		endcase
		end
	end
	assign dout = data;
endmodule
