--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Polytech\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml out_logic_intf.twx out_logic_intf.ncd -o
out_logic_intf.twr out_logic_intf.pcf

Design file:              out_logic_intf.ncd
Physical constraint file: out_logic_intf.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
IN_BUS<0>      |OUT_BUS<0>     |    6.529|
IN_BUS<0>      |OUT_BUS<1>     |    6.471|
IN_BUS<0>      |OUT_BUS<2>     |    6.469|
IN_BUS<0>      |OUT_BUS<3>     |    6.457|
IN_BUS<0>      |OUT_BUS<4>     |    6.457|
IN_BUS<0>      |OUT_BUS<5>     |    6.712|
IN_BUS<0>      |OUT_BUS<6>     |    6.293|
IN_BUS<0>      |OUT_BUS<7>     |    6.669|
IN_BUS<1>      |OUT_BUS<0>     |    7.144|
IN_BUS<1>      |OUT_BUS<1>     |    7.086|
IN_BUS<1>      |OUT_BUS<2>     |    7.067|
IN_BUS<1>      |OUT_BUS<3>     |    6.706|
IN_BUS<1>      |OUT_BUS<4>     |    6.706|
IN_BUS<1>      |OUT_BUS<5>     |    7.310|
IN_BUS<1>      |OUT_BUS<6>     |    6.908|
IN_BUS<1>      |OUT_BUS<7>     |    7.284|
IN_BUS<2>      |OUT_BUS<0>     |    6.538|
IN_BUS<2>      |OUT_BUS<1>     |    6.480|
IN_BUS<2>      |OUT_BUS<2>     |    6.475|
IN_BUS<2>      |OUT_BUS<3>     |    6.463|
IN_BUS<2>      |OUT_BUS<4>     |    6.463|
IN_BUS<2>      |OUT_BUS<5>     |    6.718|
IN_BUS<2>      |OUT_BUS<6>     |    6.302|
IN_BUS<2>      |OUT_BUS<7>     |    6.678|
---------------+---------------+---------+


Analysis completed Wed Apr 26 20:21:43 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



