# HW1_Project_ECE_AUTH_2024
HW 1 Course Project in Verilog ECE AUTH 2024 , 7th semester.

This project was developed as part of the HW1 assignment for the Electrical and Computer Engineering course in the 7th semester. The goal of this project is to design, implement, and simulate a digital system using Verilog Hardware Description Language (HDL). 
