version 3
clocks.vhd
clocks
VHDL
VHDL
clocks_test.xwv
Clocked
-
-
47360000000
ps
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLKIN
15625000000
15625000000
3000000000
7000000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
RESET
CLKIN
CLK
CLKIN
CLK8
CLKIN
INSAMPLE
CLKIN
OUTSAMPLE
CLKIN
OUTBYTE
CLKIN
SPICLK
CLKIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
CLK_DIFF
CLK8_DIFF
INSAMPLE_DIFF
OUTSAMPLE_DIFF
OUTBYTE_DIFF
SPICLK_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-
NOTE: This file was converted from the Granite version
