$date
	Sun Oct 23 03:11:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1030247
b11110 !
1"
#1030250
b11110 &
b11110 %
1$
#1030251
0"
#1030254
b1111 &
b1111 %
#1030258
b101110 &
b101110 %
#1030262
b10111 &
b10111 %
#1030266
b1000110 &
b1000110 %
#1030270
b100011 &
b100011 %
#1030274
b1101010 &
b1101010 %
#1030278
b110101 &
b110101 %
#1030282
b10100000 &
b10100000 %
#1030286
b1010000 &
b1010000 %
#1030290
b101000 &
b101000 %
#1030294
b10100 &
b10100 %
#1030298
b1010 &
b1010 %
#1030302
b101 &
b101 %
#1030306
b10000 &
b10000 %
#1030310
b1000 &
b1000 %
#1030314
b100 &
b100 %
#1030318
b10 &
b10 %
#1030322
b1 &
b1 %
1#
#1030326
b0 &
0#
b0 %
0$
#1988209
b100 !
1"
#1988210
b100 &
b100 %
1$
#1988211
0"
#1988214
b10 &
b10 %
#1988218
b1 &
b1 %
1#
#1988222
b0 &
0#
b0 %
0$
#3004987
b10000 !
1"
#3004990
b10000 &
b10000 %
1$
#3004991
0"
#3004994
b1000 &
b1000 %
#3004998
b100 &
b100 %
#3005002
b10 &
b10 %
#3005006
b1 &
1#
b1 %
#3005010
b0 &
b0 %
0#
0$
#4500012
