INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Assignment2/Question 2/Question2.srcs/sources_1/new/UpDownCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UpDownCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Assignment2/Question 2/Question2.srcs/sim_1/new/Question2Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Question2Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/Assignment1228/Assignment2/Question 2/Question2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
