<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='39' type='std::array&lt;std::vector&lt;int16_t&gt;, 16&gt;'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='34'>/// Sub reg indexes for getRegSplitParts.
  /// First index represents subreg size from 1 to 16 DWORDs.
  /// The inner vector is sorted by bit offset.
  /// Provided a register can be fully split with given subregs,
  /// all elements of the inner vector combined give a full lane mask.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='36' type='std::array&lt;std::vector&lt;int16_t&gt;, 16&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='71' u='m' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2020' u='m' c='_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj'/>
