 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 06:57:38 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_REGFILE/REGF_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[1][6]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[1][6]/Q (DFFRHQX2M)             0.25       0.25 f
  U0_REGFILE/REG1[6] (REGFILE)                            0.00       0.25 f
  U0_ALU/B[6] (ALU)                                       0.00       0.25 f
  U0_ALU/U3/Y (BUFX5M)                                    0.14       0.39 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_1)                   0.00       0.39 f
  U0_ALU/div_52/U11/Y (NAND2BX8M)                         0.13       0.52 f
  U0_ALU/div_52/U21/Y (INVX4M)                            0.05       0.57 r
  U0_ALU/div_52/U29/Y (NAND2X2M)                          0.08       0.65 f
  U0_ALU/div_52/U32/Y (INVX2M)                            0.07       0.71 r
  U0_ALU/div_52/U31/Y (NAND2X2M)                          0.11       0.82 f
  U0_ALU/div_52/U37/Y (CLKINVX8M)                         0.08       0.90 r
  U0_ALU/div_52/U13/Y (NAND2X6M)                          0.06       0.96 f
  U0_ALU/div_52/U90/Y (MXI2X6M)                           0.12       1.09 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.31 f
  U0_ALU/div_52/U99/Y (NAND2X4M)                          0.06       1.38 r
  U0_ALU/div_52/U100/Y (INVX4M)                           0.05       1.43 f
  U0_ALU/div_52/U87/Y (INVX4M)                            0.06       1.48 r
  U0_ALU/div_52/U10/Y (NAND2X6M)                          0.06       1.54 f
  U0_ALU/div_52/U9/Y (NAND2X6M)                           0.11       1.65 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.98 r
  U0_ALU/div_52/U59/Y (NAND2X4M)                          0.06       2.04 f
  U0_ALU/div_52/U62/Y (NAND3X4M)                          0.09       2.13 r
  U0_ALU/div_52/U63/Y (INVX2M)                            0.05       2.18 f
  U0_ALU/div_52/U103/Y (NOR2X4M)                          0.11       2.29 r
  U0_ALU/div_52/U94/Y (MXI2X4M)                           0.15       2.44 r
  U0_ALU/div_52/U16/Y (NAND2X3M)                          0.10       2.54 f
  U0_ALU/div_52/U6/Y (NAND3X4M)                           0.09       2.63 r
  U0_ALU/div_52/U74/Y (NAND2X1M)                          0.09       2.72 f
  U0_ALU/div_52/U75/Y (NAND3X2M)                          0.10       2.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       2.99 r
  U0_ALU/div_52/U96/Y (INVX2M)                            0.04       3.03 f
  U0_ALU/div_52/U93/Y (OR2X2M)                            0.18       3.21 f
  U0_ALU/div_52/U81/Y (INVX2M)                            0.08       3.29 r
  U0_ALU/div_52/U79/Y (NAND2X4M)                          0.06       3.35 f
  U0_ALU/div_52/U23/Y (NAND2X4M)                          0.10       3.44 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.38       3.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       3.99 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.31 r
  U0_ALU/div_52/U104/Y (CLKINVX4M)                        0.06       4.37 f
  U0_ALU/div_52/U43/Y (NOR2X4M)                           0.10       4.47 r
  U0_ALU/div_52/U18/Y (MXI2X3M)                           0.15       4.62 r
  U0_ALU/div_52/U91/Y (INVX4M)                            0.08       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       5.03 f
  U0_ALU/div_52/U95/Y (CLKNAND2X2M)                       0.06       5.10 r
  U0_ALU/div_52/U108/Y (NAND3X2M)                         0.10       5.20 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.25       5.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.23       5.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.88 f
  U0_ALU/div_52/U92/Y (INVX1M)                            0.07       5.95 r
  U0_ALU/div_52/U110/Y (OR2X4M)                           0.12       6.07 r
  U0_ALU/div_52/U84/Y (INVX4M)                            0.05       6.12 f
  U0_ALU/div_52/U2/Y (CLKNAND2X8M)                        0.05       6.17 r
  U0_ALU/div_52/U19/Y (NAND2X6M)                          0.06       6.23 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.34       6.57 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       7.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.23 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.46 f
  U0_ALU/div_52/U28/Y (NAND2X2M)                          0.09       7.54 r
  U0_ALU/div_52/U78/Y (NAND3X4M)                          0.12       7.66 f
  U0_ALU/div_52/U1/Y (NAND2BX4M)                          0.09       7.75 r
  U0_ALU/div_52/U4/Y (MX2X1M)                             0.24       7.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX2M)
                                                          0.39       8.38 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX2M)
                                                          0.25       8.62 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.23       8.85 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       9.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.22       9.29 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.22       9.51 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_1)            0.00       9.51 f
  U0_ALU/U146/Y (NOR2X4M)                                 0.08       9.59 r
  U0_ALU/U164/Y (AOI211X2M)                               0.07       9.67 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.67 f
  data arrival time                                                  9.67

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_REGFILE/REGF_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[1][6]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[1][6]/Q (DFFRHQX2M)             0.25       0.25 f
  U0_REGFILE/REG1[6] (REGFILE)                            0.00       0.25 f
  U0_ALU/B[6] (ALU)                                       0.00       0.25 f
  U0_ALU/U3/Y (BUFX5M)                                    0.14       0.39 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_1)                   0.00       0.39 f
  U0_ALU/div_52/U11/Y (NAND2BX8M)                         0.13       0.52 f
  U0_ALU/div_52/U21/Y (INVX4M)                            0.05       0.57 r
  U0_ALU/div_52/U29/Y (NAND2X2M)                          0.08       0.65 f
  U0_ALU/div_52/U32/Y (INVX2M)                            0.07       0.71 r
  U0_ALU/div_52/U31/Y (NAND2X2M)                          0.11       0.82 f
  U0_ALU/div_52/U37/Y (CLKINVX8M)                         0.08       0.90 r
  U0_ALU/div_52/U13/Y (NAND2X6M)                          0.06       0.96 f
  U0_ALU/div_52/U90/Y (MXI2X6M)                           0.12       1.09 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.31 f
  U0_ALU/div_52/U99/Y (NAND2X4M)                          0.06       1.38 r
  U0_ALU/div_52/U100/Y (INVX4M)                           0.05       1.43 f
  U0_ALU/div_52/U87/Y (INVX4M)                            0.06       1.48 r
  U0_ALU/div_52/U10/Y (NAND2X6M)                          0.06       1.54 f
  U0_ALU/div_52/U9/Y (NAND2X6M)                           0.11       1.65 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.98 r
  U0_ALU/div_52/U59/Y (NAND2X4M)                          0.06       2.04 f
  U0_ALU/div_52/U62/Y (NAND3X4M)                          0.09       2.13 r
  U0_ALU/div_52/U63/Y (INVX2M)                            0.05       2.18 f
  U0_ALU/div_52/U103/Y (NOR2X4M)                          0.11       2.29 r
  U0_ALU/div_52/U94/Y (MXI2X4M)                           0.15       2.44 r
  U0_ALU/div_52/U16/Y (NAND2X3M)                          0.10       2.54 f
  U0_ALU/div_52/U6/Y (NAND3X4M)                           0.09       2.63 r
  U0_ALU/div_52/U74/Y (NAND2X1M)                          0.09       2.72 f
  U0_ALU/div_52/U75/Y (NAND3X2M)                          0.10       2.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       2.99 r
  U0_ALU/div_52/U96/Y (INVX2M)                            0.04       3.03 f
  U0_ALU/div_52/U93/Y (OR2X2M)                            0.18       3.21 f
  U0_ALU/div_52/U81/Y (INVX2M)                            0.08       3.29 r
  U0_ALU/div_52/U79/Y (NAND2X4M)                          0.06       3.35 f
  U0_ALU/div_52/U23/Y (NAND2X4M)                          0.10       3.44 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.38       3.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       3.99 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.31 r
  U0_ALU/div_52/U104/Y (CLKINVX4M)                        0.06       4.37 f
  U0_ALU/div_52/U43/Y (NOR2X4M)                           0.10       4.47 r
  U0_ALU/div_52/U18/Y (MXI2X3M)                           0.15       4.62 r
  U0_ALU/div_52/U91/Y (INVX4M)                            0.08       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       5.03 f
  U0_ALU/div_52/U95/Y (CLKNAND2X2M)                       0.06       5.10 r
  U0_ALU/div_52/U108/Y (NAND3X2M)                         0.10       5.20 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.25       5.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.23       5.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.88 f
  U0_ALU/div_52/U92/Y (INVX1M)                            0.07       5.95 r
  U0_ALU/div_52/U110/Y (OR2X4M)                           0.12       6.07 r
  U0_ALU/div_52/U83/Y (CLKNAND2X4M)                       0.11       6.18 f
  U0_ALU/div_52/U19/Y (NAND2X6M)                          0.11       6.29 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.37       6.66 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.16       6.83 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.16       6.99 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.16       7.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.17       7.32 r
  U0_ALU/div_52/U27/Y (CLKNAND2X2M)                       0.12       7.44 f
  U0_ALU/div_52/U78/Y (NAND3X4M)                          0.14       7.58 r
  U0_ALU/div_52/U1/Y (NAND2BX4M)                          0.07       7.65 f
  U0_ALU/div_52/U38/Y (INVX2M)                            0.15       7.80 r
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_1)            0.00       7.80 r
  U0_ALU/U113/Y (OAI2BB1XLM)                              0.18       7.98 r
  U0_ALU/U12/Y (AOI21X1M)                                 0.06       8.04 f
  U0_ALU/U64/Y (AOI31X2M)                                 0.17       8.21 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX1M)                      0.00       8.21 r
  data arrival time                                                  8.21

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U18/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.09 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.22 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.40 f
  U0_ALU/mult_49/FS_1/U3/Y (XNOR2X2M)                     0.12       6.52 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.52 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.52 r
  U0_ALU/U18/Y (OAI2BB1X2M)                               0.15       6.66 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.66 r
  data arrival time                                                  6.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.66
  --------------------------------------------------------------------------
  slack (MET)                                                        2.84


  Startpoint: U0_REGFILE/REGF_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[1][6]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[1][6]/Q (DFFRHQX2M)             0.25       0.25 f
  U0_REGFILE/REG1[6] (REGFILE)                            0.00       0.25 f
  U0_ALU/B[6] (ALU)                                       0.00       0.25 f
  U0_ALU/U3/Y (BUFX5M)                                    0.14       0.39 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_1)                   0.00       0.39 f
  U0_ALU/div_52/U11/Y (NAND2BX8M)                         0.13       0.52 f
  U0_ALU/div_52/U21/Y (INVX4M)                            0.05       0.57 r
  U0_ALU/div_52/U29/Y (NAND2X2M)                          0.08       0.65 f
  U0_ALU/div_52/U32/Y (INVX2M)                            0.07       0.71 r
  U0_ALU/div_52/U31/Y (NAND2X2M)                          0.11       0.82 f
  U0_ALU/div_52/U37/Y (CLKINVX8M)                         0.08       0.90 r
  U0_ALU/div_52/U13/Y (NAND2X6M)                          0.06       0.96 f
  U0_ALU/div_52/U90/Y (MXI2X6M)                           0.12       1.09 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.31 f
  U0_ALU/div_52/U99/Y (NAND2X4M)                          0.06       1.38 r
  U0_ALU/div_52/U100/Y (INVX4M)                           0.05       1.43 f
  U0_ALU/div_52/U87/Y (INVX4M)                            0.06       1.48 r
  U0_ALU/div_52/U10/Y (NAND2X6M)                          0.06       1.54 f
  U0_ALU/div_52/U9/Y (NAND2X6M)                           0.11       1.65 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.98 r
  U0_ALU/div_52/U59/Y (NAND2X4M)                          0.06       2.04 f
  U0_ALU/div_52/U62/Y (NAND3X4M)                          0.09       2.13 r
  U0_ALU/div_52/U63/Y (INVX2M)                            0.05       2.18 f
  U0_ALU/div_52/U103/Y (NOR2X4M)                          0.11       2.29 r
  U0_ALU/div_52/U94/Y (MXI2X4M)                           0.15       2.44 r
  U0_ALU/div_52/U16/Y (NAND2X3M)                          0.10       2.54 f
  U0_ALU/div_52/U6/Y (NAND3X4M)                           0.09       2.63 r
  U0_ALU/div_52/U74/Y (NAND2X1M)                          0.09       2.72 f
  U0_ALU/div_52/U75/Y (NAND3X2M)                          0.10       2.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       2.99 r
  U0_ALU/div_52/U96/Y (INVX2M)                            0.04       3.03 f
  U0_ALU/div_52/U93/Y (OR2X2M)                            0.18       3.21 f
  U0_ALU/div_52/U81/Y (INVX2M)                            0.08       3.29 r
  U0_ALU/div_52/U79/Y (NAND2X4M)                          0.06       3.35 f
  U0_ALU/div_52/U23/Y (NAND2X4M)                          0.10       3.44 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.38       3.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.16       3.99 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.31 r
  U0_ALU/div_52/U104/Y (CLKINVX4M)                        0.06       4.37 f
  U0_ALU/div_52/U43/Y (NOR2X4M)                           0.10       4.47 r
  U0_ALU/div_52/U18/Y (MXI2X3M)                           0.15       4.62 r
  U0_ALU/div_52/U91/Y (INVX4M)                            0.08       4.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.34       5.03 f
  U0_ALU/div_52/U95/Y (CLKNAND2X2M)                       0.06       5.10 r
  U0_ALU/div_52/U108/Y (NAND3X2M)                         0.10       5.20 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.25       5.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.23       5.67 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.88 f
  U0_ALU/div_52/U111/Y (AND2X1M)                          0.18       6.06 f
  U0_ALU/div_52/U35/Y (INVX2M)                            0.07       6.12 r
  U0_ALU/div_52/U39/Y (INVX2M)                            0.08       6.20 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_1)            0.00       6.20 f
  U0_ALU/U70/Y (AOI22XLM)                                 0.27       6.47 r
  U0_ALU/U67/Y (AOI31X2M)                                 0.12       6.59 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.59 f
  data arrival time                                                  6.59

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -6.59
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U18/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.09 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.26 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.26 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.26 r
  U0_ALU/U19/Y (OAI2BB1X2M)                               0.13       6.39 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.39 r
  data arrival time                                                  6.39

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U18/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.85 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.95 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.95 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.95 r
  U0_ALU/U20/Y (OAI2BB1X2M)                               0.15       6.10 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.10 r
  data arrival time                                                  6.10

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U18/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.45 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.71 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.71 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.71 r
  U0_ALU/U22/Y (OAI2BB1X2M)                               0.12       5.83 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.83 r
  data arrival time                                                  5.83

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.83
  --------------------------------------------------------------------------
  slack (MET)                                                        3.67


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U18/Y (CLKXOR2X2M)                       0.31       4.75 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.75 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.82 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.19 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.29 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.29 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.29 r
  U0_ALU/U21/Y (OAI2BB1X2M)                               0.15       5.44 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.44 r
  data arrival time                                                  5.44

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U106/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_3/S (ADDFX2M)                         0.58       4.44 f
  U0_ALU/mult_49/U10/Y (CLKXOR2X2M)                       0.30       4.74 r
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U33/Y (NOR2X1M)                     0.06       4.80 f
  U0_ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.20       5.01 f
  U0_ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.19 r
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.19 r
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.19 r
  U0_ALU/U26/Y (OAI2BB1X2M)                               0.12       5.32 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.32 r
  data arrival time                                                  5.32

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                        4.19


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U108/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U7/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_49/U28/Y (INVX2M)                           0.08       4.53 r
  U0_ALU/mult_49/U27/Y (XNOR2X2M)                         0.17       4.70 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.70 r
  U0_ALU/mult_49/FS_1/U7/Y (INVX2M)                       0.06       4.76 f
  U0_ALU/mult_49/FS_1/U8/Y (INVX2M)                       0.05       4.81 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.81 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.81 r
  U0_ALU/U86/Y (AOI2BB2XLM)                               0.11       4.92 f
  U0_ALU/U84/Y (AOI21X2M)                                 0.15       5.07 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.07 r
  data arrival time                                                  5.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.07
  --------------------------------------------------------------------------
  slack (MET)                                                        4.43


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U108/Y (NOR2X1M)                         0.17       0.96 r
  U0_ALU/mult_49/U7/Y (AND2X2M)                           0.16       1.12 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.66 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.21 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.76 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.31 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.86 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.45 f
  U0_ALU/mult_49/U17/Y (AND2X2M)                          0.20       4.65 f
  U0_ALU/mult_49/FS_1/B[7] (ALU_DW01_add_1)               0.00       4.65 f
  U0_ALU/mult_49/FS_1/U6/Y (INVX2M)                       0.06       4.71 r
  U0_ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                     0.15       4.86 r
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.86 r
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.86 r
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.15       5.01 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.01 r
  data arrival time                                                  5.01

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (MET)                                                        4.50


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.88 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.56       4.44 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.44 f
  U0_ALU/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.58 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.58 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.58 f
  U0_ALU/U83/Y (AOI221XLM)                                0.42       5.00 r
  U0_ALU/U80/Y (AOI31X2M)                                 0.14       5.14 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.14 f
  data arrival time                                                  5.14

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -5.14
  --------------------------------------------------------------------------
  slack (MET)                                                        4.50


  Startpoint: U0_REGFILE/REGF_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[1][6]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[1][6]/Q (DFFRHQX2M)             0.25       0.25 f
  U0_REGFILE/REG1[6] (REGFILE)                            0.00       0.25 f
  U0_ALU/B[6] (ALU)                                       0.00       0.25 f
  U0_ALU/U3/Y (BUFX5M)                                    0.14       0.39 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_1)                   0.00       0.39 f
  U0_ALU/div_52/U11/Y (NAND2BX8M)                         0.13       0.52 f
  U0_ALU/div_52/U21/Y (INVX4M)                            0.05       0.57 r
  U0_ALU/div_52/U29/Y (NAND2X2M)                          0.08       0.65 f
  U0_ALU/div_52/U32/Y (INVX2M)                            0.07       0.71 r
  U0_ALU/div_52/U31/Y (NAND2X2M)                          0.11       0.82 f
  U0_ALU/div_52/U37/Y (CLKINVX8M)                         0.08       0.90 r
  U0_ALU/div_52/U13/Y (NAND2X6M)                          0.06       0.96 f
  U0_ALU/div_52/U90/Y (MXI2X6M)                           0.12       1.09 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.31 f
  U0_ALU/div_52/U99/Y (NAND2X4M)                          0.06       1.38 r
  U0_ALU/div_52/U100/Y (INVX4M)                           0.05       1.43 f
  U0_ALU/div_52/U87/Y (INVX4M)                            0.06       1.48 r
  U0_ALU/div_52/U10/Y (NAND2X6M)                          0.06       1.54 f
  U0_ALU/div_52/U9/Y (NAND2X6M)                           0.11       1.65 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.98 r
  U0_ALU/div_52/U59/Y (NAND2X4M)                          0.06       2.04 f
  U0_ALU/div_52/U62/Y (NAND3X4M)                          0.09       2.13 r
  U0_ALU/div_52/U64/Y (NAND2XLM)                          0.15       2.28 f
  U0_ALU/div_52/U101/Y (MX2X1M)                           0.28       2.56 f
  U0_ALU/div_52/U73/Y (NAND2XLM)                          0.12       2.67 r
  U0_ALU/div_52/U75/Y (NAND3X2M)                          0.10       2.77 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.23       3.00 f
  U0_ALU/div_52/U96/Y (INVX2M)                            0.06       3.06 r
  U0_ALU/div_52/U93/Y (OR2X2M)                            0.13       3.19 r
  U0_ALU/div_52/U81/Y (INVX2M)                            0.06       3.25 f
  U0_ALU/div_52/U79/Y (NAND2X4M)                          0.07       3.31 r
  U0_ALU/div_52/U23/Y (NAND2X4M)                          0.07       3.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.35       3.74 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.96 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.18 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.40 f
  U0_ALU/div_52/U40/Y (AND2X2M)                           0.20       4.59 f
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_1)            0.00       4.59 f
  U0_ALU/U74/Y (AOI22XLM)                                 0.27       4.87 r
  U0_ALU/U71/Y (AOI31X2M)                                 0.12       4.99 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       4.99 f
  data arrival time                                                  4.99

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.33 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.88 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.88 f
  U0_ALU/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.04 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.04 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.04 f
  U0_ALU/U79/Y (AOI211X2M)                                0.23       4.26 r
  U0_ALU/U155/Y (AOI31X2M)                                0.12       4.39 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.39 f
  data arrival time                                                  4.39

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -4.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.26


  Startpoint: U0_REGFILE/REGF_MEM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_REGFILE/REG0[1] (REGFILE)                            0.00       0.39 r
  U0_ALU/A[1] (ALU)                                       0.00       0.39 r
  U0_ALU/U118/Y (BUFX2M)                                  0.25       0.64 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.64 r
  U0_ALU/mult_49/U36/Y (INVX2M)                           0.14       0.78 f
  U0_ALU/mult_49/U109/Y (NOR2X1M)                         0.19       0.97 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.13 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.68 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.23 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.78 r
  U0_ALU/mult_49/S1_5_0/S (ADDFX2M)                       0.56       3.33 f
  U0_ALU/mult_49/FS_1/A[3] (ALU_DW01_add_1)               0.00       3.33 f
  U0_ALU/mult_49/FS_1/U12/Y (BUFX2M)                      0.15       3.49 f
  U0_ALU/mult_49/FS_1/SUM[3] (ALU_DW01_add_1)             0.00       3.49 f
  U0_ALU/mult_49/PRODUCT[5] (ALU_DW02_mult_0)             0.00       3.49 f
  U0_ALU/U98/Y (AOI211X2M)                                0.23       3.71 r
  U0_ALU/U95/Y (AOI31X2M)                                 0.12       3.84 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       3.84 f
  data arrival time                                                  3.84

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.81


  Startpoint: U0_REGFILE/REGF_MEM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REGFILE/REGF_MEM_reg[1][6]/CK (DFFRHQX2M)            0.00       0.00 r
  U0_REGFILE/REGF_MEM_reg[1][6]/Q (DFFRHQX2M)             0.25       0.25 f
  U0_REGFILE/REG1[6] (REGFILE)                            0.00       0.25 f
  U0_ALU/B[6] (ALU)                                       0.00       0.25 f
  U0_ALU/U3/Y (BUFX5M)                                    0.14       0.39 f
  U0_ALU/div_52/b[6] (ALU_DW_div_uns_1)                   0.00       0.39 f
  U0_ALU/div_52/U11/Y (NAND2BX8M)                         0.13       0.52 f
  U0_ALU/div_52/U21/Y (INVX4M)                            0.05       0.57 r
  U0_ALU/div_52/U29/Y (NAND2X2M)                          0.08       0.65 f
  U0_ALU/div_52/U32/Y (INVX2M)                            0.07       0.71 r
  U0_ALU/div_52/U31/Y (NAND2X2M)                          0.11       0.82 f
  U0_ALU/div_52/U37/Y (CLKINVX8M)                         0.08       0.90 r
  U0_ALU/div_52/U13/Y (NAND2X6M)                          0.06       0.96 f
  U0_ALU/div_52/U90/Y (MXI2X6M)                           0.12       1.09 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.23       1.31 f
  U0_ALU/div_52/U99/Y (NAND2X4M)                          0.06       1.38 r
  U0_ALU/div_52/U100/Y (INVX4M)                           0.05       1.43 f
  U0_ALU/div_52/U87/Y (INVX4M)                            0.06       1.48 r
  U0_ALU/div_52/U10/Y (NAND2X6M)                          0.06       1.54 f
  U0_ALU/div_52/U9/Y (NAND2X6M)                           0.11       1.65 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.34       1.98 r
  U0_ALU/div_52/U59/Y (NAND2X4M)                          0.06       2.04 f
  U0_ALU/div_52/U62/Y (NAND3X4M)                          0.09       2.13 r
  U0_ALU/div_52/U63/Y (INVX2M)                            0.05       2.18 f
  U0_ALU/div_52/U103/Y (NOR2X4M)                          0.11       2.29 r
  U0_ALU/div_52/U94/Y (MXI2X4M)                           0.15       2.44 r
  U0_ALU/div_52/U16/Y (NAND2X3M)                          0.10       2.54 f
  U0_ALU/div_52/U6/Y (NAND3X4M)                           0.09       2.63 r
  U0_ALU/div_52/U74/Y (NAND2X1M)                          0.09       2.72 f
  U0_ALU/div_52/U75/Y (NAND3X2M)                          0.10       2.82 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       2.99 r
  U0_ALU/div_52/U96/Y (INVX2M)                            0.04       3.03 f
  U0_ALU/div_52/U48/Y (OR2X1M)                            0.23       3.26 f
  U0_ALU/div_52/U52/Y (INVX2M)                            0.10       3.36 r
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_1)            0.00       3.36 r
  U0_ALU/U161/Y (AOI22XLM)                                0.16       3.52 f
  U0_ALU/U75/Y (AOI31X2M)                                 0.15       3.67 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       3.67 r
  data arrival time                                                  3.67

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                        5.83


  Startpoint: U0_SYS_CTRL/CU_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_SYS_CTRL/CU_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_SYS_CTRL/CU_reg[3]/Q (DFFRQX2M)       0.48       0.48 r
  U0_SYS_CTRL/U40/Y (INVX2M)               0.08       0.56 f
  U0_SYS_CTRL/U39/Y (NOR3X2M)              0.27       0.84 r
  U0_SYS_CTRL/U11/Y (NAND2X2M)             0.22       1.05 f
  U0_SYS_CTRL/U8/Y (INVX2M)                0.15       1.21 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)            0.00       1.21 r
  U0_ALU/EN (ALU)                          0.00       1.21 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)        0.00       1.21 r
  data arrival time                                   1.21

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)       0.00       9.80 r
  library setup time                      -0.31       9.49
  data required time                                  9.49
  -----------------------------------------------------------
  data required time                                  9.49
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         8.29


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.15       1.99 f
  U0_REGFILE/U8/Y (INVX2M)                                0.71       2.70 r
  U0_REGFILE/U233/Y (MX4XLM)                              0.53       3.23 f
  U0_REGFILE/U159/Y (MX4X1M)                              0.32       3.54 f
  U0_REGFILE/U158/Y (AO22X1M)                             0.38       3.92 f
  U0_REGFILE/RD_DATA_reg[7]/D (DFFRQX2M)                  0.00       3.92 f
  data arrival time                                                  3.92

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[7]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.72


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.15       1.99 f
  U0_REGFILE/U8/Y (INVX2M)                                0.71       2.70 r
  U0_REGFILE/U152/Y (MX4XLM)                              0.53       3.23 f
  U0_REGFILE/U151/Y (MX4X1M)                              0.32       3.54 f
  U0_REGFILE/U150/Y (AO22X1M)                             0.38       3.92 f
  U0_REGFILE/RD_DATA_reg[5]/D (DFFRQX2M)                  0.00       3.92 f
  data arrival time                                                  3.92

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[5]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.72


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.15       1.99 f
  U0_REGFILE/U8/Y (INVX2M)                                0.71       2.70 r
  U0_REGFILE/U235/Y (MX4XLM)                              0.53       3.23 f
  U0_REGFILE/U155/Y (MX4X1M)                              0.32       3.54 f
  U0_REGFILE/U154/Y (AO22X1M)                             0.38       3.92 f
  U0_REGFILE/RD_DATA_reg[6]/D (DFFRQX2M)                  0.00       3.92 f
  data arrival time                                                  3.92

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[6]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.72


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.15       1.99 f
  U0_REGFILE/U8/Y (INVX2M)                                0.71       2.70 r
  U0_REGFILE/U148/Y (MX4XLM)                              0.53       3.23 f
  U0_REGFILE/U147/Y (MX4X1M)                              0.32       3.54 f
  U0_REGFILE/U146/Y (AO22X1M)                             0.38       3.92 f
  U0_REGFILE/RD_DATA_reg[4]/D (DFFRQX2M)                  0.00       3.92 f
  data arrival time                                                  3.92

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[4]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.72


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U9/Y (BUFX2M)                                0.15       1.99 f
  U0_REGFILE/U8/Y (INVX2M)                                0.71       2.70 r
  U0_REGFILE/U234/Y (MX4XLM)                              0.53       3.23 f
  U0_REGFILE/U131/Y (MX4X1M)                              0.32       3.54 f
  U0_REGFILE/U130/Y (AO22X1M)                             0.38       3.92 f
  U0_REGFILE/RD_DATA_reg[0]/D (DFFRQX2M)                  0.00       3.92 f
  data arrival time                                                  3.92

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[0]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        5.72


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U162/Y (MX4XLM)                              0.54       3.20 f
  U0_REGFILE/U135/Y (MX4X1M)                              0.32       3.52 f
  U0_REGFILE/U134/Y (AO22X1M)                             0.38       3.90 f
  U0_REGFILE/RD_DATA_reg[1]/D (DFFRQX2M)                  0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[1]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U144/Y (MX4XLM)                              0.54       3.20 f
  U0_REGFILE/U143/Y (MX4X1M)                              0.32       3.52 f
  U0_REGFILE/U142/Y (AO22X1M)                             0.38       3.90 f
  U0_REGFILE/RD_DATA_reg[3]/D (DFFRQX2M)                  0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[3]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/RD_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U140/Y (MX4XLM)                              0.54       3.20 f
  U0_REGFILE/U139/Y (MX4X1M)                              0.32       3.52 f
  U0_REGFILE/U138/Y (AO22X1M)                             0.38       3.90 f
  U0_REGFILE/RD_DATA_reg[2]/D (DFFRQX2M)                  0.00       3.90 f
  data arrival time                                                  3.90

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/RD_DATA_reg[2]/CK (DFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U229/Y (MX2XLM)                              0.32       3.65 f
  U0_REGFILE/REGF_MEM_reg[1][3]/D (DFFRHQX2M)             0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][3]/CK (DFFRHQX2M)            0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U228/Y (MX2XLM)                              0.32       3.65 f
  U0_REGFILE/REGF_MEM_reg[1][2]/D (DFFRHQX2M)             0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][2]/CK (DFFRHQX2M)            0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U230/Y (MX2XLM)                              0.32       3.65 f
  U0_REGFILE/REGF_MEM_reg[1][4]/D (DFFRHQX2M)             0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][4]/CK (DFFRHQX2M)            0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U227/Y (MX2XLM)                              0.32       3.65 f
  U0_REGFILE/REGF_MEM_reg[1][1]/D (DFFRHQX2M)             0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][1]/CK (DFFRHQX2M)            0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U236/Y (MX2XLM)                              0.32       3.65 f
  U0_REGFILE/REGF_MEM_reg[1][6]/D (DFFRHQX2M)             0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][6]/CK (DFFRHQX2M)            0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U237/Y (MX2XLM)                              0.34       3.67 f
  U0_REGFILE/REGF_MEM_reg[1][0]/D (DFFRHQX4M)             0.00       3.67 f
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][0]/CK (DFFRHQX4M)            0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U238/Y (MX2XLM)                              0.34       3.67 f
  U0_REGFILE/REGF_MEM_reg[1][7]/D (DFFRHQX8M)             0.00       3.67 f
  data arrival time                                                  3.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][7]/CK (DFFRHQX8M)            0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U10/Y (INVX2M)                               0.06       3.00 f
  U0_REGFILE/U3/Y (NOR2X2M)                               0.32       3.33 r
  U0_REGFILE/U231/Y (MX2XLM)                              0.32       3.65 f
  U0_REGFILE/REGF_MEM_reg[1][5]/D (DFFRHQX1M)             0.00       3.65 f
  data arrival time                                                  3.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[1][5]/CK (DFFRHQX1M)            0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        6.00


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U52/Y (OAI22X1M)                            0.19       1.42 r
  U0_SYS_CTRL/ADDR[1] (SYS_CTRL)                          0.00       1.42 r
  U2/Y (BUFX2M)                                           0.57       1.99 r
  U0_REGFILE/ADDR[1] (REGFILE)                            0.00       1.99 r
  U0_REGFILE/U175/Y (INVX2M)                              0.15       2.14 f
  U0_REGFILE/U12/Y (INVX2M)                               0.41       2.55 r
  U0_REGFILE/U55/Y (NOR2X2M)                              0.14       2.69 f
  U0_REGFILE/U38/Y (INVX2M)                               0.11       2.81 r
  U0_REGFILE/U23/Y (NAND2BX2M)                            0.22       3.03 r
  U0_REGFILE/U11/Y (INVX2M)                               0.10       3.13 f
  U0_REGFILE/U5/Y (MX2XLM)                                0.24       3.37 r
  U0_REGFILE/REGF_MEM_reg[0][5]/D (DFFRQX1M)              0.00       3.37 r
  data arrival time                                                  3.37

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[0][5]/CK (DFFRQX1M)             0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                        6.12


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U25/Y (AND2X2M)                              0.28       2.95 r
  U0_REGFILE/U16/Y (NAND2X2M)                             0.20       3.15 f
  U0_REGFILE/U129/Y (OAI2BB2X1M)                          0.28       3.43 f
  U0_REGFILE/REGF_MEM_reg[3][5]/D (DFFSQX2M)              0.00       3.43 f
  data arrival time                                                  3.43

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[3][5]/CK (DFFSQX2M)             0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.13


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U24/Y (AND2X2M)                              0.29       2.95 r
  U0_REGFILE/U14/Y (NAND2X2M)                             0.21       3.16 f
  U0_REGFILE/U72/Y (OAI2BB2X1M)                           0.18       3.33 r
  U0_REGFILE/REGF_MEM_reg[11][1]/D (DFFRQX2M)             0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[11][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                        6.16


  Startpoint: U0_SYS_CTRL/CU_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REGFILE/REGF_MEM_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/CU_reg[1]/CK (DFFRQX2M)                     0.00       0.00 r
  U0_SYS_CTRL/CU_reg[1]/Q (DFFRQX2M)                      0.46       0.46 r
  U0_SYS_CTRL/U45/Y (INVX2M)                              0.13       0.59 f
  U0_SYS_CTRL/U42/Y (NOR3X2M)                             0.28       0.88 r
  U0_SYS_CTRL/U15/Y (NAND2X2M)                            0.13       1.00 f
  U0_SYS_CTRL/U16/Y (AND2X2M)                             0.23       1.23 f
  U0_SYS_CTRL/U53/Y (OAI221X1M)                           0.18       1.41 r
  U0_SYS_CTRL/ADDR[0] (SYS_CTRL)                          0.00       1.41 r
  U3/Y (BUFX2M)                                           0.31       1.73 r
  U0_REGFILE/ADDR[0] (REGFILE)                            0.00       1.73 r
  U0_REGFILE/U176/Y (INVX2M)                              0.11       1.84 f
  U0_REGFILE/U7/Y (INVX2M)                                0.82       2.66 r
  U0_REGFILE/U24/Y (AND2X2M)                              0.29       2.95 r
  U0_REGFILE/U14/Y (NAND2X2M)                             0.21       3.16 f
  U0_REGFILE/U71/Y (OAI2BB2X1M)                           0.18       3.33 r
  U0_REGFILE/REGF_MEM_reg[11][0]/D (DFFRQX2M)             0.00       3.33 r
  data arrival time                                                  3.33

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_REGFILE/REGF_MEM_reg[11][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                        6.16


  Startpoint: U0_UART/U0_UART_RX/Stop_Check_Instance/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Frame_Err (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/Stop_Check_Instance/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/Stop_Check_Instance/stp_err_reg/Q (DFFRHQX8M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/Stop_Check_Instance/stp_err (Stop_Check)
                                                          0.00       1.06 r
  U0_UART/U0_UART_RX/Frame_Err (UART_RX)                  0.00       1.06 r
  U0_UART/Frame_Err (UART)                                0.00       1.06 r
  Frame_Err (out)                                         0.00       1.06 r
  data arrival time                                                  1.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: U0_UART/U0_UART_RX/Parity_Check_Instance/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PAR_Err (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/Parity_Check_Instance/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/Parity_Check_Instance/par_err_reg/Q (DFFRHQX8M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/Parity_Check_Instance/par_err (Parity_Check)
                                                          0.00       1.06 r
  U0_UART/U0_UART_RX/PAR_Err (UART_RX)                    0.00       1.06 r
  U0_UART/PAR_Err (UART)                                  0.00       1.06 r
  PAR_Err (out)                                           0.00       1.06 r
  data arrival time                                                  1.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      215.78


  Startpoint: SYS_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  SYS_RX_IN (in)                                          0.02      54.28 f
  U0_UART/RX_IN (UART)                                    0.00      54.28 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.28 f
  U0_UART/U0_UART_RX/UART_RX_FSM_Instance/RX_IN (UART_RX_FSM)
                                                          0.00      54.28 f
  U0_UART/U0_UART_RX/UART_RX_FSM_Instance/U10/Y (OAI21X2M)
                                                          0.13      54.41 r
  U0_UART/U0_UART_RX/UART_RX_FSM_Instance/U9/Y (AO2B2X2M)
                                                          0.17      54.58 r
  U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[0]/D (DFFRQX2M)
                                                          0.00      54.58 r
  data arrival time                                                 54.58

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                -54.58
  --------------------------------------------------------------------------
  slack (MET)                                                      216.23


  Startpoint: SYS_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  SYS_RX_IN (in)                                          0.03      54.29 r
  U0_UART/RX_IN (UART)                                    0.00      54.29 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 r
  U0_UART/U0_UART_RX/data_sampling_Instance/RX_IN (data_sampling)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/data_sampling_Instance/U23/Y (CLKINVX1M)
                                                          0.10      54.39 f
  U0_UART/U0_UART_RX/data_sampling_Instance/U17/Y (MXI2X1M)
                                                          0.13      54.52 r
  U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[2]/D (DFFRQX2M)
                                                          0.00      54.52 r
  data arrival time                                                 54.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                      216.27


  Startpoint: SYS_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  SYS_RX_IN (in)                                          0.03      54.29 r
  U0_UART/RX_IN (UART)                                    0.00      54.29 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 r
  U0_UART/U0_UART_RX/data_sampling_Instance/RX_IN (data_sampling)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/data_sampling_Instance/U23/Y (CLKINVX1M)
                                                          0.10      54.39 f
  U0_UART/U0_UART_RX/data_sampling_Instance/U19/Y (MXI2X1M)
                                                          0.13      54.52 r
  U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[1]/D (DFFRQX2M)
                                                          0.00      54.52 r
  data arrival time                                                 54.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                      216.27


  Startpoint: SYS_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  SYS_RX_IN (in)                                          0.03      54.29 r
  U0_UART/RX_IN (UART)                                    0.00      54.29 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 r
  U0_UART/U0_UART_RX/data_sampling_Instance/RX_IN (data_sampling)
                                                          0.00      54.29 r
  U0_UART/U0_UART_RX/data_sampling_Instance/U23/Y (CLKINVX1M)
                                                          0.10      54.39 f
  U0_UART/U0_UART_RX/data_sampling_Instance/U21/Y (MXI2X1M)
                                                          0.13      54.52 r
  U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[0]/D (DFFRQX2M)
                                                          0.00      54.52 r
  data arrival time                                                 54.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                      216.27


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U13/Y (OAI2B2X1M)
                                                          0.17       2.52 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[3]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.26


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U12/Y (OAI2B2X1M)
                                                          0.17       2.52 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[0]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.26


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U16/Y (OAI22X1M)
                                                          0.16       2.51 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[1]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.78
  data required time                                               270.78
  --------------------------------------------------------------------------
  data required time                                               270.78
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                      268.27


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U5/Y (NOR2BX2M)
                                                          0.14       2.49 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[1]/D (DFFRQX2M)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U7/Y (NOR2BX2M)
                                                          0.14       2.49 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[3]/D (DFFRQX2M)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U6/Y (NOR2BX2M)
                                                          0.14       2.49 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[2]/D (DFFRQX2M)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U18/Y (NOR2X2M)
                                                          0.13       2.48 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[4]/D (DFFRQX2M)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.23       0.77 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.25       1.01 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.22       1.23 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.11       1.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.26       1.60 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.09       1.70 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.12       1.81 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.16       1.97 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.14       2.11 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U3/Y (NAND3X2M)
                                                          0.24       2.35 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U20/Y (NOR2X2M)
                                                          0.13       2.48 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/D (DFFRQX2M)
                                                          0.00       2.48 r
  data arrival time                                                  2.48

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]/Q (DFFRQX2M)
                                                          0.47       0.47 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U47/Y (NAND2BX1M)
                                                          0.16       0.63 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U49/Y (AOI2BB1X1M)
                                                          0.17       0.80 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U50/Y (AOI211X1M)
                                                          0.07       0.87 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U51/Y (AOI221XLM)
                                                          0.29       1.16 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U52/Y (AOI211X1M)
                                                          0.12       1.28 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U53/Y (NOR2X1M)
                                                          0.13       1.42 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U54/Y (OAI21X1M)
                                                          0.14       1.56 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U55/Y (NOR4X1M)
                                                          0.36       1.92 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U4/Y (NAND2X2M)
                                                          0.17       2.08 f
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/U8/Y (OAI32X1M)
                                                          0.30       2.38 r
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[2]/D (DFFRQX2M)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: RST_SYNC_3/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/data_sampling_Instance/bit_ready_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00       0.00 r
  RST_SYNC_3/SYNC_RST_reg/Q (DFFRQX2M)                    1.09       1.09 r
  RST_SYNC_3/SYNC_RST (RST_SYNC_1)                        0.00       1.09 r
  U0_UART/RST (UART)                                      0.00       1.09 r
  U0_UART/U2/Y (INVX2M)                                   0.11       1.20 f
  U0_UART/U1/Y (INVX2M)                                   0.11       1.31 r
  U0_UART/U0_UART_RX/RST (UART_RX)                        0.00       1.31 r
  U0_UART/U0_UART_RX/U2/Y (INVX2M)                        0.05       1.36 f
  U0_UART/U0_UART_RX/U1/Y (INVX2M)                        0.73       2.09 r
  U0_UART/U0_UART_RX/data_sampling_Instance/RST (data_sampling)
                                                          0.00       2.09 r
  U0_UART/U0_UART_RX/data_sampling_Instance/U3/Y (INVX2M)
                                                          0.12       2.21 f
  U0_UART/U0_UART_RX/data_sampling_Instance/U31/Y (OAI21X1M)
                                                          0.18       2.39 r
  U0_UART/U0_UART_RX/data_sampling_Instance/U30/Y (OAI31X1M)
                                                          0.10       2.49 f
  U0_UART/U0_UART_RX/data_sampling_Instance/bit_ready_reg/D (DFFQX2M)
                                                          0.00       2.49 f
  data arrival time                                                  2.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/data_sampling_Instance/bit_ready_reg/CK (DFFQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer_Instance/data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/deserializer_Instance/U36/Y (INVX2M)
                                                          0.11       0.61 r
  U0_UART/U0_UART_RX/deserializer_Instance/U17/Y (XOR3XLM)
                                                          0.45       1.07 r
  U0_UART/U0_UART_RX/deserializer_Instance/U14/Y (AND3X2M)
                                                          0.18       1.24 r
  U0_UART/U0_UART_RX/deserializer_Instance/U11/Y (AND4X2M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/deserializer_Instance/U4/Y (NAND2X2M)
                                                          0.15       1.64 f
  U0_UART/U0_UART_RX/deserializer_Instance/U18/Y (NAND2BX2M)
                                                          0.24       1.88 f
  U0_UART/U0_UART_RX/deserializer_Instance/U31/Y (OAI21X2M)
                                                          0.15       2.03 r
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[6]/D (DFFRQX2M)
                                                          0.00       2.03 r
  data arrival time                                                  2.03

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.77


  Startpoint: U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer_Instance/data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/deserializer_Instance/U36/Y (INVX2M)
                                                          0.11       0.61 r
  U0_UART/U0_UART_RX/deserializer_Instance/U17/Y (XOR3XLM)
                                                          0.45       1.07 r
  U0_UART/U0_UART_RX/deserializer_Instance/U14/Y (AND3X2M)
                                                          0.18       1.24 r
  U0_UART/U0_UART_RX/deserializer_Instance/U11/Y (AND4X2M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/deserializer_Instance/U8/Y (NAND2X2M)
                                                          0.16       1.65 f
  U0_UART/U0_UART_RX/deserializer_Instance/U6/Y (INVX2M)
                                                          0.11       1.76 r
  U0_UART/U0_UART_RX/deserializer_Instance/U15/Y (NAND2X2M)
                                                          0.11       1.87 f
  U0_UART/U0_UART_RX/deserializer_Instance/U25/Y (OAI21X2M)
                                                          0.15       2.02 r
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[7]/D (DFFRQX2M)
                                                          0.00       2.02 r
  data arrival time                                                  2.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer_Instance/data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/deserializer_Instance/U36/Y (INVX2M)
                                                          0.11       0.61 r
  U0_UART/U0_UART_RX/deserializer_Instance/U17/Y (XOR3XLM)
                                                          0.45       1.07 r
  U0_UART/U0_UART_RX/deserializer_Instance/U14/Y (AND3X2M)
                                                          0.18       1.24 r
  U0_UART/U0_UART_RX/deserializer_Instance/U11/Y (AND4X2M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/deserializer_Instance/U4/Y (NAND2X2M)
                                                          0.15       1.64 f
  U0_UART/U0_UART_RX/deserializer_Instance/U18/Y (NAND2BX2M)
                                                          0.24       1.88 f
  U0_UART/U0_UART_RX/deserializer_Instance/U33/Y (OAI21X2M)
                                                          0.14       2.02 r
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[0]/D (DFFRQX2M)
                                                          0.00       2.02 r
  data arrival time                                                  2.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/deserializer_Instance/data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_UART/U0_UART_RX/deserializer_Instance/U36/Y (INVX2M)
                                                          0.11       0.61 r
  U0_UART/U0_UART_RX/deserializer_Instance/U17/Y (XOR3XLM)
                                                          0.45       1.07 r
  U0_UART/U0_UART_RX/deserializer_Instance/U14/Y (AND3X2M)
                                                          0.18       1.24 r
  U0_UART/U0_UART_RX/deserializer_Instance/U11/Y (AND4X2M)
                                                          0.25       1.49 r
  U0_UART/U0_UART_RX/deserializer_Instance/U4/Y (NAND2X2M)
                                                          0.15       1.64 f
  U0_UART/U0_UART_RX/deserializer_Instance/U18/Y (NAND2BX2M)
                                                          0.24       1.88 f
  U0_UART/U0_UART_RX/deserializer_Instance/U27/Y (OAI21X2M)
                                                          0.14       2.02 r
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[2]/D (DFFRQX2M)
                                                          0.00       2.02 r
  data arrival time                                                  2.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/deserializer_Instance/data_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: RST_SYNC_3/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00    8410.30 r
  RST_SYNC_3/SYNC_RST_reg/Q (DFFRQX2M)                    1.09    8411.39 r
  RST_SYNC_3/SYNC_RST (RST_SYNC_1)                        0.00    8411.39 r
  U0_ASYNC_FIFO/R_RST (ASYNC_FIFO)                        0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/RST (DF_SYNC_PTR_WD4_1)     0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[3]/E (EDFFHQX2M)
                                                          0.00    8411.39 r
  data arrival time                                               8411.39

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[3]/CK (EDFFHQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.43    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                              -8411.39
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: RST_SYNC_3/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00    8410.30 r
  RST_SYNC_3/SYNC_RST_reg/Q (DFFRQX2M)                    1.09    8411.39 r
  RST_SYNC_3/SYNC_RST (RST_SYNC_1)                        0.00    8411.39 r
  U0_ASYNC_FIFO/R_RST (ASYNC_FIFO)                        0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/RST (DF_SYNC_PTR_WD4_1)     0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[1]/E (EDFFHQX2M)
                                                          0.00    8411.39 r
  data arrival time                                               8411.39

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[1]/CK (EDFFHQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.43    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                              -8411.39
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: RST_SYNC_3/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00    8410.30 r
  RST_SYNC_3/SYNC_RST_reg/Q (DFFRQX2M)                    1.09    8411.39 r
  RST_SYNC_3/SYNC_RST (RST_SYNC_1)                        0.00    8411.39 r
  U0_ASYNC_FIFO/R_RST (ASYNC_FIFO)                        0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/RST (DF_SYNC_PTR_WD4_1)     0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[0]/E (EDFFHQX2M)
                                                          0.00    8411.39 r
  data arrival time                                               8411.39

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[0]/CK (EDFFHQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.43    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                              -8411.39
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: RST_SYNC_3/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8410.30    8410.30
  clock network delay (ideal)                             0.00    8410.30
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00    8410.30 r
  RST_SYNC_3/SYNC_RST_reg/Q (DFFRQX2M)                    1.09    8411.39 r
  RST_SYNC_3/SYNC_RST (RST_SYNC_1)                        0.00    8411.39 r
  U0_ASYNC_FIFO/R_RST (ASYNC_FIFO)                        0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/RST (DF_SYNC_PTR_WD4_1)     0.00    8411.39 r
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[2]/E (EDFFHQX2M)
                                                          0.00    8411.39 r
  data arrival time                                               8411.39

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[2]/CK (EDFFHQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.43    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                              -8411.39
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: SYS_TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/U4/Y (XOR3XLM)
                                                          0.49       0.97 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/U2/Y (XOR3XLM)
                                                          0.50       1.46 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_bit (Parity_Calc)
                                                          0.00       1.46 f
  U0_UART/U0_UART_TX/UART_MUX_Instance/par_bit (UART_MUX)
                                                          0.00       1.46 f
  U0_UART/U0_UART_TX/UART_MUX_Instance/U9/Y (NAND2BX2M)
                                                          0.17       1.64 f
  U0_UART/U0_UART_TX/UART_MUX_Instance/U8/Y (AOI32X1M)
                                                          0.15       1.78 r
  U0_UART/U0_UART_TX/UART_MUX_Instance/U4/Y (OAI32X1M)
                                                          0.14       1.92 f
  U0_UART/U0_UART_TX/UART_MUX_Instance/U3/Y (CLKBUFX8M)
                                                          0.86       2.79 f
  U0_UART/U0_UART_TX/UART_MUX_Instance/TX_OUT (UART_MUX)
                                                          0.00       2.79 f
  U0_UART/U0_UART_TX/TX_OUT (UART_TX)                     0.00       2.79 f
  U0_UART/TX_OUT (UART)                                   0.00       2.79 f
  SYS_TX_OUT (out)                                        0.00       2.79 f
  data arrival time                                                  2.79

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  output external delay                               -1736.32    6945.08
  data required time                                              6945.08
  --------------------------------------------------------------------------
  data required time                                              6945.08
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                     6942.29


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX2M)     0.81       0.81 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U15/Y (INVX2M)                 0.17       0.99 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (OAI21X2M)                0.20       1.19 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U13/Y (XNOR2X2M)               0.20       1.39 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U10/Y (NAND4X2M)               0.17       1.56 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U4/Y (NAND2X2M)                0.14       1.70 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U14/Y (NOR2BX2M)               0.07       1.77 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U19/Y (NAND2X2M)               0.06       1.83 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U18/Y (XNOR2X2M)               0.17       2.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[2]/D (DFFRQX2M)     0.00       2.00 r
  data arrival time                                                  2.00

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.09


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX2M)     0.81       0.81 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U15/Y (INVX2M)                 0.17       0.99 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (OAI21X2M)                0.20       1.19 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U13/Y (XNOR2X2M)               0.20       1.39 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U10/Y (NAND4X2M)               0.17       1.56 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U4/Y (NAND2X2M)                0.14       1.70 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U14/Y (NOR2BX2M)               0.07       1.77 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U3/Y (OAI22X1M)                0.17       1.93 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/D (DFFRQX2M)     0.00       1.93 r
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.32    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.15


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U112/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U111/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[5] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[5] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[5] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[5] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U18/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U100/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U99/Y (MX2X2M)                0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[1] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[1] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[1] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[1] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U14/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U118/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U117/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[7] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[7] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[7] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[7] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U20/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U106/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U105/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[3] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[3] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[3] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[3] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U16/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U115/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U114/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[6] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[6] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[6] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[6] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[6] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U19/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U103/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U102/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[2] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[2] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[2] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[2] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U15/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U109/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U108/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[4] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[4] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[4] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[4] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U17/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U121/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U120/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[0] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[0] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/P_DATA[0] (Serializer)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Serializer_Instance/U13/Y (AO22X1M)
                                                          0.37       2.08 f
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.17


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U121/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U120/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[0] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[0] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/P_DATA[0] (Parity_Calc)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/U14/Y (AO2B2X2M)
                                                          0.32       2.03 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]/Q (DFFRQX2M)     0.81       0.81 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U15/Y (INVX2M)                 0.17       0.99 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U8/Y (OAI21X2M)                0.20       1.19 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U13/Y (XNOR2X2M)               0.20       1.39 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U10/Y (NAND4X2M)               0.17       1.56 f
  U0_ASYNC_FIFO/U0_FIFO_RD/U4/Y (NAND2X2M)                0.14       1.70 r
  U0_ASYNC_FIFO/U0_FIFO_RD/U9/Y (XNOR2X2M)                0.17       1.87 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/D (DFFRQX2M)     0.00       1.87 r
  data arrival time                                                  1.87

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.31    8681.09
  data required time                                              8681.09
  --------------------------------------------------------------------------
  data required time                                              8681.09
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U100/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U99/Y (MX2X2M)                0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[1] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[1] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[1] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/P_DATA[1] (Parity_Calc)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/U7/Y (AO2B2X2M)
                                                          0.30       2.01 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.24


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U103/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U102/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[2] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[2] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[2] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/P_DATA[2] (Parity_Calc)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/U8/Y (AO2B2X2M)
                                                          0.30       2.01 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.24


  Startpoint: U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]/Q (DFFRQX2M)     0.46       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_RD/rd_addr[0] (FIFO_RD_PTR_WD4)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/rd_addr[0] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       0.46 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U124/Y (BUFX2M)               0.55       1.02 r
  U0_ASYNC_FIFO/U0_FIFO_MEM/U106/Y (MX4X1M)               0.45       1.47 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/U105/Y (MX2X2M)               0.24       1.70 f
  U0_ASYNC_FIFO/U0_FIFO_MEM/RD_DATA[3] (FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8)
                                                          0.00       1.70 f
  U0_ASYNC_FIFO/RD_DATA[3] (ASYNC_FIFO)                   0.00       1.70 f
  U0_UART/TX_P_DATA[3] (UART)                             0.00       1.70 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX)                  0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/P_DATA[3] (Parity_Calc)
                                                          0.00       1.70 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/U9/Y (AO2B2X2M)
                                                          0.30       2.01 f
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock TX_CLK (rise edge)                             8681.60    8681.60
  clock network delay (ideal)                             0.00    8681.60
  clock uncertainty                                      -0.20    8681.40
  U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8681.40 r
  library setup time                                     -0.15    8681.25
  data required time                                              8681.25
  --------------------------------------------------------------------------
  data required time                                              8681.25
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.24


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U24/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U23/Y (OAI21X1M)                              0.10       2.61 f
  TX_ClkDiv/counter_reg[2]/D (DFFRX1M)                    0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[2]/CK (DFFRX1M)                   0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U22/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U21/Y (OAI21X1M)                              0.10       2.61 f
  TX_ClkDiv/counter_reg[1]/D (DFFRX1M)                    0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[1]/CK (DFFRX1M)                   0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U18/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U17/Y (OAI21X1M)                              0.10       2.61 f
  TX_ClkDiv/counter_reg[0]/D (DFFRX1M)                    0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[0]/CK (DFFRX1M)                   0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U24/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U23/Y (OAI21X1M)                              0.10       2.61 f
  RX_ClkDiv/counter_reg[2]/D (DFFRX1M)                    0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[2]/CK (DFFRX1M)                   0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U22/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U21/Y (OAI21X1M)                              0.10       2.61 f
  RX_ClkDiv/counter_reg[1]/D (DFFRX1M)                    0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[1]/CK (DFFRX1M)                   0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U18/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U17/Y (OAI21X1M)                              0.10       2.61 f
  RX_ClkDiv/counter_reg[0]/D (DFFRX1M)                    0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[0]/CK (DFFRX1M)                   0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U20/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U19/Y (OAI2B1X1M)                             0.10       2.61 f
  TX_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U26/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U25/Y (OAI2B1X1M)                             0.10       2.61 f
  TX_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U30/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U29/Y (OAI2B1X1M)                             0.10       2.61 f
  TX_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  TX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  TX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  TX_ClkDiv/U28/Y (AOI22X1M)                              0.22       2.51 r
  TX_ClkDiv/U27/Y (OAI2B1X1M)                             0.10       2.61 f
  TX_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U20/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U19/Y (OAI2B1X1M)                             0.10       2.61 f
  RX_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U26/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U25/Y (OAI2B1X1M)                             0.10       2.61 f
  RX_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U30/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U29/Y (OAI2B1X1M)                             0.10       2.61 f
  RX_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U33/Y (AO21XLM)                               0.37       1.60 f
  RX_ClkDiv/U3/Y (OA21X2M)                                0.42       2.02 f
  RX_ClkDiv/U31/Y (AND2X1M)                               0.27       2.30 f
  RX_ClkDiv/U28/Y (AOI22X1M)                              0.22       2.51 r
  RX_ClkDiv/U27/Y (OAI2B1X1M)                             0.10       2.61 f
  RX_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.61 f
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.34


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/div_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  TX_ClkDiv/U42/Y (NOR2X1M)                               0.14       1.37 r
  TX_ClkDiv/U39/Y (OA21X1M)                               0.18       1.55 r
  TX_ClkDiv/U38/Y (CLKXOR2X2M)                            0.21       1.75 r
  TX_ClkDiv/div_reg/D (DFFRQX2M)                          0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/div_reg/CK (DFFRQX2M)                         0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.05


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/div_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U42/Y (NOR2X1M)                               0.14       1.37 r
  RX_ClkDiv/U39/Y (OA21X1M)                               0.18       1.55 r
  RX_ClkDiv/U38/Y (CLKXOR2X2M)                            0.21       1.75 r
  RX_ClkDiv/div_reg/D (DFFRQX2M)                          0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/div_reg/CK (DFFRQX2M)                         0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.06


  Startpoint: TX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_ClkDiv/half_div_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  TX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  TX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.27       0.79 r
  TX_ClkDiv/U44/Y (NOR4X1M)                               0.07       0.86 f
  TX_ClkDiv/U43/Y (NAND4X1M)                              0.13       0.99 r
  TX_ClkDiv/U42/Y (NOR2X1M)                               0.07       1.06 f
  TX_ClkDiv/U39/Y (OA21X1M)                               0.37       1.43 f
  TX_ClkDiv/U37/Y (AND2X1M)                               0.22       1.65 f
  TX_ClkDiv/U36/Y (MXI2X1M)                               0.15       1.80 f
  TX_ClkDiv/half_div_reg/D (DFFX1M)                       0.00       1.80 f
  data arrival time                                                  1.80

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  TX_ClkDiv/half_div_reg/CK (DFFX1M)                      0.00     271.10 r
  library setup time                                     -0.17     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.12


  Startpoint: RX_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_ClkDiv/half_div_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  RX_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.51       0.51 f
  RX_ClkDiv/U45/Y (CLKXOR2X2M)                            0.23       0.75 f
  RX_ClkDiv/U44/Y (NOR4X1M)                               0.26       1.00 r
  RX_ClkDiv/U43/Y (NAND4X1M)                              0.23       1.23 f
  RX_ClkDiv/U42/Y (NOR2X1M)                               0.14       1.37 r
  RX_ClkDiv/U39/Y (OA21X1M)                               0.18       1.55 r
  RX_ClkDiv/U37/Y (AND2X1M)                               0.16       1.71 r
  RX_ClkDiv/U36/Y (MXI2X1M)                               0.06       1.77 f
  RX_ClkDiv/half_div_reg/D (DFFX1M)                       0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX_ClkDiv/half_div_reg/CK (DFFX1M)                      0.00     271.10 r
  library setup time                                     -0.17     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: RST_SYNC_3/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RST_SYNC_3/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00       0.00 r
  RST_SYNC_3/SYNC_RST_reg/Q (DFFRQX2M)                    1.09       1.09 r
  RST_SYNC_3/U3/Y (OR2X2M)                                0.22       1.31 r
  RST_SYNC_3/SYNC_RST_reg/D (DFFRQX2M)                    0.00       1.31 r
  data arrival time                                                  1.31

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RST_SYNC_3/SYNC_RST_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      269.50


1
