

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Jul 10 16:58:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.040 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98241|    98241| 0.982 ms | 0.982 ms |  98241|  98241|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |    98240|    98240|      3070|          -|          -|    32|    no    |
        | + Row_Loop             |     3068|     3068|       236|          -|          -|    13|    no    |
        |  ++ Col_Loop           |      234|      234|        18|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |       16|       16|         8|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |        6|        6|         3|          -|          -|     2|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     344|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|      66|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     116|    -|
|Register         |        -|      -|     185|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     251|     526|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |cnn_fcmp_32ns_32neOg_U11  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  66|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0|  66|  66|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln27_fu_292_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln12_fu_221_p2     |     +    |      0|  0|  15|           8|           4|
    |add_ln27_2_fu_372_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln27_fu_355_p2     |     +    |      0|  0|  17|          10|          10|
    |add_ln34_3_fu_320_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln34_fu_302_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_253_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_207_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_283_p2            |     +    |      0|  0|  15|           5|           5|
    |j_fu_346_p2            |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_340_p2          |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_277_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_233_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln27_2_fu_459_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln27_fu_453_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_227_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln15_fu_247_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_271_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_334_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln27_4_fu_423_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln27_5_fu_435_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln27_6_fu_441_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln27_fu_417_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_201_p2     |   icmp   |      0|  0|  11|           6|           7|
    |or_ln27_2_fu_447_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln27_fu_429_p2      |    or    |      0|  0|   2|           1|           1|
    |max_3_fu_465_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 344|         174|         133|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  44|          9|    1|          9|
    |c_0_reg_136      |   9|          2|    4|          8|
    |f_0_reg_102      |   9|          2|    6|         12|
    |max_0_reg_148    |   9|          2|   32|         64|
    |max_1_reg_172    |   9|          2|   32|         64|
    |mpc_0_reg_184    |   9|          2|    2|          4|
    |mpr_0_reg_161    |   9|          2|    2|          4|
    |phi_mul_reg_124  |   9|          2|    8|         16|
    |r_0_reg_113      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 116|         25|   91|        189|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln12_reg_490     |   8|   0|    8|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_136          |   4|   0|    4|          0|
    |c_reg_511            |   4|   0|    4|          0|
    |f_0_reg_102          |   6|   0|    6|          0|
    |f_reg_475            |   6|   0|    6|          0|
    |max_0_reg_148        |  32|   0|   32|          0|
    |max_1_reg_172        |  32|   0|   32|          0|
    |max_reg_547          |  32|   0|   32|          0|
    |mpc_0_reg_184        |   2|   0|    2|          0|
    |mpc_reg_537          |   2|   0|    2|          0|
    |mpr_0_reg_161        |   2|   0|    2|          0|
    |mpr_reg_524          |   2|   0|    2|          0|
    |mul_ln27_reg_529     |   9|   0|   10|          1|
    |phi_mul_reg_124      |   8|   0|    8|          0|
    |r_0_reg_113          |   4|   0|    4|          0|
    |r_reg_498            |   4|   0|    4|          0|
    |shl_ln2_reg_516      |   4|   0|    5|          1|
    |shl_ln_reg_503       |   4|   0|    5|          1|
    |zext_ln12_2_reg_485  |   6|   0|   14|          8|
    |zext_ln12_reg_480    |   6|   0|   16|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 185|   0|  206|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|conv_out_address0      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   13|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 9 [1/1] (1.18ns)   --->   "br label %1" [max_pool_1.cpp:9]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 10 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.12ns)   --->   "%icmp_ln9 = icmp eq i6 %f_0, -32" [max_pool_1.cpp:9]   --->   Operation 11 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.37ns)   --->   "%f = add i6 %f_0, 1" [max_pool_1.cpp:9]   --->   Operation 13 'add' 'f' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %6, label %Filter_Loop_begin" [max_pool_1.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str25) nounwind" [max_pool_1.cpp:10]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)" [max_pool_1.cpp:10]   --->   Operation 16 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %f_0 to i16" [max_pool_1.cpp:12]   --->   Operation 17 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i6 %f_0 to i14" [max_pool_1.cpp:12]   --->   Operation 18 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.18ns)   --->   "br label %2" [max_pool_1.cpp:12]   --->   Operation 19 'br' <Predicate = (!icmp_ln9)> <Delay = 1.18>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [max_pool_1.cpp:38]   --->   Operation 20 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln12, %Row_Loop_end ]" [max_pool_1.cpp:12]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.39ns)   --->   "%add_ln12 = add i8 %phi_mul, 13" [max_pool_1.cpp:12]   --->   Operation 23 'add' 'add_ln12' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.12ns)   --->   "%icmp_ln12 = icmp eq i4 %r_0, -3" [max_pool_1.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 25 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.36ns)   --->   "%r = add i4 %r_0, 1" [max_pool_1.cpp:12]   --->   Operation 26 'add' 'r' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Filter_Loop_end, label %Row_Loop_begin" [max_pool_1.cpp:12]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str126) nounwind" [max_pool_1.cpp:13]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str126)" [max_pool_1.cpp:13]   --->   Operation 29 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [max_pool_1.cpp:24]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.18ns)   --->   "br label %3" [max_pool_1.cpp:15]   --->   Operation 31 'br' <Predicate = (!icmp_ln12)> <Delay = 1.18>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_5)" [max_pool_1.cpp:37]   --->   Operation 32 'specregionend' 'empty_20' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [max_pool_1.cpp:9]   --->   Operation 33 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 34 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.12ns)   --->   "%icmp_ln15 = icmp eq i4 %c_0, -3" [max_pool_1.cpp:15]   --->   Operation 35 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 36 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.36ns)   --->   "%c = add i4 %c_0, 1" [max_pool_1.cpp:15]   --->   Operation 37 'add' 'c' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Row_Loop_end, label %Col_Loop_begin" [max_pool_1.cpp:15]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str227) nounwind" [max_pool_1.cpp:16]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str227)" [max_pool_1.cpp:16]   --->   Operation 40 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [max_pool_1.cpp:25]   --->   Operation 41 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.18ns)   --->   "br label %4" [max_pool_1.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln15)> <Delay = 1.18>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str126, i32 %tmp_6)" [max_pool_1.cpp:36]   --->   Operation 43 'specregionend' 'empty_19' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [max_pool_1.cpp:12]   --->   Operation 44 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [max_pool_1.cpp:27]   --->   Operation 45 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 46 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %mpr_0 to i5" [max_pool_1.cpp:19]   --->   Operation 47 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.61ns)   --->   "%icmp_ln19 = icmp eq i2 %mpr_0, -2" [max_pool_1.cpp:19]   --->   Operation 48 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 49 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.00ns)   --->   "%mpr = add i2 %mpr_0, 1" [max_pool_1.cpp:19]   --->   Operation 50 'add' 'mpr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Col_Loop_end, label %Pool_Row_Loop_begin" [max_pool_1.cpp:19]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str328) nounwind" [max_pool_1.cpp:20]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str328)" [max_pool_1.cpp:20]   --->   Operation 53 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.36ns)   --->   "%i = add i5 %zext_ln19, %shl_ln" [max_pool_1.cpp:24]   --->   Operation 54 'add' 'i' <Predicate = (!icmp_ln19)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %i to i10" [max_pool_1.cpp:27]   --->   Operation 55 'zext' 'zext_ln27' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.77ns)   --->   "%mul_ln27 = mul i10 %zext_ln27, 26" [max_pool_1.cpp:27]   --->   Operation 56 'mul' 'mul_ln27' <Predicate = (!icmp_ln19)> <Delay = 2.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.18ns)   --->   "br label %5" [max_pool_1.cpp:22]   --->   Operation 57 'br' <Predicate = (!icmp_ln19)> <Delay = 1.18>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %c_0 to i8" [max_pool_1.cpp:34]   --->   Operation 58 'zext' 'zext_ln34' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.39ns)   --->   "%add_ln34 = add i8 %phi_mul, %zext_ln34" [max_pool_1.cpp:34]   --->   Operation 59 'add' 'add_ln34' <Predicate = (icmp_ln19)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln34, i5 0)" [max_pool_1.cpp:34]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i13 %tmp_1 to i14" [max_pool_1.cpp:34]   --->   Operation 61 'zext' 'zext_ln34_4' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.51ns)   --->   "%add_ln34_3 = add i14 %zext_ln34_4, %zext_ln12_2" [max_pool_1.cpp:34]   --->   Operation 62 'add' 'add_ln34_3' <Predicate = (icmp_ln19)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i14 %add_ln34_3 to i64" [max_pool_1.cpp:34]   --->   Operation 63 'zext' 'zext_ln34_5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [5408 x float]* %max_pool_out, i64 0, i64 %zext_ln34_5" [max_pool_1.cpp:34]   --->   Operation 64 'getelementptr' 'max_pool_out_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.66ns)   --->   "store float %max_0, float* %max_pool_out_addr, align 4" [max_pool_1.cpp:34]   --->   Operation 65 'store' <Predicate = (icmp_ln19)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str227, i32 %tmp_7)" [max_pool_1.cpp:35]   --->   Operation 66 'specregionend' 'empty_18' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [max_pool_1.cpp:15]   --->   Operation 67 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%max_1 = phi float [ %max_0, %Pool_Row_Loop_begin ], [ %max_3, %._crit_edge ]"   --->   Operation 68 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 69 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %mpc_0 to i5" [max_pool_1.cpp:22]   --->   Operation 70 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.61ns)   --->   "%icmp_ln22 = icmp eq i2 %mpc_0, -2" [max_pool_1.cpp:22]   --->   Operation 71 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 72 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.00ns)   --->   "%mpc = add i2 %mpc_0, 1" [max_pool_1.cpp:22]   --->   Operation 73 'add' 'mpc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %Pool_Row_Loop_end, label %._crit_edge" [max_pool_1.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.36ns)   --->   "%j = add i5 %shl_ln2, %zext_ln22" [max_pool_1.cpp:25]   --->   Operation 75 'add' 'j' <Predicate = (!icmp_ln22)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j to i10" [max_pool_1.cpp:27]   --->   Operation 76 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.44ns)   --->   "%add_ln27 = add i10 %zext_ln27_3, %mul_ln27" [max_pool_1.cpp:27]   --->   Operation 77 'add' 'add_ln27' <Predicate = (!icmp_ln22)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln27, i5 0)" [max_pool_1.cpp:27]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i15 %tmp_2 to i16" [max_pool_1.cpp:27]   --->   Operation 79 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.56ns)   --->   "%add_ln27_2 = add i16 %zext_ln12, %zext_ln27_4" [max_pool_1.cpp:27]   --->   Operation 80 'add' 'add_ln27_2' <Predicate = (!icmp_ln22)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i16 %add_ln27_2 to i64" [max_pool_1.cpp:27]   --->   Operation 81 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln27_5" [max_pool_1.cpp:27]   --->   Operation 82 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.66ns)   --->   "%max = load float* %conv_out_addr, align 4" [max_pool_1.cpp:27]   --->   Operation 83 'load' 'max' <Predicate = (!icmp_ln22)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str328, i32 %tmp_8)" [max_pool_1.cpp:32]   --->   Operation 84 'specregionend' 'empty_17' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %4" [max_pool_1.cpp:19]   --->   Operation 85 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 86 [1/2] (2.66ns)   --->   "%max = load float* %conv_out_addr, align 4" [max_pool_1.cpp:27]   --->   Operation 86 'load' 'max' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 87 [2/2] (3.78ns)   --->   "%tmp_s = fcmp ogt float %max, %max_1" [max_pool_1.cpp:27]   --->   Operation 87 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.01>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str429) nounwind" [max_pool_1.cpp:23]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast float %max to i32" [max_pool_1.cpp:27]   --->   Operation 89 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln27, i32 23, i32 30)" [max_pool_1.cpp:27]   --->   Operation 90 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27 to i23" [max_pool_1.cpp:27]   --->   Operation 91 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast float %max_1 to i32" [max_pool_1.cpp:27]   --->   Operation 92 'bitcast' 'bitcast_ln27_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln27_2, i32 23, i32 30)" [max_pool_1.cpp:27]   --->   Operation 93 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i32 %bitcast_ln27_2 to i23" [max_pool_1.cpp:27]   --->   Operation 94 'trunc' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (1.12ns)   --->   "%icmp_ln27 = icmp ne i8 %tmp, -1" [max_pool_1.cpp:27]   --->   Operation 95 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.48ns)   --->   "%icmp_ln27_4 = icmp eq i23 %trunc_ln27, 0" [max_pool_1.cpp:27]   --->   Operation 96 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27 = or i1 %icmp_ln27_4, %icmp_ln27" [max_pool_1.cpp:27]   --->   Operation 97 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (1.12ns)   --->   "%icmp_ln27_5 = icmp ne i8 %tmp_9, -1" [max_pool_1.cpp:27]   --->   Operation 98 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.48ns)   --->   "%icmp_ln27_6 = icmp eq i23 %trunc_ln27_2, 0" [max_pool_1.cpp:27]   --->   Operation 99 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%or_ln27_2 = or i1 %icmp_ln27_6, %icmp_ln27_5" [max_pool_1.cpp:27]   --->   Operation 100 'or' 'or_ln27_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%and_ln27 = and i1 %or_ln27, %or_ln27_2" [max_pool_1.cpp:27]   --->   Operation 101 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/2] (3.78ns)   --->   "%tmp_s = fcmp ogt float %max, %max_1" [max_pool_1.cpp:27]   --->   Operation 102 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln27_2 = and i1 %and_ln27, %tmp_s" [max_pool_1.cpp:27]   --->   Operation 103 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.61ns) (out node of the LUT)   --->   "%max_3 = select i1 %and_ln27_2, float %max, float %max_1" [max_pool_1.cpp:27]   --->   Operation 104 'select' 'max_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br label %5" [max_pool_1.cpp:22]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9            (br               ) [ 011111111]
f_0               (phi              ) [ 001000000]
icmp_ln9          (icmp             ) [ 001111111]
empty             (speclooptripcount) [ 000000000]
f                 (add              ) [ 011111111]
br_ln9            (br               ) [ 000000000]
specloopname_ln10 (specloopname     ) [ 000000000]
tmp_5             (specregionbegin  ) [ 000111111]
zext_ln12         (zext             ) [ 000111111]
zext_ln12_2       (zext             ) [ 000111111]
br_ln12           (br               ) [ 001111111]
ret_ln38          (ret              ) [ 000000000]
r_0               (phi              ) [ 000100000]
phi_mul           (phi              ) [ 000101111]
add_ln12          (add              ) [ 001111111]
icmp_ln12         (icmp             ) [ 001111111]
empty_13          (speclooptripcount) [ 000000000]
r                 (add              ) [ 001111111]
br_ln12           (br               ) [ 000000000]
specloopname_ln13 (specloopname     ) [ 000000000]
tmp_6             (specregionbegin  ) [ 000011111]
shl_ln            (bitconcatenate   ) [ 000011111]
br_ln15           (br               ) [ 001111111]
empty_20          (specregionend    ) [ 000000000]
br_ln9            (br               ) [ 011111111]
c_0               (phi              ) [ 000011111]
icmp_ln15         (icmp             ) [ 001111111]
empty_14          (speclooptripcount) [ 000000000]
c                 (add              ) [ 001111111]
br_ln15           (br               ) [ 000000000]
specloopname_ln16 (specloopname     ) [ 000000000]
tmp_7             (specregionbegin  ) [ 000001111]
shl_ln2           (bitconcatenate   ) [ 000001111]
br_ln19           (br               ) [ 001111111]
empty_19          (specregionend    ) [ 000000000]
br_ln12           (br               ) [ 001111111]
max_0             (phi              ) [ 000001111]
mpr_0             (phi              ) [ 000001000]
zext_ln19         (zext             ) [ 000000000]
icmp_ln19         (icmp             ) [ 001111111]
empty_15          (speclooptripcount) [ 000000000]
mpr               (add              ) [ 001111111]
br_ln19           (br               ) [ 000000000]
specloopname_ln20 (specloopname     ) [ 000000000]
tmp_8             (specregionbegin  ) [ 000000111]
i                 (add              ) [ 000000000]
zext_ln27         (zext             ) [ 000000000]
mul_ln27          (mul              ) [ 000000111]
br_ln22           (br               ) [ 001111111]
zext_ln34         (zext             ) [ 000000000]
add_ln34          (add              ) [ 000000000]
tmp_1             (bitconcatenate   ) [ 000000000]
zext_ln34_4       (zext             ) [ 000000000]
add_ln34_3        (add              ) [ 000000000]
zext_ln34_5       (zext             ) [ 000000000]
max_pool_out_addr (getelementptr    ) [ 000000000]
store_ln34        (store            ) [ 000000000]
empty_18          (specregionend    ) [ 000000000]
br_ln15           (br               ) [ 001111111]
max_1             (phi              ) [ 001111111]
mpc_0             (phi              ) [ 000000100]
zext_ln22         (zext             ) [ 000000000]
icmp_ln22         (icmp             ) [ 001111111]
empty_16          (speclooptripcount) [ 000000000]
mpc               (add              ) [ 001111111]
br_ln22           (br               ) [ 000000000]
j                 (add              ) [ 000000000]
zext_ln27_3       (zext             ) [ 000000000]
add_ln27          (add              ) [ 000000000]
tmp_2             (bitconcatenate   ) [ 000000000]
zext_ln27_4       (zext             ) [ 000000000]
add_ln27_2        (add              ) [ 000000000]
zext_ln27_5       (zext             ) [ 000000000]
conv_out_addr     (getelementptr    ) [ 000000010]
empty_17          (specregionend    ) [ 000000000]
br_ln19           (br               ) [ 001111111]
max               (load             ) [ 000000001]
specloopname_ln23 (specloopname     ) [ 000000000]
bitcast_ln27      (bitcast          ) [ 000000000]
tmp               (partselect       ) [ 000000000]
trunc_ln27        (trunc            ) [ 000000000]
bitcast_ln27_2    (bitcast          ) [ 000000000]
tmp_9             (partselect       ) [ 000000000]
trunc_ln27_2      (trunc            ) [ 000000000]
icmp_ln27         (icmp             ) [ 000000000]
icmp_ln27_4       (icmp             ) [ 000000000]
or_ln27           (or               ) [ 000000000]
icmp_ln27_5       (icmp             ) [ 000000000]
icmp_ln27_6       (icmp             ) [ 000000000]
or_ln27_2         (or               ) [ 000000000]
and_ln27          (and              ) [ 000000000]
tmp_s             (fcmp             ) [ 000000000]
and_ln27_2        (and              ) [ 000000000]
max_3             (select           ) [ 001111111]
br_ln22           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str429"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="max_pool_out_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln34_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="13" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_out_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="16" slack="0"/>
<pin id="93" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="102" class="1005" name="f_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="1"/>
<pin id="104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="f_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="r_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="r_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="phi_mul_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_mul_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="c_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="max_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="max_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="mpr_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="mpr_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="max_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="max_1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mpc_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="mpc_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln9_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="f_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln12_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln12_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln12_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln12_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln15_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="c_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln19_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln19_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mpr_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="2"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln27_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_ln27_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln34_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln34_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="2"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln34_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln34_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="0" index="1" bw="6" slack="3"/>
<pin id="323" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln34_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln22_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln22_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mpc_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="2"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln27_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln27_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="10" slack="1"/>
<pin id="358" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln27_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln27_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="4"/>
<pin id="374" dir="0" index="1" bw="15" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln27_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln27_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln27_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln27_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_2/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln27_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_2/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln27_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln27_4_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="23" slack="0"/>
<pin id="425" dir="0" index="1" bw="23" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_4/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln27_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln27_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_5/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln27_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="23" slack="0"/>
<pin id="443" dir="0" index="1" bw="23" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_6/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln27_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln27_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln27_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_2/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="max_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="0" index="2" bw="32" slack="2"/>
<pin id="469" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_3/8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="f_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="480" class="1005" name="zext_ln12_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="4"/>
<pin id="482" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="485" class="1005" name="zext_ln12_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="3"/>
<pin id="487" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln12_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="add_ln12_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="498" class="1005" name="r_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="503" class="1005" name="shl_ln_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="2"/>
<pin id="505" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="511" class="1005" name="c_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="516" class="1005" name="shl_ln2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="2"/>
<pin id="518" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="mpr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="529" class="1005" name="mul_ln27_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="1"/>
<pin id="531" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="537" class="1005" name="mpc_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="542" class="1005" name="conv_out_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="15" slack="1"/>
<pin id="544" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="max_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="554" class="1005" name="max_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="160"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="182"><net_src comp="148" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="96" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="172" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="106" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="106" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="106" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="106" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="128" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="117" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="117" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="117" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="140" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="140" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="140" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="165" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="165" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="165" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="136" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="124" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="333"><net_src comp="188" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="188" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="188" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="330" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="382" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="172" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="399" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="385" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="395" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="417" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="403" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="72" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="413" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="429" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="195" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="172" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="207" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="483"><net_src comp="213" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="488"><net_src comp="217" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="493"><net_src comp="221" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="501"><net_src comp="233" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="506"><net_src comp="239" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="514"><net_src comp="253" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="519"><net_src comp="259" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="527"><net_src comp="277" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="532"><net_src comp="292" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="540"><net_src comp="340" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="545"><net_src comp="89" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="550"><net_src comp="96" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="557"><net_src comp="465" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		f : 1
		br_ln9 : 2
		zext_ln12 : 1
		zext_ln12_2 : 1
	State 3
		add_ln12 : 1
		icmp_ln12 : 1
		r : 1
		br_ln12 : 2
		shl_ln : 1
	State 4
		icmp_ln15 : 1
		c : 1
		br_ln15 : 2
		shl_ln2 : 1
	State 5
		zext_ln19 : 1
		icmp_ln19 : 1
		mpr : 1
		br_ln19 : 2
		i : 2
		zext_ln27 : 3
		mul_ln27 : 4
		add_ln34 : 1
		tmp_1 : 2
		zext_ln34_4 : 3
		add_ln34_3 : 4
		zext_ln34_5 : 5
		max_pool_out_addr : 6
		store_ln34 : 7
	State 6
		zext_ln22 : 1
		icmp_ln22 : 1
		mpc : 1
		br_ln22 : 2
		j : 2
		zext_ln27_3 : 3
		add_ln27 : 4
		tmp_2 : 5
		zext_ln27_4 : 6
		add_ln27_2 : 7
		zext_ln27_5 : 8
		conv_out_addr : 9
		max : 10
	State 7
		tmp_s : 1
	State 8
		tmp : 1
		trunc_ln27 : 1
		tmp_9 : 1
		trunc_ln27_2 : 1
		icmp_ln27 : 2
		icmp_ln27_4 : 2
		or_ln27 : 3
		icmp_ln27_5 : 2
		icmp_ln27_6 : 2
		or_ln27_2 : 3
		and_ln27 : 3
		and_ln27_2 : 3
		max_3 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       f_fu_207      |    0    |    0    |    15   |
|          |   add_ln12_fu_221   |    0    |    0    |    15   |
|          |       r_fu_233      |    0    |    0    |    13   |
|          |       c_fu_253      |    0    |    0    |    13   |
|          |      mpr_fu_277     |    0    |    0    |    10   |
|    add   |       i_fu_283      |    0    |    0    |    15   |
|          |   add_ln34_fu_302   |    0    |    0    |    15   |
|          |  add_ln34_3_fu_320  |    0    |    0    |    20   |
|          |      mpc_fu_340     |    0    |    0    |    10   |
|          |       j_fu_346      |    0    |    0    |    15   |
|          |   add_ln27_fu_355   |    0    |    0    |    17   |
|          |  add_ln27_2_fu_372  |    0    |    0    |    22   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_195     |    0    |    66   |    66   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln9_fu_201   |    0    |    0    |    11   |
|          |   icmp_ln12_fu_227  |    0    |    0    |    9    |
|          |   icmp_ln15_fu_247  |    0    |    0    |    9    |
|          |   icmp_ln19_fu_271  |    0    |    0    |    8    |
|   icmp   |   icmp_ln22_fu_334  |    0    |    0    |    8    |
|          |   icmp_ln27_fu_417  |    0    |    0    |    11   |
|          |  icmp_ln27_4_fu_423 |    0    |    0    |    18   |
|          |  icmp_ln27_5_fu_435 |    0    |    0    |    11   |
|          |  icmp_ln27_6_fu_441 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |     max_3_fu_465    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln27_fu_292   |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln27_fu_429   |    0    |    0    |    2    |
|          |   or_ln27_2_fu_447  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln27_fu_453   |    0    |    0    |    2    |
|          |  and_ln27_2_fu_459  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln12_fu_213  |    0    |    0    |    0    |
|          |  zext_ln12_2_fu_217 |    0    |    0    |    0    |
|          |   zext_ln19_fu_267  |    0    |    0    |    0    |
|          |   zext_ln27_fu_288  |    0    |    0    |    0    |
|          |   zext_ln34_fu_298  |    0    |    0    |    0    |
|   zext   |  zext_ln34_4_fu_316 |    0    |    0    |    0    |
|          |  zext_ln34_5_fu_325 |    0    |    0    |    0    |
|          |   zext_ln22_fu_330  |    0    |    0    |    0    |
|          |  zext_ln27_3_fu_351 |    0    |    0    |    0    |
|          |  zext_ln27_4_fu_368 |    0    |    0    |    0    |
|          |  zext_ln27_5_fu_377 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    shl_ln_fu_239    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln2_fu_259   |    0    |    0    |    0    |
|          |     tmp_1_fu_308    |    0    |    0    |    0    |
|          |     tmp_2_fu_360    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_385     |    0    |    0    |    0    |
|          |     tmp_9_fu_403    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln27_fu_395  |    0    |    0    |    0    |
|          | trunc_ln27_2_fu_413 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   415   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln12_reg_490  |    8   |
|     c_0_reg_136     |    4   |
|      c_reg_511      |    4   |
|conv_out_addr_reg_542|   15   |
|     f_0_reg_102     |    6   |
|      f_reg_475      |    6   |
|    max_0_reg_148    |   32   |
|    max_1_reg_172    |   32   |
|    max_3_reg_554    |   32   |
|     max_reg_547     |   32   |
|    mpc_0_reg_184    |    2   |
|     mpc_reg_537     |    2   |
|    mpr_0_reg_161    |    2   |
|     mpr_reg_524     |    2   |
|   mul_ln27_reg_529  |   10   |
|   phi_mul_reg_124   |    8   |
|     r_0_reg_113     |    4   |
|      r_reg_498      |    4   |
|   shl_ln2_reg_516   |    5   |
|    shl_ln_reg_503   |    5   |
| zext_ln12_2_reg_485 |   14   |
|  zext_ln12_reg_480  |   16   |
+---------------------+--------+
|        Total        |   245  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   2  |  15  |   30   ||    9    |
|  phi_mul_reg_124 |  p0  |   2  |   8  |   16   ||    9    |
|    c_0_reg_136   |  p0  |   2  |   4  |    8   ||    9    |
|   max_0_reg_148  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_195    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   182  ||  5.915  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   415  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   245  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   311  |   460  |
+-----------+--------+--------+--------+--------+
