INFO: [VRFC 10-2263] Analyzing Verilog file "/home/enzo/Documentos/Repositorios/ArquitecturaDeComputadoras/Lab1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/enzo/Documentos/Repositorios/ArquitecturaDeComputadoras/Lab1/ALU/ALU.srcs/sim_1/new/Alu_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_dut
