
*** Running vivado
    with args -log hcode_shell_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hcode_shell_top.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hcode_shell_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp]
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp' for cell 'xillybus_interface_0/fifo_from_function_1'
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp' for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado'
INFO: [Netlist 29-17] Analyzing 1333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz_2/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz_3/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz_4/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/dcp_2/clk_wiz_0.edf:336]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_2/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/dcp_2/clk_wiz_0.edf:336]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_3/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/dcp_2/clk_wiz_0.edf:336]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_4/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/dcp_2/clk_wiz_0.edf:336]
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_1/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_2/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_2/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_3/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_3/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_4/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_4/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2166.129 ; gain = 634.777 ; free physical = 2404 ; free virtual = 36239
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_2/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_2/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_3/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_3/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_4/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc:56]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_4/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X1Y0.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X1Y0.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_1/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_1/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_2/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_2/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_3/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_3/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_4/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function_4/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_1/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_1/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_2/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_2/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_3/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_3/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_4/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function_4/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc:4]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/constrain/hcode_shell.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/.Xil/Vivado-24375-tea02/fifo_128x512_1/fifo_128x512.dcp'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_1/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_1/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_2/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_2/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_3/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_3/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_4/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function_4/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_1/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_1/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_2/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_2/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_3/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_3/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_4/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function_4/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 918 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 812 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 52 instances

link_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:14 . Memory (MB): peak = 2198.133 ; gain = 1187.695 ; free physical = 1496 ; free virtual = 35319
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2270.164 ; gain = 64.035 ; free physical = 1430 ; free virtual = 35274
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: e92c1222

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdc37848

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2270.164 ; gain = 0.000 ; free physical = 1404 ; free virtual = 35247

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 18 load pin(s).
INFO: [Opt 31-10] Eliminated 3036 cells.
Phase 2 Constant propagation | Checksum: 13437e7bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.164 ; gain = 0.000 ; free physical = 1764 ; free virtual = 35595

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3260 unconnected nets.
INFO: [Opt 31-11] Eliminated 1636 unconnected cells.
Phase 3 Sweep | Checksum: 16b71978f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2270.164 ; gain = 0.000 ; free physical = 1554 ; free virtual = 35385

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 146803d2a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.164 ; gain = 0.000 ; free physical = 1426 ; free virtual = 35256

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2270.164 ; gain = 0.000 ; free physical = 1426 ; free virtual = 35256
Ending Logic Optimization Task | Checksum: 146803d2a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2270.164 ; gain = 0.000 ; free physical = 1426 ; free virtual = 35256

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 10 Total Ports: 100
Ending PowerOpt Patch Enables Task | Checksum: 123f32aa8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 729 ; free virtual = 34565
Ending Power Optimization Task | Checksum: 123f32aa8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2644.293 ; gain = 374.129 ; free physical = 728 ; free virtual = 34563
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2644.293 ; gain = 446.160 ; free physical = 728 ; free virtual = 34563
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 658 ; free virtual = 34500
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 677 ; free virtual = 34518
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 557 ; free virtual = 34397
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][8]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][1]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][2]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][4]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0 has an input control pin xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0/ENARDEN (net: xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0_ENARDEN_cooolgate_en_sig_1) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1 has an input control pin xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1/ENARDEN (net: xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1_ENARDEN_cooolgate_en_sig_2) which is driven by a register (xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 461 ; free virtual = 34301
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 280 ; free virtual = 34120

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1557cc229

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 244 ; free virtual = 33626

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 191e0a9d2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 243 ; free virtual = 33577

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 191e0a9d2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 210 ; free virtual = 33544
Phase 1 Placer Initialization | Checksum: 191e0a9d2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 214 ; free virtual = 33548

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2043ed920

Time (s): cpu = 00:02:49 ; elapsed = 00:01:55 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 275 ; free virtual = 33406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2043ed920

Time (s): cpu = 00:02:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 216 ; free virtual = 33347

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 141dca320

Time (s): cpu = 00:03:11 ; elapsed = 00:02:12 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 292 ; free virtual = 33379

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11a06b06d

Time (s): cpu = 00:03:12 ; elapsed = 00:02:13 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 294 ; free virtual = 33380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 151e954b9

Time (s): cpu = 00:03:13 ; elapsed = 00:02:13 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 255 ; free virtual = 33342

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: ca0794c5

Time (s): cpu = 00:03:18 ; elapsed = 00:02:17 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 309 ; free virtual = 33396

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13ebaab0d

Time (s): cpu = 00:03:20 ; elapsed = 00:02:20 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 263 ; free virtual = 33350

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1a10b00f1

Time (s): cpu = 00:03:33 ; elapsed = 00:02:33 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 269 ; free virtual = 33363

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19d81429c

Time (s): cpu = 00:03:35 ; elapsed = 00:02:34 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 314 ; free virtual = 33408

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 21612c0b9

Time (s): cpu = 00:03:35 ; elapsed = 00:02:35 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 273 ; free virtual = 33367
Phase 3 Detail Placement | Checksum: 21612c0b9

Time (s): cpu = 00:03:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 265 ; free virtual = 33359

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14fd593bb

Time (s): cpu = 00:04:09 ; elapsed = 00:03:00 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1807 ; free virtual = 34906
Phase 4.1 Post Commit Optimization | Checksum: 14fd593bb

Time (s): cpu = 00:04:10 ; elapsed = 00:03:01 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1752 ; free virtual = 34869

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14fd593bb

Time (s): cpu = 00:04:11 ; elapsed = 00:03:01 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1742 ; free virtual = 34865

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14fd593bb

Time (s): cpu = 00:04:11 ; elapsed = 00:03:02 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1773 ; free virtual = 34897

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c8d44fdc

Time (s): cpu = 00:04:11 ; elapsed = 00:03:02 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1736 ; free virtual = 34860
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8d44fdc

Time (s): cpu = 00:04:12 ; elapsed = 00:03:02 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1734 ; free virtual = 34858
Ending Placer Task | Checksum: 1ace923d8

Time (s): cpu = 00:04:16 ; elapsed = 00:03:05 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1636 ; free virtual = 34759
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:25 ; elapsed = 00:03:12 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1675 ; free virtual = 34799
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1514 ; free virtual = 34670
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1503 ; free virtual = 34633
report_io: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1491 ; free virtual = 34622
report_utilization: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1481 ; free virtual = 34612
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1476 ; free virtual = 34608
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1475 ; free virtual = 34606

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 17269619a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1355 ; free virtual = 34486
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 15f1665f1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1310 ; free virtual = 34441
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1310 ; free virtual = 34441
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1219 ; free virtual = 34409
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2644.293 ; gain = 0.000 ; free physical = 1296 ; free virtual = 34441
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e5391764 ConstDB: 0 ShapeSum: 311ddd89 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8aeeb91c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:59 . Memory (MB): peak = 2731.352 ; gain = 87.059 ; free physical = 261 ; free virtual = 33190

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8aeeb91c

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2731.352 ; gain = 87.059 ; free physical = 269 ; free virtual = 33197

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8aeeb91c

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2732.527 ; gain = 88.234 ; free physical = 238 ; free virtual = 33166

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8aeeb91c

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2732.527 ; gain = 88.234 ; free physical = 238 ; free virtual = 33166
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ccf55741

Time (s): cpu = 00:02:06 ; elapsed = 00:01:20 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 215 ; free virtual = 32971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.542  | TNS=0.000  | WHS=-0.541 | THS=-1833.439|

Phase 2 Router Initialization | Checksum: 28a06e860

Time (s): cpu = 00:02:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 247 ; free virtual = 32955

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19f365760

Time (s): cpu = 00:03:13 ; elapsed = 00:01:46 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 265 ; free virtual = 32950

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1935
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 212724121

Time (s): cpu = 00:10:46 ; elapsed = 00:04:49 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1983 ; free virtual = 34675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.111  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1db097a60

Time (s): cpu = 00:10:47 ; elapsed = 00:04:50 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 2007 ; free virtual = 34699
Phase 4 Rip-up And Reroute | Checksum: 1db097a60

Time (s): cpu = 00:10:47 ; elapsed = 00:04:50 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1988 ; free virtual = 34680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1db097a60

Time (s): cpu = 00:10:47 ; elapsed = 00:04:50 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 2019 ; free virtual = 34711

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1db097a60

Time (s): cpu = 00:10:47 ; elapsed = 00:04:50 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1975 ; free virtual = 34667
Phase 5 Delay and Skew Optimization | Checksum: 1db097a60

Time (s): cpu = 00:10:47 ; elapsed = 00:04:50 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1975 ; free virtual = 34667

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 141edf11b

Time (s): cpu = 00:10:57 ; elapsed = 00:04:54 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1974 ; free virtual = 34666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.137  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e33869c0

Time (s): cpu = 00:10:57 ; elapsed = 00:04:54 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1973 ; free virtual = 34665
Phase 6 Post Hold Fix | Checksum: 1e33869c0

Time (s): cpu = 00:10:57 ; elapsed = 00:04:54 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1973 ; free virtual = 34665

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.10256 %
  Global Horizontal Routing Utilization  = 1.18238 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e7d79a3f

Time (s): cpu = 00:10:58 ; elapsed = 00:04:55 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 2023 ; free virtual = 34715

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e7d79a3f

Time (s): cpu = 00:10:59 ; elapsed = 00:04:55 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1985 ; free virtual = 34677

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y11/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X1Y2/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y10/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y9/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y8/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y7/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X1Y1/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y6/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y5/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y4/GTSOUTHREFCLK0
Phase 9 Depositing Routes | Checksum: 21521ba39

Time (s): cpu = 00:11:01 ; elapsed = 00:04:58 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 2000 ; free virtual = 34693

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.137  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21521ba39

Time (s): cpu = 00:11:02 ; elapsed = 00:04:58 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 2003 ; free virtual = 34695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:07 ; elapsed = 00:04:59 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1971 ; free virtual = 34663

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:17 ; elapsed = 00:05:06 . Memory (MB): peak = 2819.238 ; gain = 174.945 ; free physical = 1961 ; free virtual = 34653
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.238 ; gain = 0.000 ; free physical = 1927 ; free virtual = 34659
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2819.238 ; gain = 0.000 ; free physical = 1991 ; free virtual = 34694
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2851.258 ; gain = 32.020 ; free physical = 1972 ; free virtual = 34686
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 2851.258 ; gain = 0.000 ; free physical = 3742 ; free virtual = 36463
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2851.258 ; gain = 0.000 ; free physical = 3761 ; free virtual = 36485
Command: report_power -file hcode_shell_top_power_routed.rpt -pb hcode_shell_top_power_summary_routed.pb -rpx hcode_shell_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.328 ; gain = 82.070 ; free physical = 3665 ; free virtual = 36400
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.328 ; gain = 0.000 ; free physical = 3653 ; free virtual = 36389
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.328 ; gain = 0.000 ; free physical = 3664 ; free virtual = 36438
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128-4ports/hcode_shell.runs/impl_1/hcode_shell_top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2933.328 ; gain = 0.000 ; free physical = 3663 ; free virtual = 36408
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 15:50:19 2017...
