// Seed: 667357969
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wand id_10,
    output wire id_11
);
  logic id_13;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd8
) (
    output supply1 _id_0,
    output wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output supply0 id_6
);
  wire id_8;
  ;
  and primCall (id_1, id_5, id_9, id_8, id_4, id_10, id_2);
  wire id_9;
  logic [id_0 : -1  ==  -1] id_10;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_5,
      id_5,
      id_2,
      id_2,
      id_1,
      id_6,
      id_1
  );
  assign id_6 = 1;
endmodule
