<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/peterglen/gowin/picotiny/hw/hdmi/svo_defines.vh<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_enc.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_hdmi_top.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_openldi.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_tcard.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_term.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_tmds.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_utils.v<br>
/home/peterglen/gowin/picotiny/hw/hdmi/svo_vdma.v<br>
/home/peterglen/gowin/picotiny/hw/picomemory.v<br>
/home/peterglen/gowin/picotiny/hw/picoperipheral.v<br>
/home/peterglen/gowin/picotiny/hw/picorv32.v<br>
/home/peterglen/gowin/picotiny/hw/picotiny.v<br>
/home/peterglen/gowin/picotiny/hw/simpleuart.v<br>
/home/peterglen/gowin/picotiny/hw/spimemio_puya.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/bootram_2kx8_0/bootram_2kx8_0.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/bootram_2kx8_1/bootram_2kx8_1.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/bootram_2kx8_2/bootram_2kx8_2.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/bootram_2kx8_3/bootram_2kx8_3.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/gowin_clkdiv/gowin_clkdiv.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/gowin_rpll/gowin_rpll.v<br>
/home/peterglen/gowin/picotiny/gowin_ip/sram_2kx8/sram_2kx8.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb  1 17:36:55 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>picotiny</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 795.664MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.544s, Elapsed time = 0h 0m 0.53s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.223s, Elapsed time = 0h 0m 0.215s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.726s, Elapsed time = 0h 0m 0.723s, Peak memory usage = 795.664MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.467s, Elapsed time = 0h 0m 0.464s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.048s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.034s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.034s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 795.664MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.223s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.193s, Elapsed time = 0h 0m 0.192s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 34s, Elapsed time = 0h 0m 34s, Peak memory usage = 795.664MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.54s, Elapsed time = 0h 0m 0.539s, Peak memory usage = 795.664MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.389s, Elapsed time = 0h 0m 0.387s, Peak memory usage = 795.664MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 39s, Elapsed time = 0h 0m 39s, Peak memory usage = 795.664MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1930</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>305</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>808</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>259</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>526</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3609</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>277</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>868</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2464</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>652</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>652</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4325(3631 LUT, 652 ALU, 7 RAM16) / 8640</td>
<td>51%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1930 / 6693</td>
<td>29%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1930 / 6693</td>
<td>29%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>12 / 26</td>
<td>47%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>30.087(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>9.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s9/I0</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_hdmi/svo_tmds_2/n88_s9/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>13.854</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.814</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s3/I3</td>
</tr>
<tr>
<td>15.440</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s3/F</td>
</tr>
<tr>
<td>16.400</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s1/I2</td>
</tr>
<tr>
<td>17.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>19.214</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>20.877</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>21.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>22.820</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n325_s0/SUM</td>
</tr>
<tr>
<td>23.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s4/I0</td>
</tr>
<tr>
<td>24.812</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n378_s4/F</td>
</tr>
<tr>
<td>25.772</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>26.398</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>27.358</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s6/I2</td>
</tr>
<tr>
<td>28.180</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s6/F</td>
</tr>
<tr>
<td>29.140</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s5/I3</td>
</tr>
<tr>
<td>29.766</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s5/F</td>
</tr>
<tr>
<td>30.726</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s2/I2</td>
</tr>
<tr>
<td>31.548</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s2/F</td>
</tr>
<tr>
<td>32.508</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I2</td>
</tr>
<tr>
<td>33.330</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>34.290</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.099, 45.981%; route: 17.280, 52.623%; tC2Q: 0.458, 1.396%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>9.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s9/I0</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_hdmi/svo_tmds_2/n88_s9/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>13.854</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.814</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s3/I3</td>
</tr>
<tr>
<td>15.440</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s3/F</td>
</tr>
<tr>
<td>16.400</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s1/I2</td>
</tr>
<tr>
<td>17.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>19.214</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>20.877</td>
<td>0.703</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>21.837</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>22.820</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n325_s0/SUM</td>
</tr>
<tr>
<td>23.780</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s4/I0</td>
</tr>
<tr>
<td>24.812</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n378_s4/F</td>
</tr>
<tr>
<td>25.772</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s5/I3</td>
</tr>
<tr>
<td>26.398</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>27.358</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s4/I2</td>
</tr>
<tr>
<td>28.180</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>29.140</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s2/I2</td>
</tr>
<tr>
<td>29.962</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s2/F</td>
</tr>
<tr>
<td>30.922</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s0/I2</td>
</tr>
<tr>
<td>31.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>32.704</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.473, 46.312%; route: 16.320, 52.221%; tC2Q: 0.458, 1.467%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>9.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s9/I0</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_hdmi/svo_tmds_2/n88_s9/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>13.854</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.814</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s3/I3</td>
</tr>
<tr>
<td>15.440</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s3/F</td>
</tr>
<tr>
<td>16.400</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s1/I2</td>
</tr>
<tr>
<td>17.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>19.214</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>21.219</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s/COUT</td>
</tr>
<tr>
<td>21.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n324_s/CIN</td>
</tr>
<tr>
<td>21.782</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n324_s/SUM</td>
</tr>
<tr>
<td>22.742</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n324_s0/I0</td>
</tr>
<tr>
<td>23.725</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>24.685</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s6/I0</td>
</tr>
<tr>
<td>25.717</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s6/F</td>
</tr>
<tr>
<td>26.677</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s4/I2</td>
</tr>
<tr>
<td>27.499</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s4/F</td>
</tr>
<tr>
<td>28.459</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s2/I2</td>
</tr>
<tr>
<td>29.281</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s2/F</td>
</tr>
<tr>
<td>30.241</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I2</td>
</tr>
<tr>
<td>31.063</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>32.023</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.752, 48.256%; route: 15.360, 50.245%; tC2Q: 0.458, 1.499%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>u_hdmi/svo_enc/out_axis_tdata_2_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s8/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s7/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s7/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s1/I0</td>
</tr>
<tr>
<td>9.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n88_s1/F</td>
</tr>
<tr>
<td>10.763</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n88_s9/I0</td>
</tr>
<tr>
<td>11.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_hdmi/svo_tmds_2/n88_s9/F</td>
</tr>
<tr>
<td>12.755</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I1</td>
</tr>
<tr>
<td>13.854</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.814</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s3/I3</td>
</tr>
<tr>
<td>15.440</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s3/F</td>
</tr>
<tr>
<td>16.400</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n260_s1/I2</td>
</tr>
<tr>
<td>17.222</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_2/n260_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>19.214</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>20.174</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>21.219</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n325_s/COUT</td>
</tr>
<tr>
<td>21.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n324_s/CIN</td>
</tr>
<tr>
<td>21.782</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n324_s/SUM</td>
</tr>
<tr>
<td>22.742</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n324_s0/I0</td>
</tr>
<tr>
<td>23.700</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n324_s0/COUT</td>
</tr>
<tr>
<td>23.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_2/n323_s0/CIN</td>
</tr>
<tr>
<td>24.263</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_2/n323_s0/SUM</td>
</tr>
<tr>
<td>25.223</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s3/I1</td>
</tr>
<tr>
<td>26.322</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s3/F</td>
</tr>
<tr>
<td>27.282</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s1/I0</td>
</tr>
<tr>
<td>28.314</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>29.274</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>30.306</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.955, 50.162%; route: 14.400, 48.301%; tC2Q: 0.458, 1.537%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>u_hdmi/svo_enc/out_axis_tdata_10_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n407_s3/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/svo_tmds_1/n407_s3/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s5/I3</td>
</tr>
<tr>
<td>7.615</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n88_s5/F</td>
</tr>
<tr>
<td>8.575</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s2/I0</td>
</tr>
<tr>
<td>9.607</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.567</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I1</td>
</tr>
<tr>
<td>11.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.626</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s12/I3</td>
</tr>
<tr>
<td>13.252</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s12/F</td>
</tr>
<tr>
<td>14.212</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I1</td>
</tr>
<tr>
<td>15.311</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>16.271</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n147_s18/I0</td>
</tr>
<tr>
<td>17.303</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>18.263</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>19.308</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>19.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>19.871</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>20.831</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>21.789</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>21.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>22.352</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/svo_tmds_1/n288_s0/SUM</td>
</tr>
<tr>
<td>23.312</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>25.371</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s3/I2</td>
</tr>
<tr>
<td>26.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/svo_tmds_1/n377_s3/F</td>
</tr>
<tr>
<td>27.153</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s1/I1</td>
</tr>
<tr>
<td>28.252</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>29.212</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>30.244</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>31.204</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>1956</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.893, 50.058%; route: 14.400, 48.401%; tC2Q: 0.458, 1.541%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
