

================================================================
== Synthesis Summary Report of 'clefia_dec'
================================================================
+ General Information: 
    * Date:           Tue Dec 13 15:00:41 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dec_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ clefia_dec                                 |     -|  0.30|      487|  4.870e+03|         -|      488|     -|        no|   3 (1%)|   -|  943 (~0%)|  2824 (5%)|    -|
    | + clefia_dec_Pipeline_ByteCpy_label1        |     -|  2.66|       19|    190.000|         -|       19|     -|        no|        -|   -|   12 (~0%)|   60 (~0%)|    -|
    |  o ByteCpy_label1                           |     -|  7.30|       17|    170.000|         2|        1|    16|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteXor_label2        |     -|  0.48|        7|     70.000|         -|        7|     -|        no|        -|   -|   81 (~0%)|  119 (~0%)|    -|
    |  o ByteXor_label2                           |     -|  7.30|        5|     50.000|         2|        1|     4|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteXor_label22       |     -|  0.48|        7|     70.000|         -|        7|     -|        no|        -|   -|   80 (~0%)|  119 (~0%)|    -|
    |  o ByteXor_label2                           |     -|  7.30|        5|     50.000|         2|        1|     4|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteCpy_label13       |     -|  2.66|       19|    190.000|         -|       19|     -|        no|        -|   -|   12 (~0%)|   60 (~0%)|    -|
    |  o ByteCpy_label1                           |     -|  7.30|       17|    170.000|         2|        1|    16|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ClefiaGfn4Inv_label5  |     -|  0.30|      352|  3.520e+03|         -|      352|     -|        no|  2 (~0%)|   -|  428 (~0%)|  1277 (2%)|    -|
    |  o ClefiaGfn4Inv_label5                     |    II|  7.30|      350|  3.500e+03|        13|       13|    26|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteCpy_label14       |     -|  2.66|       19|    190.000|         -|       19|     -|        no|        -|   -|   12 (~0%)|   60 (~0%)|    -|
    |  o ByteCpy_label1                           |     -|  7.30|       17|    170.000|         2|        1|    16|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteCpy_label15       |     -|  2.66|       19|    190.000|         -|       19|     -|        no|        -|   -|   12 (~0%)|   60 (~0%)|    -|
    |  o ByteCpy_label1                           |     -|  7.30|       17|    170.000|         2|        1|    16|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteXor_label26       |     -|  0.73|       10|    100.000|         -|       10|     -|        no|        -|   -|    9 (~0%)|   87 (~0%)|    -|
    |  o ByteXor_label2                           |    II|  7.30|        8|     80.000|         2|        2|     4|       yes|        -|   -|          -|          -|    -|
    | + clefia_dec_Pipeline_ByteXor_label27       |     -|  0.73|       10|    100.000|         -|       10|     -|        no|        -|   -|   10 (~0%)|   87 (~0%)|    -|
    |  o ByteXor_label2                           |    II|  7.30|        8|     80.000|         2|        2|     4|       yes|        -|   -|          -|          -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------------+
| Argument | Direction | Datatype              |
+----------+-----------+-----------------------+
| ct       | in        | unsigned char const * |
| pt       | inout     | unsigned char*        |
+----------+-----------+-----------------------+

* SW-to-HW Mapping
+----------+---------------+---------+----------------------------+
| Argument | HW Interface  | HW Type | HW Info                    |
+----------+---------------+---------+----------------------------+
| ct       | s_axi_control | memory  | name=ct offset=16 range=16 |
| pt       | s_axi_control | memory  | name=pt offset=32 range=16 |
+----------+---------------+---------+----------------------------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                        | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + clefia_dec                                | 0   |        |             |     |        |         |
|  + clefia_dec_Pipeline_ByteCpy_label1       | 0   |        |             |     |        |         |
|    add_ln117_fu_88_p2                       | -   |        | add_ln117   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteXor_label2       | 0   |        |             |     |        |         |
|    add_ln124_fu_132_p2                      | -   |        | add_ln124   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteXor_label22      | 0   |        |             |     |        |         |
|    add_ln124_fu_136_p2                      | -   |        | add_ln124   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteCpy_label13      | 0   |        |             |     |        |         |
|    add_ln117_fu_74_p2                       | -   |        | add_ln117   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ClefiaGfn4Inv_label5 | 0   |        |             |     |        |         |
|    add_ln121_fu_577_p2                      | -   |        | add_ln121   | add | fabric | 0       |
|    add_ln121_1_fu_594_p2                    | -   |        | add_ln121_1 | add | fabric | 0       |
|    add_ln121_2_fu_609_p2                    | -   |        | add_ln121_2 | add | fabric | 0       |
|    add_ln121_3_fu_628_p2                    | -   |        | add_ln121_3 | add | fabric | 0       |
|    add_ln121_4_fu_806_p2                    | -   |        | add_ln121_4 | add | fabric | 0       |
|    add_ln121_5_fu_907_p2                    | -   |        | add_ln121_5 | add | fabric | 0       |
|    add_ln121_6_fu_1137_p2                   | -   |        | add_ln121_6 | add | fabric | 0       |
|    add_ln121_7_fu_1156_p2                   | -   |        | add_ln121_7 | add | fabric | 0       |
|    add_ln216_fu_1786_p2                     | -   |        | add_ln216   | add | fabric | 0       |
|    add_ln213_fu_1791_p2                     | -   |        | add_ln213   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteCpy_label14      | 0   |        |             |     |        |         |
|    add_ln117_fu_74_p2                       | -   |        | add_ln117   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteCpy_label15      | 0   |        |             |     |        |         |
|    add_ln117_fu_88_p2                       | -   |        | add_ln117   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteXor_label26      | 0   |        |             |     |        |         |
|    add_ln124_fu_88_p2                       | -   |        | add_ln124   | add | fabric | 0       |
|  + clefia_dec_Pipeline_ByteXor_label27      | 0   |        |             |     |        |         |
|    add_ln124_fu_92_p2                       | -   |        | add_ln124   | add | fabric | 0       |
+---------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+-----------+---------+------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------------------------------------+------+------+--------+-----------+---------+------+---------+
| + clefia_dec                                | 3    | 0    |        |           |         |      |         |
|   fin_U                                     | -    | -    |        | fin       | ram_t2p | auto | 1       |
|   fout_U                                    | -    | -    |        | fout      | ram_t2p | auto | 1       |
|   rin_U                                     | -    | -    |        | rin       | ram_s2p | auto | 1       |
|   rout_U                                    | -    | -    |        | rout      | ram_1p  | auto | 1       |
|   rk_U                                      | 1    | -    |        | rk        | rom_1p  | auto | 1       |
|  + clefia_dec_Pipeline_ClefiaGfn4Inv_label5 | 2    | 0    |        |           |         |      |         |
|    clefia_s0_U                              | 1    | -    |        | clefia_s0 | rom_1p  | auto | 1       |
|    clefia_s1_U                              | 1    | -    |        | clefia_s1 | rom_1p  | auto | 1       |
+---------------------------------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+---------------------------------------------------------+
| Type      | Options               | Location                                                |
+-----------+-----------------------+---------------------------------------------------------+
| inline    | recursive             | dec_ip/solution1/directives.tcl:7 in clefia_dec         |
| interface | s_axilite port=ct     | dec_ip/solution1/directives.tcl:8 in clefia_dec, ct     |
| interface | s_axilite port=pt     | dec_ip/solution1/directives.tcl:9 in clefia_dec, pt     |
| interface | s_axilite port=return | dec_ip/solution1/directives.tcl:6 in clefia_dec, return |
+-----------+-----------------------+---------------------------------------------------------+


