# Advanced-Digital-System-Design-Generation

This repository contains my digital design projects. Each folder contains the problem statement and the reports for the projects. The projects are in System Verilog codes for ASIC design. Refer Project Handouts for detailed descriptions.

Project 1: Multiply Accumulate Hardware >> [Project Handout](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Multiply%20Accumulate%20Hardware/Project%2001%20Handout.pdf) | [Project Report](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Multiply%20Accumulate%20Hardware/ESE%20507_Report_Final.pdf)

Project 2: Matrix Vector Multiplication Hardware >> [Project Handout](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Matrix%20Vector%20Multiplication/Problem%20Statement.pdf) | [Project Report](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Matrix%20Vector%20Multiplication/ESE%20507_Project_2.pdf)

Project 3: Accelerated Hardware Generation Hardware >> [Project Handout](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Hardware%20Generation%20Tool/Project_3.pdf) | [Project Report](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Hardware%20Generation%20Tool/ESE%20507_Project_3_Report.pdf)


Copyright (c) 2017 Aswinnatesh | All Rights Reserved

![Alt Text](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Datapath%20Pictures/Project%201%20Data%20Path.png)

![Alt Text](https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation/blob/master/Datapath%20Pictures/Project%203%20Part%203.png)

