// Seed: 995146178
`define pp_5 0
`default_nettype `pp_5 `timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    inout logic id_2,
    input id_3,
    input id_4
);
  logic id_5;
  assign id_1 = id_4;
endmodule
