

================================================================
== Vitis HLS Report for 'vscale_core_polyphase_Pipeline_loop_width_for_procpix'
================================================================
* Date:           Mon Aug 29 12:25:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.948 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       14|     1938|  78.750 ns|  10.901 us|   14|  1938|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width_for_procpix  |       12|     1936|        18|          1|          1|  0 ~ 1920|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 21 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp119_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp119"   --->   Operation 22 'read' 'cmp119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp159_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp159"   --->   Operation 23 'read' 'cmp159_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%brmerge_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge"   --->   Operation 24 'read' 'brmerge_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%OutputWriteEn_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %OutputWriteEn_1"   --->   Operation 25 'read' 'OutputWriteEn_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%InPixels_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %InPixels"   --->   Operation 26 'read' 'InPixels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idxprom11_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idxprom11_i"   --->   Operation 27 'read' 'idxprom11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%idxprom11_i_cast = zext i6 %idxprom11_i_read"   --->   Operation 28 'zext' 'idxprom11_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %FiltCoeff_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %SrcYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %OutYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body63"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln252 = icmp_eq  i11 %x_1, i11 %InPixels_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 40 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.63ns)   --->   "%x_2 = add i11 %x_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 41 'add' 'x_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %for.body63.split, void %for.inc209.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 42 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%idxprom6_i = zext i11 %x_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 43 'zext' 'idxprom6_i' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%LineBuf_val_V_addr = getelementptr i24 %LineBuf_val_V, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 44 'getelementptr' 'LineBuf_val_V_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%LineBufVal_V_1 = load i11 %LineBuf_val_V_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 45 'load' 'LineBufVal_V_1' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%LineBuf_val_V_1_addr = getelementptr i24 %LineBuf_val_V_1, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 46 'getelementptr' 'LineBuf_val_V_1_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%LineBuf_val_V_2_addr = getelementptr i24 %LineBuf_val_V_2, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 47 'getelementptr' 'LineBuf_val_V_2_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%LineBuf_val_V_3_addr = getelementptr i24 %LineBuf_val_V_3, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 48 'getelementptr' 'LineBuf_val_V_3_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%LineBuf_val_V_4_addr = getelementptr i24 %LineBuf_val_V_4, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 49 'getelementptr' 'LineBuf_val_V_4_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%LineBuf_val_V_5_addr = getelementptr i24 %LineBuf_val_V_5, i64 0, i64 %idxprom6_i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836]   --->   Operation 50 'getelementptr' 'LineBuf_val_V_5_addr' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %OutputWriteEn_1_read, void %for.inc206, void %for.body8.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:324]   --->   Operation 51 'br' 'br_ln324' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln252 = store i11 %x_2, i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 52 'store' 'store_ln252' <Predicate = (!icmp_ln252)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.body63" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 53 'br' 'br_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 54 [1/2] (3.25ns)   --->   "%LineBufVal_V_1 = load i11 %LineBuf_val_V_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 54 'load' 'LineBufVal_V_1' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_18 = trunc i24 %LineBufVal_V_1"   --->   Operation 55 'trunc' 'PixArrayVal_val_V_18' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_1, i32 8, i32 15"   --->   Operation 56 'partselect' 'PixArrayVal_val_V_19' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_1, i32 16, i32 23"   --->   Operation 57 'partselect' 'PixArrayVal_val_V_20' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%LineBufVal_V_2 = load i11 %LineBuf_val_V_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 58 'load' 'LineBufVal_V_2' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%LineBufVal_V_3 = load i11 %LineBuf_val_V_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 59 'load' 'LineBufVal_V_3' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%LineBufVal_V_4 = load i11 %LineBuf_val_V_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 60 'load' 'LineBufVal_V_4' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%LineBufVal_V_5 = load i11 %LineBuf_val_V_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 61 'load' 'LineBufVal_V_5' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%LineBufVal_V_6 = load i11 %LineBuf_val_V_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 62 'load' 'LineBufVal_V_6' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_2 : Operation 63 [1/1] (2.05ns)   --->   "%p_Result_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %SrcYUV" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'p_Result_2' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%PixArray_val_V_20 = trunc i24 %p_Result_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'trunc' 'PixArray_val_V_20' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%PixArray_val_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Result_2, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'partselect' 'PixArray_val_V_21' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%PixArray_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Result_2, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'PixArray_val_V_19' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln296 = br void %arrayctor.loop.i14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:296]   --->   Operation 67 'br' 'br_ln296' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%FiltCoeff_addr = getelementptr i16 %FiltCoeff, i64 0, i64 %idxprom11_i_cast"   --->   Operation 68 'getelementptr' 'FiltCoeff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%LineBufVal_V_2 = load i11 %LineBuf_val_V_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 69 'load' 'LineBufVal_V_2' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_21 = trunc i24 %LineBufVal_V_2"   --->   Operation 70 'trunc' 'PixArrayVal_val_V_21' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_2, i32 8, i32 15"   --->   Operation 71 'partselect' 'PixArrayVal_val_V_22' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_2, i32 16, i32 23"   --->   Operation 72 'partselect' 'PixArrayVal_val_V_23' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%LineBufVal_V_3 = load i11 %LineBuf_val_V_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 73 'load' 'LineBufVal_V_3' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_24 = trunc i24 %LineBufVal_V_3"   --->   Operation 74 'trunc' 'PixArrayVal_val_V_24' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_3, i32 8, i32 15"   --->   Operation 75 'partselect' 'PixArrayVal_val_V_25' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_3, i32 16, i32 23"   --->   Operation 76 'partselect' 'PixArrayVal_val_V_26' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%LineBufVal_V_4 = load i11 %LineBuf_val_V_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 77 'load' 'LineBufVal_V_4' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_27 = trunc i24 %LineBufVal_V_4"   --->   Operation 78 'trunc' 'PixArrayVal_val_V_27' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_4, i32 8, i32 15"   --->   Operation 79 'partselect' 'PixArrayVal_val_V_28' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_4, i32 16, i32 23"   --->   Operation 80 'partselect' 'PixArrayVal_val_V_29' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%LineBufVal_V_5 = load i11 %LineBuf_val_V_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 81 'load' 'LineBufVal_V_5' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%PixArray_val_V_13 = trunc i24 %LineBufVal_V_5"   --->   Operation 82 'trunc' 'PixArray_val_V_13' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%PixArray_val_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_5, i32 8, i32 15"   --->   Operation 83 'partselect' 'PixArray_val_V_14' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%PixArray_val_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_5, i32 16, i32 23"   --->   Operation 84 'partselect' 'PixArray_val_V_15' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%LineBufVal_V_6 = load i11 %LineBuf_val_V_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264]   --->   Operation 85 'load' 'LineBufVal_V_6' <Predicate = (!icmp_ln252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%PixArray_val_V_16 = trunc i24 %LineBufVal_V_6"   --->   Operation 86 'trunc' 'PixArray_val_V_16' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%PixArray_val_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_6, i32 8, i32 15"   --->   Operation 87 'partselect' 'PixArray_val_V_17' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%PixArray_val_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %LineBufVal_V_6, i32 16, i32 23"   --->   Operation 88 'partselect' 'PixArray_val_V_18' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln282 = br i1 %cmp119_read, void %arrayctor.loop.i14, void %for.inc143" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:282]   --->   Operation 89 'br' 'br_ln282' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln798 = store i24 %p_Result_2, i11 %LineBuf_val_V_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:798]   --->   Operation 90 'store' 'store_ln798' <Predicate = (!icmp_ln252 & brmerge_read & cmp119_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_30 = phi i8 %PixArray_val_V_19, void %for.inc143, i8 %PixArrayVal_val_V_20, void %for.inc113"   --->   Operation 91 'phi' 'PixArrayVal_val_V_30' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_31 = phi i8 %PixArray_val_V_21, void %for.inc143, i8 %PixArrayVal_val_V_19, void %for.inc113"   --->   Operation 92 'phi' 'PixArrayVal_val_V_31' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%PixArrayVal_val_V_32 = phi i8 %PixArray_val_V_20, void %for.inc143, i8 %PixArrayVal_val_V_18, void %for.inc113"   --->   Operation 93 'phi' 'PixArrayVal_val_V_32' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%LineBufVal_V_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixArrayVal_val_V_30, i8 %PixArrayVal_val_V_31, i8 %PixArrayVal_val_V_32"   --->   Operation 94 'bitconcatenate' 'LineBufVal_V_7' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln302 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 95 'select' 'select_ln302' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln302_1 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 96 'select' 'select_ln302_1' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.69ns)   --->   "%select_ln302_2 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 97 'select' 'select_ln302_2' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.69ns)   --->   "%select_ln302_3 = select i1 %cmp159_read, i24 %LineBufVal_V_7, i24 %LineBufVal_V_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 98 'select' 'select_ln302_3' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.24ns)   --->   "%PixArrayVal_val_V_17 = select i1 %cmp159_read, i8 %PixArrayVal_val_V_30, i8 %PixArrayVal_val_V_20" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 99 'select' 'PixArrayVal_val_V_17' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.24ns)   --->   "%PixArrayVal_val_V_16 = select i1 %cmp159_read, i8 %PixArrayVal_val_V_31, i8 %PixArrayVal_val_V_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 100 'select' 'PixArrayVal_val_V_16' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.24ns)   --->   "%PixArrayVal_val_V = select i1 %cmp159_read, i8 %PixArrayVal_val_V_32, i8 %PixArrayVal_val_V_18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302]   --->   Operation 101 'select' 'PixArrayVal_val_V' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%FiltCoeff_load = load i6 %FiltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 102 'load' 'FiltCoeff_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:255]   --->   Operation 103 'specpipeline' 'specpipeline_ln255' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252]   --->   Operation 104 'specloopname' 'specloopname_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln276 = br i1 %brmerge_read, void %if.end202, void %for.inc113" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:276]   --->   Operation 105 'br' 'br_ln276' <Predicate = (!icmp_ln252)> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302, i11 %LineBuf_val_V_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 106 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302_1, i11 %LineBuf_val_V_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 107 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302_2, i11 %LineBuf_val_V_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 108 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %select_ln302_3, i11 %LineBuf_val_V_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 109 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %PixArrayVal_val_V_17, i8 %PixArrayVal_val_V_16, i8 %PixArrayVal_val_V"   --->   Operation 110 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln315 = store i24 %p_Result_s, i11 %LineBuf_val_V_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:315]   --->   Operation 111 'store' 'store_ln315' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1920> <RAM>
ST_4 : Operation 112 [1/1] (1.58ns)   --->   "%br_ln317 = br void %if.end202" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:317]   --->   Operation 112 'br' 'br_ln317' <Predicate = (!icmp_ln252 & brmerge_read)> <Delay = 1.58>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%PixArray_val_V_25 = phi i8 %PixArray_val_V_15, void %arrayctor.loop.i14, i8 %PixArray_val_V_18, void %for.body63.split"   --->   Operation 113 'phi' 'PixArray_val_V_25' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%PixArray_val_V_24 = phi i8 %PixArray_val_V_14, void %arrayctor.loop.i14, i8 %PixArray_val_V_17, void %for.body63.split"   --->   Operation 114 'phi' 'PixArray_val_V_24' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%PixArray_val_V = phi i8 %PixArray_val_V_13, void %arrayctor.loop.i14, i8 %PixArray_val_V_16, void %for.body63.split"   --->   Operation 115 'phi' 'PixArray_val_V' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%FiltCoeff_load = load i6 %FiltCoeff_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 116 'load' 'FiltCoeff_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i8 %PixArray_val_V"   --->   Operation 117 'zext' 'zext_ln232' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i16 %FiltCoeff_load"   --->   Operation 118 'sext' 'sext_ln1540' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 119 [3/3] (1.05ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %sext_ln1540, i24 %zext_ln232"   --->   Operation 119 'mul' 'ret_V' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i8 %PixArray_val_V_24"   --->   Operation 120 'zext' 'zext_ln1540' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 121 [3/3] (1.05ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540"   --->   Operation 121 'mul' 'ret_V_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1540_6 = zext i8 %PixArray_val_V_25"   --->   Operation 122 'zext' 'zext_ln1540_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_4 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6"   --->   Operation 123 'mul' 'ret_V_12' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%FiltCoeff_1_addr = getelementptr i16 %FiltCoeff_1, i64 0, i64 %idxprom11_i_cast"   --->   Operation 124 'getelementptr' 'FiltCoeff_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%PixArray_val_V_40 = phi i8 %PixArrayVal_val_V_30, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_20, void %for.body63.split"   --->   Operation 125 'phi' 'PixArray_val_V_40' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%PixArray_val_V_39 = phi i8 %PixArrayVal_val_V_31, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_19, void %for.body63.split"   --->   Operation 126 'phi' 'PixArray_val_V_39' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%PixArray_val_V_46 = phi i8 %PixArrayVal_val_V_32, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_18, void %for.body63.split"   --->   Operation 127 'phi' 'PixArray_val_V_46' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%PixArray_val_V_37 = phi i8 %PixArrayVal_val_V_20, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_23, void %for.body63.split"   --->   Operation 128 'phi' 'PixArray_val_V_37' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%PixArray_val_V_36 = phi i8 %PixArrayVal_val_V_19, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_22, void %for.body63.split"   --->   Operation 129 'phi' 'PixArray_val_V_36' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%PixArray_val_V_45 = phi i8 %PixArrayVal_val_V_18, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_21, void %for.body63.split"   --->   Operation 130 'phi' 'PixArray_val_V_45' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%PixArray_val_V_34 = phi i8 %PixArrayVal_val_V_23, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_26, void %for.body63.split"   --->   Operation 131 'phi' 'PixArray_val_V_34' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%PixArray_val_V_33 = phi i8 %PixArrayVal_val_V_22, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_25, void %for.body63.split"   --->   Operation 132 'phi' 'PixArray_val_V_33' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%PixArray_val_V_44 = phi i8 %PixArrayVal_val_V_21, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_24, void %for.body63.split"   --->   Operation 133 'phi' 'PixArray_val_V_44' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%PixArray_val_V_31 = phi i8 %PixArrayVal_val_V_26, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_29, void %for.body63.split"   --->   Operation 134 'phi' 'PixArray_val_V_31' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%PixArray_val_V_30 = phi i8 %PixArrayVal_val_V_25, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_28, void %for.body63.split"   --->   Operation 135 'phi' 'PixArray_val_V_30' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%PixArray_val_V_43 = phi i8 %PixArrayVal_val_V_24, void %arrayctor.loop.i14, i8 %PixArrayVal_val_V_27, void %for.body63.split"   --->   Operation 136 'phi' 'PixArray_val_V_43' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%PixArray_val_V_28 = phi i8 %PixArrayVal_val_V_29, void %arrayctor.loop.i14, i8 %PixArray_val_V_15, void %for.body63.split"   --->   Operation 137 'phi' 'PixArray_val_V_28' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%PixArray_val_V_27 = phi i8 %PixArrayVal_val_V_28, void %arrayctor.loop.i14, i8 %PixArray_val_V_14, void %for.body63.split"   --->   Operation 138 'phi' 'PixArray_val_V_27' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%PixArray_val_V_42 = phi i8 %PixArrayVal_val_V_27, void %arrayctor.loop.i14, i8 %PixArray_val_V_13, void %for.body63.split"   --->   Operation 139 'phi' 'PixArray_val_V_42' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_5 : Operation 140 [2/3] (1.05ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %sext_ln1540, i24 %zext_ln232"   --->   Operation 140 'mul' 'ret_V' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [2/2] (2.32ns)   --->   "%FiltCoeff_1_load = load i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 141 'load' 'FiltCoeff_1_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 142 [2/3] (1.05ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540"   --->   Operation 142 'mul' 'ret_V_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [2/3] (1.05ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6"   --->   Operation 143 'mul' 'ret_V_12' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.37>
ST_6 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node sum_18)   --->   "%ret_V = mul i24 %sext_ln1540, i24 %zext_ln232"   --->   Operation 144 'mul' 'ret_V' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/2] (2.32ns)   --->   "%FiltCoeff_1_load = load i6 %FiltCoeff_1_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 145 'load' 'FiltCoeff_1_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i8 %PixArray_val_V_42"   --->   Operation 146 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i16 %FiltCoeff_1_load"   --->   Operation 147 'sext' 'sext_ln1540_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (1.05ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1"   --->   Operation 148 'mul' 'ret_V_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_18 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 149 'add' 'sum_18' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/3] (0.00ns) (grouped into DSP with root node sum_23)   --->   "%ret_V_6 = mul i24 %sext_ln1540, i24 %zext_ln1540"   --->   Operation 150 'mul' 'ret_V_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1540_1 = zext i8 %PixArray_val_V_27"   --->   Operation 151 'zext' 'zext_ln1540_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1"   --->   Operation 152 'mul' 'ret_V_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_23 = add i24 %ret_V_6, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 153 'add' 'sum_23' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node sum_28)   --->   "%ret_V_12 = mul i24 %sext_ln1540, i24 %zext_ln1540_6"   --->   Operation 154 'mul' 'ret_V_12' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1540_7 = zext i8 %PixArray_val_V_28"   --->   Operation 155 'zext' 'zext_ln1540_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_6 : Operation 156 [3/3] (1.05ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7"   --->   Operation 156 'mul' 'ret_V_13' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_28 = add i24 %ret_V_12, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 157 'add' 'sum_28' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%FiltCoeff_2_addr = getelementptr i16 %FiltCoeff_2, i64 0, i64 %idxprom11_i_cast"   --->   Operation 158 'getelementptr' 'FiltCoeff_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/3] (1.05ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1"   --->   Operation 159 'mul' 'ret_V_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [2/2] (2.32ns)   --->   "%FiltCoeff_2_load = load i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 160 'load' 'FiltCoeff_2_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_18 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 161 'add' 'sum_18' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 162 [2/3] (1.05ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1"   --->   Operation 162 'mul' 'ret_V_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 163 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_23 = add i24 %ret_V_6, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 163 'add' 'sum_23' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [2/3] (1.05ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7"   --->   Operation 164 'mul' 'ret_V_13' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_28 = add i24 %ret_V_12, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 165 'add' 'sum_28' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.37>
ST_8 : Operation 166 [1/3] (0.00ns) (grouped into DSP with root node sum_19)   --->   "%ret_V_1 = mul i24 %sext_ln1540_1, i24 %zext_ln232_1"   --->   Operation 166 'mul' 'ret_V_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into DSP with root node sum_19)   --->   "%sext_ln343 = sext i24 %ret_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 167 'sext' 'sext_ln343' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 168 [1/2] (2.32ns)   --->   "%FiltCoeff_2_load = load i6 %FiltCoeff_2_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 168 'load' 'FiltCoeff_2_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i8 %PixArray_val_V_43"   --->   Operation 169 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i16 %FiltCoeff_2_load"   --->   Operation 170 'sext' 'sext_ln1540_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 171 [3/3] (1.05ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2"   --->   Operation 171 'mul' 'ret_V_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln349_1 = sext i24 %sum_18" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 172 'sext' 'sext_ln349_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 173 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_19 = add i25 %sext_ln349_1, i25 %sext_ln343" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 173 'add' 'sum_19' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node sum_24)   --->   "%ret_V_7 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_1"   --->   Operation 174 'mul' 'ret_V_7' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node sum_24)   --->   "%sext_ln343_4 = sext i24 %ret_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 175 'sext' 'sext_ln343_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1540_2 = zext i8 %PixArray_val_V_30"   --->   Operation 176 'zext' 'zext_ln1540_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 177 [3/3] (1.05ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2"   --->   Operation 177 'mul' 'ret_V_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln349_5 = sext i24 %sum_23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 178 'sext' 'sext_ln349_5' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 179 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_24 = add i25 %sext_ln349_5, i25 %sext_ln343_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 179 'add' 'sum_24' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node sum_29)   --->   "%ret_V_13 = mul i24 %sext_ln1540_1, i24 %zext_ln1540_7"   --->   Operation 180 'mul' 'ret_V_13' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node sum_29)   --->   "%sext_ln343_8 = sext i24 %ret_V_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 181 'sext' 'sext_ln343_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1540_8 = zext i8 %PixArray_val_V_31"   --->   Operation 182 'zext' 'zext_ln1540_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 183 [3/3] (1.05ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8"   --->   Operation 183 'mul' 'ret_V_14' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln349_9 = sext i24 %sum_28" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 184 'sext' 'sext_ln349_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_29 = add i25 %sext_ln349_9, i25 %sext_ln343_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 185 'add' 'sum_29' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%FiltCoeff_3_addr = getelementptr i16 %FiltCoeff_3, i64 0, i64 %idxprom11_i_cast"   --->   Operation 186 'getelementptr' 'FiltCoeff_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [2/3] (1.05ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2"   --->   Operation 187 'mul' 'ret_V_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [2/2] (2.32ns)   --->   "%FiltCoeff_3_load = load i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 188 'load' 'FiltCoeff_3_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 189 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_19 = add i25 %sext_ln349_1, i25 %sext_ln343" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 189 'add' 'sum_19' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 190 [2/3] (1.05ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2"   --->   Operation 190 'mul' 'ret_V_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_24 = add i25 %sext_ln349_5, i25 %sext_ln343_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 191 'add' 'sum_24' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 192 [2/3] (1.05ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8"   --->   Operation 192 'mul' 'ret_V_14' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_29 = add i25 %sext_ln349_9, i25 %sext_ln343_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 193 'add' 'sum_29' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.37>
ST_10 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node sum_20)   --->   "%ret_V_2 = mul i24 %sext_ln1540_2, i24 %zext_ln232_2"   --->   Operation 194 'mul' 'ret_V_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node sum_20)   --->   "%sext_ln343_1 = sext i24 %ret_V_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 195 'sext' 'sext_ln343_1' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 196 [1/2] (2.32ns)   --->   "%FiltCoeff_3_load = load i6 %FiltCoeff_3_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 196 'load' 'FiltCoeff_3_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i8 %PixArray_val_V_44"   --->   Operation 197 'zext' 'zext_ln232_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i16 %FiltCoeff_3_load"   --->   Operation 198 'sext' 'sext_ln1540_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 199 [3/3] (1.05ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3"   --->   Operation 199 'mul' 'ret_V_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln349_2 = sext i25 %sum_19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 200 'sext' 'sext_ln349_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_20 = add i26 %sext_ln349_2, i26 %sext_ln343_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 201 'add' 'sum_20' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [1/3] (0.00ns) (grouped into DSP with root node sum_25)   --->   "%ret_V_8 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_2"   --->   Operation 202 'mul' 'ret_V_8' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into DSP with root node sum_25)   --->   "%sext_ln343_5 = sext i24 %ret_V_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 203 'sext' 'sext_ln343_5' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1540_3 = zext i8 %PixArray_val_V_33"   --->   Operation 204 'zext' 'zext_ln1540_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 205 [3/3] (1.05ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3"   --->   Operation 205 'mul' 'ret_V_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln349_6 = sext i25 %sum_24" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 206 'sext' 'sext_ln349_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_25 = add i26 %sext_ln349_6, i26 %sext_ln343_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 207 'add' 'sum_25' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node sum_30)   --->   "%ret_V_14 = mul i24 %sext_ln1540_2, i24 %zext_ln1540_8"   --->   Operation 208 'mul' 'ret_V_14' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node sum_30)   --->   "%sext_ln343_9 = sext i24 %ret_V_14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 209 'sext' 'sext_ln343_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1540_9 = zext i8 %PixArray_val_V_34"   --->   Operation 210 'zext' 'zext_ln1540_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 211 [3/3] (1.05ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9"   --->   Operation 211 'mul' 'ret_V_15' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln349_10 = sext i25 %sum_29" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 212 'sext' 'sext_ln349_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_10 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_30 = add i26 %sext_ln349_10, i26 %sext_ln343_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 213 'add' 'sum_30' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%FiltCoeff_4_addr = getelementptr i16 %FiltCoeff_4, i64 0, i64 %idxprom11_i_cast"   --->   Operation 214 'getelementptr' 'FiltCoeff_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [2/3] (1.05ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3"   --->   Operation 215 'mul' 'ret_V_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 216 [2/2] (2.32ns)   --->   "%FiltCoeff_4_load = load i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 216 'load' 'FiltCoeff_4_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_20 = add i26 %sext_ln349_2, i26 %sext_ln343_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 217 'add' 'sum_20' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [2/3] (1.05ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3"   --->   Operation 218 'mul' 'ret_V_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_25 = add i26 %sext_ln349_6, i26 %sext_ln343_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 219 'add' 'sum_25' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [2/3] (1.05ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9"   --->   Operation 220 'mul' 'ret_V_15' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 221 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_30 = add i26 %sext_ln349_10, i26 %sext_ln343_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 221 'add' 'sum_30' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.37>
ST_12 : Operation 222 [1/3] (0.00ns) (grouped into DSP with root node sum_21)   --->   "%ret_V_3 = mul i24 %sext_ln1540_3, i24 %zext_ln232_3"   --->   Operation 222 'mul' 'ret_V_3' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 223 [1/1] (0.00ns) (grouped into DSP with root node sum_21)   --->   "%sext_ln343_2 = sext i24 %ret_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 223 'sext' 'sext_ln343_2' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 224 [1/2] (2.32ns)   --->   "%FiltCoeff_4_load = load i6 %FiltCoeff_4_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 224 'load' 'FiltCoeff_4_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i8 %PixArray_val_V_45"   --->   Operation 225 'zext' 'zext_ln232_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1540_4 = sext i16 %FiltCoeff_4_load"   --->   Operation 226 'sext' 'sext_ln1540_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4"   --->   Operation 227 'mul' 'ret_V_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 228 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_21 = add i26 %sum_20, i26 %sext_ln343_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 228 'add' 'sum_21' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node sum_26)   --->   "%ret_V_9 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_3"   --->   Operation 229 'mul' 'ret_V_9' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node sum_26)   --->   "%sext_ln343_6 = sext i24 %ret_V_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 230 'sext' 'sext_ln343_6' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1540_4 = zext i8 %PixArray_val_V_36"   --->   Operation 231 'zext' 'zext_ln1540_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4"   --->   Operation 232 'mul' 'ret_V_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 233 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_26 = add i26 %sum_25, i26 %sext_ln343_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 233 'add' 'sum_26' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node sum_31)   --->   "%ret_V_15 = mul i24 %sext_ln1540_3, i24 %zext_ln1540_9"   --->   Operation 234 'mul' 'ret_V_15' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 235 [1/1] (0.00ns) (grouped into DSP with root node sum_31)   --->   "%sext_ln343_10 = sext i24 %ret_V_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 235 'sext' 'sext_ln343_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1540_10 = zext i8 %PixArray_val_V_37"   --->   Operation 236 'zext' 'zext_ln1540_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 0.00>
ST_12 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10"   --->   Operation 237 'mul' 'ret_V_16' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 238 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_31 = add i26 %sum_30, i26 %sext_ln343_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 238 'add' 'sum_31' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%FiltCoeff_5_addr = getelementptr i16 %FiltCoeff_5, i64 0, i64 %idxprom11_i_cast"   --->   Operation 239 'getelementptr' 'FiltCoeff_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [2/3] (1.05ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4"   --->   Operation 241 'mul' 'ret_V_4' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 242 [2/2] (2.32ns)   --->   "%FiltCoeff_5_load = load i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 242 'load' 'FiltCoeff_5_load' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 243 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_21 = add i26 %sum_20, i26 %sext_ln343_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 243 'add' 'sum_21' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 244 [2/3] (1.05ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4"   --->   Operation 244 'mul' 'ret_V_10' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 245 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_26 = add i26 %sum_25, i26 %sext_ln343_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 245 'add' 'sum_26' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 246 [2/3] (1.05ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10"   --->   Operation 246 'mul' 'ret_V_16' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 247 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_31 = add i26 %sum_30, i26 %sext_ln343_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 247 'add' 'sum_31' <Predicate = (!icmp_ln252 & OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node sum_22)   --->   "%ret_V_4 = mul i24 %sext_ln1540_4, i24 %zext_ln232_4"   --->   Operation 248 'mul' 'ret_V_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node sum_22)   --->   "%sext_ln343_3 = sext i24 %ret_V_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 249 'sext' 'sext_ln343_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 250 [1/2] (2.32ns)   --->   "%FiltCoeff_5_load = load i6 %FiltCoeff_5_addr" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 250 'load' 'FiltCoeff_5_load' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i8 %PixArray_val_V_46"   --->   Operation 251 'zext' 'zext_ln232_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1540_5 = sext i16 %FiltCoeff_5_load"   --->   Operation 252 'sext' 'sext_ln1540_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 253 [3/3] (1.05ns) (grouped into DSP with root node sum)   --->   "%ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5"   --->   Operation 253 'mul' 'ret_V_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln349_3 = sext i26 %sum_21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 254 'sext' 'sext_ln349_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 255 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_22 = add i27 %sext_ln349_3, i27 %sext_ln343_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 255 'add' 'sum_22' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node sum_27)   --->   "%ret_V_10 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_4"   --->   Operation 256 'mul' 'ret_V_10' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 257 [1/1] (0.00ns) (grouped into DSP with root node sum_27)   --->   "%sext_ln343_7 = sext i24 %ret_V_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 257 'sext' 'sext_ln343_7' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1540_5 = zext i8 %PixArray_val_V_39"   --->   Operation 258 'zext' 'zext_ln1540_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 259 [3/3] (1.05ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5"   --->   Operation 259 'mul' 'ret_V_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln349_7 = sext i26 %sum_26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 260 'sext' 'sext_ln349_7' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 261 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_27 = add i27 %sext_ln349_7, i27 %sext_ln343_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 261 'add' 'sum_27' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node sum_32)   --->   "%ret_V_16 = mul i24 %sext_ln1540_4, i24 %zext_ln1540_10"   --->   Operation 262 'mul' 'ret_V_16' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node sum_32)   --->   "%sext_ln343_11 = sext i24 %ret_V_16" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:343]   --->   Operation 263 'sext' 'sext_ln343_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1540_11 = zext i8 %PixArray_val_V_40"   --->   Operation 264 'zext' 'zext_ln1540_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 265 [3/3] (1.05ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11"   --->   Operation 265 'mul' 'ret_V_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln349_11 = sext i26 %sum_31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 266 'sext' 'sext_ln349_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_14 : Operation 267 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_32 = add i27 %sext_ln349_11, i27 %sext_ln343_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 267 'add' 'sum_32' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.10>
ST_15 : Operation 268 [2/3] (1.05ns) (grouped into DSP with root node sum)   --->   "%ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5"   --->   Operation 268 'mul' 'ret_V_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 269 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_22 = add i27 %sext_ln349_3, i27 %sext_ln343_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 269 'add' 'sum_22' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5"   --->   Operation 270 'mul' 'ret_V_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 271 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_27 = add i27 %sext_ln349_7, i27 %sext_ln343_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 271 'add' 'sum_27' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 272 [2/3] (1.05ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11"   --->   Operation 272 'mul' 'ret_V_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_32 = add i27 %sext_ln349_11, i27 %sext_ln343_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 273 'add' 'sum_32' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.10>
ST_16 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node sum)   --->   "%ret_V_5 = mul i24 %sext_ln1540_5, i24 %zext_ln232_5"   --->   Operation 274 'mul' 'ret_V_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 275 [1/1] (0.00ns) (grouped into DSP with root node sum)   --->   "%sext_ln349 = sext i24 %ret_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 275 'sext' 'sext_ln349' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_16 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum = add i27 %sum_22, i27 %sext_ln349" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 276 'add' 'sum' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node sum_11)   --->   "%ret_V_11 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_5"   --->   Operation 277 'mul' 'ret_V_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 278 [1/1] (0.00ns) (grouped into DSP with root node sum_11)   --->   "%sext_ln349_4 = sext i24 %ret_V_11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 278 'sext' 'sext_ln349_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_16 : Operation 279 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_11 = add i27 %sum_27, i27 %sext_ln349_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 279 'add' 'sum_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node sum_17)   --->   "%ret_V_17 = mul i24 %sext_ln1540_5, i24 %zext_ln1540_11"   --->   Operation 280 'mul' 'ret_V_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node sum_17)   --->   "%sext_ln349_8 = sext i24 %ret_V_17" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 281 'sext' 'sext_ln349_8' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_16 : Operation 282 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_17 = add i27 %sum_32, i27 %sext_ln349_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 282 'add' 'sum_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 283 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum = add i27 %sum_22, i27 %sext_ln349" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 283 'add' 'sum' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 284 'bitselect' 'tmp' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 285 'partselect' 'tmp_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (1.48ns)   --->   "%icmp_ln352 = icmp_sgt  i7 %tmp_1, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 286 'icmp' 'icmp_ln352' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_11 = add i27 %sum_27, i27 %sext_ln349_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 287 'add' 'sum_11' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_11, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 288 'bitselect' 'tmp_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_11, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 289 'partselect' 'tmp_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (1.48ns)   --->   "%icmp_ln352_1 = icmp_sgt  i7 %tmp_3, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 290 'icmp' 'icmp_ln352_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_17 = add i27 %sum_32, i27 %sext_ln349_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349]   --->   Operation 291 'add' 'sum_17' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sum_17, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 292 'bitselect' 'tmp_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i27.i32.i32, i27 %sum_17, i32 20, i32 26" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 293 'partselect' 'tmp_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (1.48ns)   --->   "%icmp_ln352_2 = icmp_sgt  i7 %tmp_5, i7 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352]   --->   Operation 294 'icmp' 'icmp_ln352_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 313 'ret' 'ret_ln0' <Predicate = (icmp_ln252)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.30>
ST_18 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum, i32 12, i32 19"   --->   Operation 295 'partselect' 'trunc_ln2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%xor_ln260 = xor i1 %tmp, i1 1"   --->   Operation 296 'xor' 'xor_ln260' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%select_ln260_3 = select i1 %xor_ln260, i8 255, i8 0"   --->   Operation 297 'select' 'select_ln260_3' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln260)   --->   "%or_ln260 = or i1 %tmp, i1 %icmp_ln352"   --->   Operation 298 'or' 'or_ln260' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260 = select i1 %or_ln260, i8 %select_ln260_3, i8 %trunc_ln2"   --->   Operation 299 'select' 'select_ln260' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%trunc_ln260_1 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_11, i32 12, i32 19"   --->   Operation 300 'partselect' 'trunc_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%xor_ln260_1 = xor i1 %tmp_2, i1 1"   --->   Operation 301 'xor' 'xor_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%select_ln260_4 = select i1 %xor_ln260_1, i8 255, i8 0"   --->   Operation 302 'select' 'select_ln260_4' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_1)   --->   "%or_ln260_1 = or i1 %tmp_2, i1 %icmp_ln352_1"   --->   Operation 303 'or' 'or_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260_1 = select i1 %or_ln260_1, i8 %select_ln260_4, i8 %trunc_ln260_1"   --->   Operation 304 'select' 'select_ln260_1' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%trunc_ln260_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sum_17, i32 12, i32 19"   --->   Operation 305 'partselect' 'trunc_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%xor_ln260_2 = xor i1 %tmp_4, i1 1"   --->   Operation 306 'xor' 'xor_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%select_ln260_5 = select i1 %xor_ln260_2, i8 255, i8 0"   --->   Operation 307 'select' 'select_ln260_5' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln260_2)   --->   "%or_ln260_2 = or i1 %tmp_4, i1 %icmp_ln352_2"   --->   Operation 308 'or' 'or_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln260_2 = select i1 %or_ln260_2, i8 %select_ln260_5, i8 %trunc_ln260_2"   --->   Operation 309 'select' 'select_ln260_2' <Predicate = (OutputWriteEn_1_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln260_2, i8 %select_ln260_1, i8 %select_ln260" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 310 'bitconcatenate' 'p_0' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %OutYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 311 'write' 'write_ln174' <Predicate = (OutputWriteEn_1_read)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln328 = br void %for.inc206" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:328]   --->   Operation 312 'br' 'br_ln328' <Predicate = (OutputWriteEn_1_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('x') [21]  (0 ns)
	'load' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:252) on local variable 'x' [40]  (0 ns)
	'getelementptr' operation ('LineBuf_val_V_addr', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_rgb_to_yuv422_0/bd_0/ip/ip_1/src/hls/hls_video_mem.h:836) [55]  (0 ns)
	'load' operation ('LineBufVal.V', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264) on array 'LineBuf_val_V' [56]  (3.25 ns)
	blocking operation 0.214 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('LineBufVal.V', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264) on array 'LineBuf_val_V' [56]  (3.25 ns)

 <State 3>: 3.95ns
The critical path consists of the following:
	'load' operation ('LineBufVal.V', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:264) on array 'LineBuf_val_V_4' [76]  (3.25 ns)
	'select' operation ('select_ln302', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:302) [100]  (0.694 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff' [135]  (2.32 ns)
	'mul' operation of DSP[164] ('ret.V') [138]  (1.05 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FiltCoeff_1_addr') [45]  (0 ns)
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_1' [139]  (2.32 ns)

 <State 6>: 3.37ns
The critical path consists of the following:
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_1' [139]  (2.32 ns)
	'mul' operation of DSP[166] ('ret.V') [142]  (1.05 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FiltCoeff_2_addr') [44]  (0 ns)
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_2' [144]  (2.32 ns)

 <State 8>: 3.37ns
The critical path consists of the following:
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_2' [144]  (2.32 ns)
	'mul' operation of DSP[168] ('ret.V') [147]  (1.05 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FiltCoeff_3_addr') [43]  (0 ns)
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_3' [149]  (2.32 ns)

 <State 10>: 3.37ns
The critical path consists of the following:
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_3' [149]  (2.32 ns)
	'mul' operation of DSP[169] ('ret.V') [152]  (1.05 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FiltCoeff_4_addr') [42]  (0 ns)
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_4' [154]  (2.32 ns)

 <State 12>: 3.37ns
The critical path consists of the following:
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_4' [154]  (2.32 ns)
	'mul' operation of DSP[171] ('ret.V') [157]  (1.05 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FiltCoeff_5_addr') [41]  (0 ns)
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_5' [159]  (2.32 ns)

 <State 14>: 3.37ns
The critical path consists of the following:
	'load' operation ('i_op', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) on array 'FiltCoeff_5' [159]  (2.32 ns)
	'mul' operation of DSP[172] ('ret.V') [162]  (1.05 ns)

 <State 15>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[171] ('sum_22', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) [171]  (2.1 ns)

 <State 16>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[172] ('ret.V') [162]  (0 ns)
	'add' operation of DSP[172] ('sum', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) [172]  (2.1 ns)

 <State 17>: 3.59ns
The critical path consists of the following:
	'add' operation of DSP[172] ('sum', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:349) [172]  (2.1 ns)
	'icmp' operation ('icmp_ln352', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:352) [175]  (1.49 ns)

 <State 18>: 3.3ns
The critical path consists of the following:
	'select' operation ('select_ln260') [180]  (1.25 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'OutYUV' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [250]  (2.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
