$date
	Wed Jul 02 18:08:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Comparator4bit $end
$var wire 4 ! smaller [3:0] $end
$var wire 4 " greater [3:0] $end
$var wire 4 # equal [3:0] $end
$var reg 4 $ in0 [3:0] $end
$var reg 4 % in1 [3:0] $end
$scope module uut $end
$var wire 4 & in0 [3:0] $end
$var wire 4 ' in1 [3:0] $end
$var wire 4 ( smaller [3:0] $end
$var wire 4 ) greater [3:0] $end
$var wire 4 * equal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b1 #
b0 "
b0 !
$end
#10000
b1 !
b1 (
b0 #
b0 *
b1000 $
b1000 &
#20000
b1 "
b1 )
b1000 %
b1000 '
b0 !
b0 (
b0 #
b0 *
b0 $
b0 &
#30000
b1 #
b1 *
b1111 %
b1111 '
b0 "
b0 )
b0 !
b0 (
b1111 $
b1111 &
#40000
b1 !
b1 (
b111 %
b111 '
b0 "
b0 )
b0 #
b0 *
b1110 $
b1110 &
#50000
b0 %
b0 '
b0 "
b0 )
b1 !
b1 (
b1 $
b1 &
#60000
b1 "
b1 )
b1 %
b1 '
b0 !
b0 (
b0 #
b0 *
b0 $
b0 &
#70000
b1000 %
b1000 '
b1 "
b1 )
b0 #
b0 *
b1 $
b1 &
#80000
b1 !
b1 (
b1 %
b1 '
b0 "
b0 )
b0 #
b0 *
b1000 $
b1000 &
#90000
b1111 %
b1111 '
b1 "
b1 )
b0 !
b0 (
b0 $
b0 &
#100000
b0 "
b0 )
b1 #
b1 *
b1111 $
b1111 &
#110000
