[07/11 20:29:41      0s] 
[07/11 20:29:41      0s] Cadence Innovus(TM) Implementation System.
[07/11 20:29:41      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/11 20:29:41      0s] 
[07/11 20:29:41      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[07/11 20:29:41      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[07/11 20:29:41      0s] Date:		Sun Jul 11 20:29:41 2021
[07/11 20:29:41      0s] Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
[07/11 20:29:41      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[07/11 20:29:41      0s] 
[07/11 20:29:41      0s] License:
[07/11 20:29:41      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/11 20:29:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/11 20:30:19     33s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/11 20:30:19     33s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[07/11 20:30:19     33s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/11 20:30:19     33s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[07/11 20:30:19     33s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[07/11 20:30:19     33s] @(#)CDS: CPE v20.13-s092
[07/11 20:30:19     33s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/11 20:30:19     33s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[07/11 20:30:19     33s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/11 20:30:19     33s] @(#)CDS: RCDB 11.15.0
[07/11 20:30:19     33s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[07/11 20:30:19     33s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ.

[07/11 20:30:19     33s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[07/11 20:30:22     36s] 
[07/11 20:30:22     36s] **INFO:  MMMC transition support version v31-84 
[07/11 20:30:22     36s] 
[07/11 20:30:22     36s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/11 20:30:22     36s] <CMD> suppressMessage ENCEXT-2799
[07/11 20:30:22     37s] Sourcing file "START.tcl" ...
[07/11 20:30:22     37s] <CMD> is_common_ui_mode
[07/11 20:30:22     37s] <CMD> restoreDesign /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat deconv_kernel_estimator_top_level
[07/11 20:30:22     37s] #% Begin load design ... (date=07/11 20:30:22, mem=564.0M)
[07/11 20:30:23     37s] Set Default Input Pin Transition as 0.1 ps.
[07/11 20:30:23     37s] Loading design 'deconv_kernel_estimator_top_level' saved by 'Innovus' '20.13-s083_1' on 'Sun Jul 11 20:29:29 2021'.
[07/11 20:30:23     38s] % Begin Load MMMC data ... (date=07/11 20:30:23, mem=568.3M)
[07/11 20:30:24     38s] % End Load MMMC data ... (date=07/11 20:30:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=569.1M, current mem=569.1M)
[07/11 20:30:24     38s] 
[07/11 20:30:24     38s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[07/11 20:30:24     38s] 
[07/11 20:30:24     38s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[07/11 20:30:24     38s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[07/11 20:30:24     38s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
[07/11 20:30:24     38s] Set DBUPerIGU to M1 pitch 460.
[07/11 20:30:24     38s] 
[07/11 20:30:24     38s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[07/11 20:30:24     38s] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-200' for more detail.
[07/11 20:30:24     38s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/11 20:30:24     38s] To increase the message display limit, refer to the product command reference manual.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 20:30:24     38s] Type 'man IMPLF-201' for more detail.
[07/11 20:30:24     38s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[07/11 20:30:24     38s] To increase the message display limit, refer to the product command reference manual.
[07/11 20:30:24     38s] 
[07/11 20:30:24     38s] viaInitial starts at Sun Jul 11 20:30:24 2021
viaInitial ends at Sun Jul 11 20:30:24 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

[07/11 20:30:24     38s] Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[07/11 20:30:24     38s] Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib' ...
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/11 20:30:25     39s] Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[07/11 20:30:25     39s] Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/6-sram/outputs/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[07/11 20:30:25     39s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[07/11 20:30:25     39s] Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/11 20:30:26     40s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/11 20:30:26     40s] Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
[07/11 20:30:26     40s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/11 20:30:26     40s] late library set: libs_typical
[07/11 20:30:26     40s] early library set: libs_bc
[07/11 20:30:26     40s] Completed consistency checks. Status: Successful
[07/11 20:30:26     40s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:02.0, peak res=653.1M, current mem=591.5M)
[07/11 20:30:26     40s] *** End library_loading (cpu=0.04min, real=0.03min, mem=18.9M, fe_cpu=0.68min, fe_real=0.75min, fe_mem=672.5M) ***
[07/11 20:30:26     40s] % Begin Load netlist data ... (date=07/11 20:30:26, mem=591.6M)
[07/11 20:30:26     40s] *** Begin netlist parsing (mem=672.5M) ***
[07/11 20:30:26     40s] Created 428 new cells from 3 timing libraries.
[07/11 20:30:26     40s] Reading netlist ...
[07/11 20:30:26     40s] Backslashed names will retain backslash and a trailing blank character.
[07/11 20:30:26     40s] Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/vbin/deconv_kernel_estimator_top_level.v.bin'
[07/11 20:30:26     40s] Reading binary database version 2 in 1-threaded mode
[07/11 20:30:26     40s] 
[07/11 20:30:26     40s] *** Memory Usage v#2 (Current mem = 682.465M, initial mem = 267.605M) ***
[07/11 20:30:26     40s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=682.5M) ***
[07/11 20:30:27     40s] % End Load netlist data ... (date=07/11 20:30:26, total cpu=0:00:00.2, real=0:00:01.0, peak res=603.4M, current mem=603.4M)
[07/11 20:30:27     40s] Set top cell to deconv_kernel_estimator_top_level.
[07/11 20:30:27     40s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/11 20:30:27     40s] late library set: libs_typical
[07/11 20:30:27     40s] early library set: libs_bc
[07/11 20:30:27     40s] Completed consistency checks. Status: Successful
[07/11 20:30:27     40s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/11 20:30:27     40s] late library set: libs_typical
[07/11 20:30:27     40s] early library set: libs_bc
[07/11 20:30:27     40s] Completed consistency checks. Status: Successful
[07/11 20:30:27     40s] Hooked 855 DB cells to tlib cells.
[07/11 20:30:27     41s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=616.9M, current mem=616.9M)
[07/11 20:30:27     41s] Starting recursive module instantiation check.
[07/11 20:30:27     41s] No recursion found.
[07/11 20:30:27     41s] Building hierarchical netlist for Cell deconv_kernel_estimator_top_level ...
[07/11 20:30:27     41s] *** Netlist is unique.
[07/11 20:30:27     41s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[07/11 20:30:27     41s] ** info: there are 960 modules.
[07/11 20:30:27     41s] ** info: there are 11798 stdCell insts.
[07/11 20:30:27     41s] ** info: there are 16 macros.
[07/11 20:30:27     41s] 
[07/11 20:30:27     41s] *** Memory Usage v#2 (Current mem = 727.938M, initial mem = 267.605M) ***
[07/11 20:30:27     41s] *info: set bottom ioPad orient R0
[07/11 20:30:27     41s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/11 20:30:27     41s] Type 'man IMPFP-3961' for more detail.
[07/11 20:30:27     41s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/11 20:30:27     41s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/11 20:30:27     41s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/11 20:30:27     41s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/11 20:30:27     41s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/11 20:30:27     41s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/11 20:30:27     41s] Set Default Net Delay as 1000 ps.
[07/11 20:30:27     41s] Set Default Net Load as 0.5 pF. 
[07/11 20:30:27     41s] Set Default Input Pin Transition as 0.1 ps.
[07/11 20:30:27     41s] Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/11 20:30:28     41s] ##  Process: 130           (User Set)               
[07/11 20:30:28     41s] ##     Node: (not set)                           
[07/11 20:30:28     41s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/11 20:30:28     41s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/11 20:30:28     41s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/11 20:30:28     41s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/11 20:30:28     41s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/11 20:30:28     41s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/11 20:30:28     41s] setAnalysisMode -usefulSkew already set.
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <high> specified for Reg2Reg path_group
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <low> specified for Reg2Out path_group
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <low> specified for Reg2ClkGate path_group
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name Macro2All is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <high> specified for Macro2All path_group
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <low> specified for In2Reg path_group
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <low> specified for In2Out path_group
[07/11 20:30:28     41s] **WARN: (IMPOPT-3602):	The specified path group name All2Macro is not defined.
[07/11 20:30:28     41s] Type 'man IMPOPT-3602' for more detail.
[07/11 20:30:28     41s] Effort level <high> specified for All2Macro path_group
[07/11 20:30:28     41s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/11 20:30:28     41s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[07/11 20:30:28     41s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[07/11 20:30:28     41s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[07/11 20:30:28     41s] addRing command will ignore shorts while creating rings.
[07/11 20:30:28     41s] addRing command will disallow rings to go over rows.
[07/11 20:30:28     41s] addRing command will consider rows while creating rings.
[07/11 20:30:28     41s] The ring targets are set to core/block ring wires.
[07/11 20:30:28     41s] Stripe will break at block ring.
[07/11 20:30:28     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/11 20:30:28     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/11 20:30:28     41s] Change floorplan default-technical-site to 'unithd'.
[07/11 20:30:28     42s] Extraction setup Delayed 
[07/11 20:30:28     42s] *Info: initialize multi-corner CTS.
[07/11 20:30:28     42s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=909.9M, current mem=691.3M)
[07/11 20:30:28     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 20:30:28     42s] 
[07/11 20:30:28     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/11 20:30:28     42s] Summary for sequential cells identification: 
[07/11 20:30:28     42s]   Identified SBFF number: 45
[07/11 20:30:28     42s]   Identified MBFF number: 0
[07/11 20:30:28     42s]   Identified SB Latch number: 0
[07/11 20:30:28     42s]   Identified MB Latch number: 0
[07/11 20:30:28     42s]   Not identified SBFF number: 0
[07/11 20:30:28     42s]   Not identified MBFF number: 0
[07/11 20:30:28     42s]   Not identified SB Latch number: 0
[07/11 20:30:28     42s]   Not identified MB Latch number: 0
[07/11 20:30:28     42s]   Number of sequential cells which are not FFs: 23
[07/11 20:30:28     42s] Total number of combinational cells: 328
[07/11 20:30:28     42s] Total number of sequential cells: 68
[07/11 20:30:28     42s] Total number of tristate cells: 13
[07/11 20:30:28     42s] Total number of level shifter cells: 7
[07/11 20:30:28     42s] Total number of power gating cells: 0
[07/11 20:30:28     42s] Total number of isolation cells: 11
[07/11 20:30:28     42s] Total number of power switch cells: 0
[07/11 20:30:28     42s] Total number of pulse generator cells: 0
[07/11 20:30:28     42s] Total number of always on buffers: 0
[07/11 20:30:28     42s] Total number of retention cells: 0
[07/11 20:30:28     42s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/11 20:30:28     42s] Total number of usable buffers: 15
[07/11 20:30:28     42s] List of unusable buffers:
[07/11 20:30:28     42s] Total number of unusable buffers: 0
[07/11 20:30:28     42s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/11 20:30:28     42s] Total number of usable inverters: 16
[07/11 20:30:28     42s] List of unusable inverters:
[07/11 20:30:28     42s] Total number of unusable inverters: 0
[07/11 20:30:28     42s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/11 20:30:28     42s] Total number of identified usable delay cells: 15
[07/11 20:30:28     42s] List of identified unusable delay cells:
[07/11 20:30:28     42s] Total number of identified unusable delay cells: 0
[07/11 20:30:28     42s] 
[07/11 20:30:28     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/11 20:30:28     42s] 
[07/11 20:30:28     42s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:30:28     42s] 
[07/11 20:30:28     42s] TimeStamp Deleting Cell Server End ...
[07/11 20:30:28     42s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=903.1M, current mem=903.1M)
[07/11 20:30:28     42s] 
[07/11 20:30:28     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/11 20:30:28     42s] Summary for sequential cells identification: 
[07/11 20:30:28     42s]   Identified SBFF number: 45
[07/11 20:30:28     42s]   Identified MBFF number: 0
[07/11 20:30:28     42s]   Identified SB Latch number: 0
[07/11 20:30:28     42s]   Identified MB Latch number: 0
[07/11 20:30:28     42s]   Not identified SBFF number: 0
[07/11 20:30:28     42s]   Not identified MBFF number: 0
[07/11 20:30:28     42s]   Not identified SB Latch number: 0
[07/11 20:30:28     42s]   Not identified MB Latch number: 0
[07/11 20:30:28     42s]   Number of sequential cells which are not FFs: 23
[07/11 20:30:28     42s]  Visiting view : analysis_default
[07/11 20:30:28     42s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/11 20:30:28     42s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:30:28     42s]  Visiting view : analysis_default
[07/11 20:30:28     42s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/11 20:30:28     42s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:30:28     42s] 
[07/11 20:30:28     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/11 20:30:28     42s] Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.fp.gz (mem = 994.5M).
[07/11 20:30:29     42s] % Begin Load floorplan data ... (date=07/11 20:30:28, mem=903.6M)
[07/11 20:30:30     42s] *info: reset 14929 existing net BottomPreferredLayer and AvoidDetour
[07/11 20:30:30     42s] Deleting old partition specification.
[07/11 20:30:31     42s] Set FPlanBox to (0 0 2568640 2564960)
[07/11 20:30:31     42s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/11 20:30:31     42s] Type 'man IMPFP-3961' for more detail.
[07/11 20:30:31     42s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/11 20:30:31     42s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/11 20:30:31     42s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/11 20:30:31     42s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/11 20:30:31     42s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/11 20:30:31     42s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/11 20:30:31     42s]  ... processed partition successfully.
[07/11 20:30:31     42s] Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.fp.spr.gz (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:29:23 2021, version: 1)
[07/11 20:30:31     42s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=909.4M, current mem=909.4M)
[07/11 20:30:31     42s] There are 349 nets with weight being set
[07/11 20:30:31     42s] There are 349 nets with bottomPreferredRoutingLayer being set
[07/11 20:30:31     42s] There are 349 nets with avoidDetour being set
[07/11 20:30:31     42s] Extracting standard cell pins and blockage ...... 
[07/11 20:30:31     42s] Pin and blockage extraction finished
[07/11 20:30:31     42s] % End Load floorplan data ... (date=07/11 20:30:31, total cpu=0:00:00.2, real=0:00:02.0, peak res=910.8M, current mem=908.8M)
[07/11 20:30:31     42s] Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.congmap.gz ...
[07/11 20:30:31     42s] % Begin Load SymbolTable ... (date=07/11 20:30:31, mem=909.1M)
[07/11 20:30:32     42s] Suppress "**WARN ..." messages.
[07/11 20:30:32     42s] routingBox: (0 0) (2568640 2564960)
[07/11 20:30:32     42s] coreBox:    (28520 28560) (2540120 2536400)
[07/11 20:30:32     42s] Un-suppress "**WARN ..." messages.
[07/11 20:30:32     43s] % End Load SymbolTable ... (date=07/11 20:30:32, total cpu=0:00:00.3, real=0:00:01.0, peak res=937.0M, current mem=936.9M)
[07/11 20:30:32     43s] Loading place ...
[07/11 20:30:32     43s] % Begin Load placement data ... (date=07/11 20:30:32, mem=936.9M)
[07/11 20:30:32     43s] Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.place.gz.
[07/11 20:30:32     43s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:29:23 2021, version# 2) ...
[07/11 20:30:33     44s] Read Views for adaptive view pruning ...
[07/11 20:30:33     44s] Read 0 views from Binary DB for adaptive view pruning
[07/11 20:30:33     44s] *** Checked 6 GNC rules.
[07/11 20:30:33     44s] *** applyConnectGlobalNets disabled.
[07/11 20:30:33     44s] *** Completed restorePlace (cpu=0:00:01.0 real=0:00:01.0 mem=1073.2M) ***
[07/11 20:30:33     44s] Total net length = 1.041e+06 (5.122e+05 5.287e+05) (ext = 2.536e+04)
[07/11 20:30:33     44s] % End Load placement data ... (date=07/11 20:30:33, total cpu=0:00:01.1, real=0:00:01.0, peak res=994.3M, current mem=991.8M)
[07/11 20:30:34     44s] Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Sun Jul 11 20:29:23 2021)
[07/11 20:30:34     44s] *** Completed restorePGFile (cpu=0:00:00.3 real=0:00:01.0 mem=1076.2M) ***
[07/11 20:30:35     44s] % Begin Load routing data ... (date=07/11 20:30:35, mem=998.7M)
[07/11 20:30:35     44s] Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.gz.
[07/11 20:30:36     44s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:29:23 2021 Format: 20.1) ...
[07/11 20:30:36     44s] *** Total 14149 nets are successfully restored.
[07/11 20:30:36     44s] *** Completed restoreRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1099.2M) ***
[07/11 20:30:36     44s] % End Load routing data ... (date=07/11 20:30:36, total cpu=0:00:00.3, real=0:00:01.0, peak res=1022.9M, current mem=1021.9M)
[07/11 20:30:36     44s] Loading Drc markers ...
[07/11 20:30:37     44s] ... 14 markers are loaded ...
[07/11 20:30:37     44s] ... 11 geometry drc markers are loaded ...
[07/11 20:30:37     44s] ... 3 antenna drc markers are loaded ...
[07/11 20:30:37     44s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[07/11 20:30:37     44s] Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.prop
[07/11 20:30:37     44s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1105.2M) ***
[07/11 20:30:39     44s] Reading dirtyarea snapshot file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.db.da.gz (Create by Innovus v20.13-s083_1 on Sun Jul 11 20:29:25 2021, version: 4).
[07/11 20:30:40     45s] Set Default Input Pin Transition as 0.1 ps.
[07/11 20:30:40     45s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[07/11 20:30:40     45s] Extraction setup Started 
[07/11 20:30:40     45s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/11 20:30:40     45s] Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[07/11 20:30:40     45s] Process name: (null).
[07/11 20:30:40     45s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/11 20:30:40     45s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/11 20:30:40     46s] Importing multi-corner RC tables ... 
[07/11 20:30:40     46s] Summary of Active RC-Corners : 
[07/11 20:30:40     46s]  
[07/11 20:30:40     46s]  Analysis View: analysis_default
[07/11 20:30:40     46s]     RC-Corner Name        : typical
[07/11 20:30:40     46s]     RC-Corner Index       : 0
[07/11 20:30:40     46s]     RC-Corner Temperature : 25 Celsius
[07/11 20:30:40     46s]     RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[07/11 20:30:40     46s]     RC-Corner PreRoute Res Factor         : 1
[07/11 20:30:40     46s]     RC-Corner PreRoute Cap Factor         : 1
[07/11 20:30:40     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/11 20:30:40     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/11 20:30:40     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/11 20:30:40     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/11 20:30:40     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/11 20:30:40     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/11 20:30:40     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/11 20:30:40     46s] LayerId::1 widthSet size::4
[07/11 20:30:40     46s] LayerId::2 widthSet size::4
[07/11 20:30:40     46s] LayerId::3 widthSet size::5
[07/11 20:30:40     46s] LayerId::4 widthSet size::4
[07/11 20:30:40     46s] LayerId::5 widthSet size::5
[07/11 20:30:40     46s] LayerId::6 widthSet size::2
[07/11 20:30:40     46s] Initializing multi-corner capacitance tables ... 
[07/11 20:30:40     46s] Initializing multi-corner resistance tables ...
[07/11 20:30:40     46s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:30:40     46s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300980 ; uaWl: 1.000000 ; uaWlH: 0.246017 ; aWlH: 0.000000 ; Pmax: 0.858100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:30:41     46s] Start generating vias ..
[07/11 20:30:42     47s] #create default rule from bind_ndr_rule rule=0x2aee66908480 0x2aee8a76cfc0
[07/11 20:30:42     47s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/11 20:30:42     47s] #Skip building auto via since it is not turned on.
[07/11 20:30:42     47s] Extracting standard cell pins and blockage ...... 
[07/11 20:30:42     48s] Pin and blockage extraction finished
[07/11 20:30:42     48s] Via generation completed.
[07/11 20:30:42     48s] % Begin Load power constraints ... (date=07/11 20:30:42, mem=1064.8M)
[07/11 20:30:42     48s] % End Load power constraints ... (date=07/11 20:30:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1071.3M, current mem=1071.3M)
[07/11 20:30:42     48s] % Begin load AAE data ... (date=07/11 20:30:42, mem=1108.1M)
[07/11 20:30:43     48s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[07/11 20:30:43     48s] AAE DB initialization (MEM=1208.05 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 20:30:43     48s] % End load AAE data ... (date=07/11 20:30:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=1116.0M, current mem=1116.0M)
[07/11 20:30:43     48s] Restoring CCOpt config...
[07/11 20:30:43     48s]   Extracting original clock gating for ideal_clock...
[07/11 20:30:43     49s]     clock_tree ideal_clock contains 1503 sinks and 114 clock gates.
[07/11 20:30:43     49s]     Extraction for ideal_clock complete.
[07/11 20:30:43     49s]   Extracting original clock gating for ideal_clock done.
[07/11 20:30:43     49s]   The skew group ideal_clock/constraints_default was created. It contains 1503 sinks and 1 sources.
[07/11 20:30:43     49s]   The skew group ideal_clock/constraints_default was created. It contains 1503 sinks and 1 sources.
[07/11 20:30:43     49s] Restoring CCOpt config done.
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] TimeStamp Deleting Cell Server End ...
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/11 20:30:43     49s] Summary for sequential cells identification: 
[07/11 20:30:43     49s]   Identified SBFF number: 45
[07/11 20:30:43     49s]   Identified MBFF number: 0
[07/11 20:30:43     49s]   Identified SB Latch number: 0
[07/11 20:30:43     49s]   Identified MB Latch number: 0
[07/11 20:30:43     49s]   Not identified SBFF number: 0
[07/11 20:30:43     49s]   Not identified MBFF number: 0
[07/11 20:30:43     49s]   Not identified SB Latch number: 0
[07/11 20:30:43     49s]   Not identified MB Latch number: 0
[07/11 20:30:43     49s]   Number of sequential cells which are not FFs: 23
[07/11 20:30:43     49s] Total number of combinational cells: 328
[07/11 20:30:43     49s] Total number of sequential cells: 68
[07/11 20:30:43     49s] Total number of tristate cells: 13
[07/11 20:30:43     49s] Total number of level shifter cells: 7
[07/11 20:30:43     49s] Total number of power gating cells: 0
[07/11 20:30:43     49s] Total number of isolation cells: 11
[07/11 20:30:43     49s] Total number of power switch cells: 0
[07/11 20:30:43     49s] Total number of pulse generator cells: 0
[07/11 20:30:43     49s] Total number of always on buffers: 0
[07/11 20:30:43     49s] Total number of retention cells: 0
[07/11 20:30:43     49s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[07/11 20:30:43     49s] Total number of usable buffers: 12
[07/11 20:30:43     49s] List of unusable buffers: sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/11 20:30:43     49s] Total number of unusable buffers: 3
[07/11 20:30:43     49s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/11 20:30:43     49s] Total number of usable inverters: 13
[07/11 20:30:43     49s] List of unusable inverters: sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4
[07/11 20:30:43     49s] Total number of unusable inverters: 3
[07/11 20:30:43     49s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2
[07/11 20:30:43     49s] Total number of identified usable delay cells: 10
[07/11 20:30:43     49s] List of identified unusable delay cells: sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/11 20:30:43     49s] Total number of identified unusable delay cells: 5
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] TimeStamp Deleting Cell Server End ...
[07/11 20:30:43     49s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[07/11 20:30:43     49s] timing_enable_default_delay_arc
[07/11 20:30:43     49s] #% End load design ... (date=07/11 20:30:43, total cpu=0:00:11.9, real=0:00:21.0, peak res=1139.1M, current mem=1115.7M)
[07/11 20:30:43     49s] 
[07/11 20:30:43     49s] *** Summary of all messages that are not suppressed in this session:
[07/11 20:30:43     49s] Severity  ID               Count  Summary                                  
[07/11 20:30:43     49s] WARNING   IMPLF-200           59  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/11 20:30:43     49s] WARNING   IMPLF-201           66  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/11 20:30:43     49s] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[07/11 20:30:43     49s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/11 20:30:43     49s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/11 20:30:43     49s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/11 20:30:43     49s] WARNING   IMPOPT-3602          7  The specified path group name %s is not ...
[07/11 20:30:43     49s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/11 20:30:43     49s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/11 20:30:43     49s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/11 20:30:43     49s] *** Message Summary: 164 warning(s), 0 error(s)
[07/11 20:30:43     49s] 
[07/11 20:30:44     49s] <CMD> setDistributeHost -local
[07/11 20:30:44     49s] The timeout for a remote job to respond is 3600 seconds.
[07/11 20:30:44     49s] Submit command for task runs will be: local
[07/11 20:30:44     49s] <CMD> setMultiCpuUsage -localCpu 16
[07/11 20:30:44     49s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/11 20:30:44     49s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/11 20:30:44     49s] ### Start verbose source output (echo mode) for 'scripts/setup-optmode.tcl' ...
[07/11 20:30:44     49s] # setOptMode -verbose true
<CMD> setOptMode -verbose true
[07/11 20:30:44     49s] # setOptMode -holdTargetSlack  $::env(hold_target_slack)
<CMD> setOptMode -holdTargetSlack 0.005
[07/11 20:30:44     49s] # setOptMode -setupTargetSlack $::env(setup_target_slack)
<CMD> setOptMode -setupTargetSlack 0.0
[07/11 20:30:44     49s] # puts "Info: Useful skew = $::env(useful_skew)"
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew          true
  setOptMode -usefulSkewPostRoute true
} else {
  setOptMode -usefulSkew         false
}
<CMD> setOptMode -usefulSkew true
[07/11 20:30:44     49s] setAnalysisMode -usefulSkew already set.
[07/11 20:30:44     49s] <CMD> setOptMode -usefulSkewPostRoute true
[07/11 20:30:44     49s] ### End verbose source output for 'scripts/setup-optmode.tcl'.
[07/11 20:30:44     49s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[07/11 20:30:44     49s] # source -verbose innovus-foundation-flow/INNOVUS/run_postroute.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_postroute.tcl' ...
[07/11 20:30:44     49s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[07/11 20:30:44     49s] The timeout for a remote job to respond is 3600 seconds.
[07/11 20:30:44     49s] Submit command for task runs will be: local
[07/11 20:30:44     49s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[07/11 20:30:44     49s] # if {$vars(restore_design)} { # <BEGIN TAG> postroute,restore_design

# <begin tag postroute,restore_design,skip>
#
# restoreDesign checkpoints/route.enc.dat deconv_kernel_estimator_top_level
#
# <end tag postroute,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/11 20:30:44     49s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/11 20:30:44     49s] # set vars(step) postroute
# set vars(postroute,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[07/11 20:30:44     49s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[07/11 20:30:44     49s] ##  Process: 130           (User Set)               
[07/11 20:30:44     49s] ##     Node: (not set)                           
[07/11 20:30:44     49s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/11 20:30:44     49s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/11 20:30:44     49s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/11 20:30:44     49s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/11 20:30:44     49s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/11 20:30:44     49s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/11 20:30:44     49s] # setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
[07/11 20:30:44     49s] # setOptMode -fixHoldAllowSetupTnsDegrade true
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade true
[07/11 20:30:44     49s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[07/11 20:30:44     49s] ##  Process: 130           (User Set)               
[07/11 20:30:44     49s] ##     Node: (not set)                           
[07/11 20:30:44     49s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/11 20:30:44     49s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/11 20:30:44     49s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/11 20:30:44     49s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/11 20:30:44     49s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/11 20:30:44     49s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/11 20:30:44     49s] # setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
[07/11 20:30:45     49s] # setAnalysisMode -cppr both
<CMD> setAnalysisMode -cppr both
[07/11 20:30:45     49s] # setDelayCalMode -siAware true -engine aae
<CMD> setDelayCalMode -siAware true -engine aae
[07/11 20:30:45     49s] # Puts "<FF> RUNNING POST-ROUTE OPTIMIZATION ..."
<FF> RUNNING POST-ROUTE OPTIMIZATION ...
[07/11 20:30:45     49s] # puts "<FF> Plugin -> pre_postroute_tcl"
# puts "<FF> Plugin -> pre_postroute_hold_tcl"
# optDesign -postRoute -outDir reports -prefix postroute -setup -hold
<CMD> optDesign -postRoute -outDir reports -prefix postroute -setup -hold
[07/11 20:30:45     49s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1114.9M, totSessionCpu=0:00:50 **
[07/11 20:30:45     49s] **INFO: User settings:
[07/11 20:30:45     49s] setNanoRouteMode -droutePostRouteSpreadWire                     false
[07/11 20:30:45     49s] setNanoRouteMode -drouteUseMultiCutViaEffort                    high
[07/11 20:30:45     49s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/11 20:30:45     49s] setNanoRouteMode -grouteExpTdStdDelay                           44
[07/11 20:30:45     49s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[07/11 20:30:45     49s] setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
[07/11 20:30:45     49s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[07/11 20:30:45     49s] setNanoRouteMode -routeInsertAntennaDiode                       true
[07/11 20:30:45     49s] setNanoRouteMode -routeReInsertFillerCellList                   {sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_1}
[07/11 20:30:45     49s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[07/11 20:30:45     49s] setNanoRouteMode -routeTopRoutingLayer                          6
[07/11 20:30:45     49s] setNanoRouteMode -routeWithEco                                  false
[07/11 20:30:45     49s] setNanoRouteMode -routeWithLithoDriven                          true
[07/11 20:30:45     49s] setNanoRouteMode -routeWithTimingDriven                         false
[07/11 20:30:45     49s] setDesignMode -powerEffort                                      high
[07/11 20:30:45     49s] setDesignMode -process                                          130
[07/11 20:30:45     49s] setDesignMode -propagateActivity                                true
[07/11 20:30:45     49s] setDesignMode -topRoutingLayer                                  met5
[07/11 20:30:45     49s] setExtractRCMode -basic                                         true
[07/11 20:30:45     49s] setExtractRCMode -coupled                                       true
[07/11 20:30:45     49s] setExtractRCMode -coupling_c_th                                 0.4
[07/11 20:30:45     49s] setExtractRCMode -effortLevel                                   low
[07/11 20:30:45     49s] setExtractRCMode -engine                                        postRoute
[07/11 20:30:45     49s] setExtractRCMode -extended                                      false
[07/11 20:30:45     49s] setExtractRCMode -minNetTermNrToBeInMem                         50
[07/11 20:30:45     49s] setExtractRCMode -relative_c_th                                 1
[07/11 20:30:45     49s] setExtractRCMode -total_c_th                                    0
[07/11 20:30:45     49s] setUsefulSkewMode -ecoRoute                                     false
[07/11 20:30:45     49s] setDelayCalMode -enable_high_fanout                             true
[07/11 20:30:45     49s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[07/11 20:30:45     49s] setDelayCalMode -engine                                         aae
[07/11 20:30:45     49s] setDelayCalMode -ignoreNetLoad                                  false
[07/11 20:30:45     49s] setDelayCalMode -SIAware                                        true
[07/11 20:30:45     49s] setDelayCalMode -socv_accuracy_mode                             low
[07/11 20:30:45     49s] setOptMode -activeHoldViews                                     { analysis_default }
[07/11 20:30:45     49s] setOptMode -activeSetupViews                                    { analysis_default }
[07/11 20:30:45     49s] setOptMode -autoHoldViews                                       { analysis_default}
[07/11 20:30:45     49s] setOptMode -autoSetupViews                                      { analysis_default}
[07/11 20:30:45     49s] setOptMode -autoTDGRSetupViews                                  { analysis_default}
[07/11 20:30:45     49s] setOptMode -autoViewHoldTargetSlack                             0
[07/11 20:30:45     49s] setOptMode -drcMargin                                           0
[07/11 20:30:45     49s] setOptMode -fixDrc                                              true
[07/11 20:30:45     49s] setOptMode -fixFanoutLoad                                       true
[07/11 20:30:45     49s] setOptMode -fixHoldAllowOverlap                                 true
[07/11 20:30:45     49s] setOptMode -fixHoldAllowSetupTnsDegrade                         true
[07/11 20:30:45     49s] setOptMode -holdTargetSlack                                     0.005
[07/11 20:30:45     49s] setOptMode -optimizeFF                                          true
[07/11 20:30:45     49s] setOptMode -powerEffort                                         high
[07/11 20:30:45     49s] setOptMode -preserveAllSequential                               false
[07/11 20:30:45     49s] setOptMode -setupTargetSlack                                    0
[07/11 20:30:45     49s] setOptMode -timeDesignCompressReports                           false
[07/11 20:30:45     49s] setOptMode -usefulSkew                                          true
[07/11 20:30:45     49s] setOptMode -usefulSkewCCOpt                                     standard
[07/11 20:30:45     49s] setOptMode -usefulSkewPostRoute                                 true
[07/11 20:30:45     49s] setOptMode -usefulSkewPreCTS                                    true
[07/11 20:30:45     49s] setOptMode -verbose                                             true
[07/11 20:30:45     49s] setSIMode -separate_delta_delay_on_data                         true
[07/11 20:30:45     49s] setPlaceMode -place_global_clock_gate_aware                     true
[07/11 20:30:45     49s] setPlaceMode -place_global_cong_effort                          medium
[07/11 20:30:45     49s] setPlaceMode -place_global_place_io_pins                        false
[07/11 20:30:45     49s] setAnalysisMode -analysisType                                   onChipVariation
[07/11 20:30:45     49s] setAnalysisMode -checkType                                      setup
[07/11 20:30:45     49s] setAnalysisMode -clkSrcPath                                     true
[07/11 20:30:45     49s] setAnalysisMode -clockPropagation                               sdcControl
[07/11 20:30:45     49s] setAnalysisMode -cppr                                           both
[07/11 20:30:45     49s] setAnalysisMode -usefulSkew                                     true
[07/11 20:30:45     49s] 
[07/11 20:30:45     49s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/11 20:30:45     49s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/11 20:30:45     50s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 20:30:45     50s] 
[07/11 20:30:45     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 20:30:45     50s] Summary for sequential cells identification: 
[07/11 20:30:45     50s]   Identified SBFF number: 45
[07/11 20:30:45     50s]   Identified MBFF number: 0
[07/11 20:30:45     50s]   Identified SB Latch number: 0
[07/11 20:30:45     50s]   Identified MB Latch number: 0
[07/11 20:30:45     50s]   Not identified SBFF number: 0
[07/11 20:30:45     50s]   Not identified MBFF number: 0
[07/11 20:30:45     50s]   Not identified SB Latch number: 0
[07/11 20:30:45     50s]   Not identified MB Latch number: 0
[07/11 20:30:45     50s]   Number of sequential cells which are not FFs: 23
[07/11 20:30:45     50s]  Visiting view : analysis_default
[07/11 20:30:45     50s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/11 20:30:45     50s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:30:45     50s]  Visiting view : analysis_default
[07/11 20:30:45     50s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/11 20:30:45     50s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:30:45     50s] TLC MultiMap info (StdDelay):
[07/11 20:30:45     50s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/11 20:30:45     50s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/11 20:30:45     50s]  Setting StdDelay to: 44ps
[07/11 20:30:45     50s] 
[07/11 20:30:45     50s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 20:30:45     50s] Need call spDPlaceInit before registerPrioInstLoc.
[07/11 20:30:45     50s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:50.6/0:01:02.1 (0.8), mem = 1218.3M
[07/11 20:30:45     50s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:50.6/0:01:02.1 (0.8), mem = 1218.3M
[07/11 20:30:45     50s] Total CPU(s) requested: 16
[07/11 20:30:45     50s] Total CPU(s) enabled with current License(s): 8
[07/11 20:30:45     50s] Current free CPU(s): 8
[07/11 20:30:45     50s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[07/11 20:30:45     50s] Total CPU(s) now enabled: 16
[07/11 20:30:46     50s] Multithreaded Timing Analysis is initialized with 16 threads
[07/11 20:30:46     50s] 
[07/11 20:30:46     50s] GigaOpt running with 16 threads.
[07/11 20:30:46     50s] Info: 16 threads available for lower-level modules during optimization.
[07/11 20:30:46     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:1220.3M
[07/11 20:30:46     50s] z: 1, totalTracks: 1
[07/11 20:30:46     50s] z: 3, totalTracks: 1
[07/11 20:30:46     50s] z: 5, totalTracks: 1
[07/11 20:30:46     50s] #spOpts: N=130 
[07/11 20:30:46     50s] # Building deconv_kernel_estimator_top_level llgBox search-tree.
[07/11 20:30:46     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1238.3M
[07/11 20:30:46     51s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1238.3M
[07/11 20:30:46     51s] Core basic site is unithd
[07/11 20:30:46     51s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1238.3M
[07/11 20:30:46     51s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.720, REAL:0.072, MEM:1270.4M
[07/11 20:30:46     51s] Use non-trimmed site array because memory saving is not enough.
[07/11 20:30:46     51s] SiteArray: non-trimmed site array dimensions = 922 x 5460
[07/11 20:30:46     51s] SiteArray: use 20,770,816 bytes
[07/11 20:30:46     51s] SiteArray: current memory after site array memory allocation 1290.2M
[07/11 20:30:46     51s] SiteArray: FP blocked sites are writable
[07/11 20:30:46     52s] Estimated cell power/ground rail width = 0.340 um
[07/11 20:30:46     52s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/11 20:30:46     52s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1290.2M
[07/11 20:30:46     53s] Process 42727 wires and vias for routing blockage analysis
[07/11 20:30:46     53s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.120, REAL:0.083, MEM:1290.2M
[07/11 20:30:46     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:2.180, REAL:0.323, MEM:1290.2M
[07/11 20:30:46     53s] OPERPROF:     Starting CMU at level 3, MEM:1291.2M
[07/11 20:30:46     53s] OPERPROF:     Finished CMU at level 3, CPU:0.090, REAL:0.046, MEM:1293.2M
[07/11 20:30:46     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.520, REAL:0.615, MEM:1293.2M
[07/11 20:30:47     53s] [CPU] DPlace-Init (cpu=0:00:03.0, real=0:00:01.0, mem=1293.2MB).
[07/11 20:30:47     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.990, REAL:1.082, MEM:1293.2M
[07/11 20:30:47     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1293.2M
[07/11 20:30:47     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.071, MEM:1293.2M
[07/11 20:30:47     53s] 
[07/11 20:30:47     53s] Creating Lib Analyzer ...
[07/11 20:30:47     53s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:30:47     53s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:30:47     53s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:30:47     53s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__bufinv_16)
[07/11 20:30:47     53s] Total number of usable delay cells from Lib Analyzer: 10 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/11 20:30:47     53s] 
[07/11 20:30:47     54s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:30:50     56s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.0 mem=1299.2M
[07/11 20:30:50     56s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.0 mem=1299.2M
[07/11 20:30:50     56s] Creating Lib Analyzer, finished. 
[07/11 20:30:50     57s] Initializing cpe interface
[07/11 20:30:50     57s] Info: Begin MT loop @coeiCellPowerCachingJob with 16 threads.
[07/11 20:30:50     57s] Info: End MT loop @coeiCellPowerCachingJob.
[07/11 20:30:50     57s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 16 threads.
[07/11 20:30:50     57s] Info: End MT loop @coeiCellPinPowerCachingJob.
[07/11 20:30:50     57s] cleaningup cpe interface
[07/11 20:30:50     57s] **optDesign ... cpu = 0:00:08, real = 0:00:05, mem = 1754.2M, totSessionCpu=0:00:58 **
[07/11 20:30:50     57s] Existing Dirty Nets : 0
[07/11 20:30:50     57s] New Signature Flow (optDesignCheckOptions) ....
[07/11 20:30:50     57s] #Taking db snapshot
[07/11 20:30:50     57s] #Taking db snapshot ... done
[07/11 20:30:50     57s] OPERPROF: Starting checkPlace at level 1, MEM:1885.2M
[07/11 20:30:50     57s] z: 1, totalTracks: 1
[07/11 20:30:50     57s] z: 3, totalTracks: 1
[07/11 20:30:50     57s] z: 5, totalTracks: 1
[07/11 20:30:50     57s] #spOpts: N=130 
[07/11 20:30:51     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1912.2M
[07/11 20:30:51     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.264, MEM:1913.2M
[07/11 20:30:51     58s] Begin checking placement ... (start mem=1885.2M, init mem=1913.2M)
[07/11 20:30:52     59s] 
[07/11 20:30:52     59s] Running CheckPlace using 16 threads!...
[07/11 20:30:53     75s] 
[07/11 20:30:53     75s] ...checkPlace MT is done!
[07/11 20:30:53     75s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1973.2M
[07/11 20:30:53     75s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.240, REAL:0.241, MEM:1973.2M
[07/11 20:30:53     75s] *info: Placed = 239295         (Fixed = 43120)
[07/11 20:30:53     75s] *info: Unplaced = 0           
[07/11 20:30:53     75s] Placement Density:100.00%(1277060/1277060)
[07/11 20:30:53     75s] Placement Density (including fixed std cells):100.00%(1330556/1330556)
[07/11 20:30:53     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1973.2M
[07/11 20:30:53     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.120, REAL:0.111, MEM:1973.2M
[07/11 20:30:53     75s] Finished checkPlace (total: cpu=0:00:17.7, real=0:00:03.0; vio checks: cpu=0:00:17.1, real=0:00:02.0; mem=1973.2M)
[07/11 20:30:53     75s] OPERPROF: Finished checkPlace at level 1, CPU:17.720, REAL:2.943, MEM:1973.2M
[07/11 20:30:54     75s]  Initial DC engine is -> aae
[07/11 20:30:54     75s]  
[07/11 20:30:54     75s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/11 20:30:54     75s]  
[07/11 20:30:54     75s]  
[07/11 20:30:54     75s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/11 20:30:54     75s]  
[07/11 20:30:54     75s] Reset EOS DB
[07/11 20:30:54     75s] Ignoring AAE DB Resetting ...
[07/11 20:30:54     75s]  Set Options for AAE Based Opt flow 
[07/11 20:30:54     75s] *** optDesign -postRoute ***
[07/11 20:30:54     75s] DRC Margin: user margin 0.0; extra margin 0
[07/11 20:30:54     75s] Setup Target Slack: user slack 0
[07/11 20:30:54     75s] Hold Target Slack: user slack 0.005
[07/11 20:30:54     75s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[07/11 20:30:54     75s] Opt: RC extraction mode changed to 'detail'
[07/11 20:30:54     75s] All LLGs are deleted
[07/11 20:30:54     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1973.2M
[07/11 20:30:54     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1973.2M
[07/11 20:30:54     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1973.2M
[07/11 20:30:54     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1973.2M
[07/11 20:30:54     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1973.2M
[07/11 20:30:54     76s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.760, REAL:0.065, MEM:1973.2M
[07/11 20:30:54     76s] Fast DP-INIT is on for default
[07/11 20:30:54     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.020, REAL:0.171, MEM:1973.2M
[07/11 20:30:54     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.260, REAL:0.407, MEM:1973.2M
[07/11 20:30:54     77s] *** InitOpt #1 [finish] : cpu/real = 0:00:26.7/0:00:08.9 (3.0), totSession cpu/real = 0:01:17.3/0:01:10.9 (1.1), mem = 1973.2M
[07/11 20:30:54     77s] 
[07/11 20:30:54     77s] =============================================================================================
[07/11 20:30:54     77s]  Step TAT Report for InitOpt #1                                                 20.13-s083_1
[07/11 20:30:54     77s] =============================================================================================
[07/11 20:30:54     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:30:54     77s] ---------------------------------------------------------------------------------------------
[07/11 20:30:54     77s] [ CheckPlace             ]      1   0:00:02.9  (  33.1 % )     0:00:02.9 /  0:00:17.7    6.0
[07/11 20:30:54     77s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  33.2 % )     0:00:02.9 /  0:00:03.0    1.0
[07/11 20:30:54     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:30:54     77s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:30:54     77s] [ MISC                   ]          0:00:03.0  (  33.6 % )     0:00:03.0 /  0:00:05.9    2.0
[07/11 20:30:54     77s] ---------------------------------------------------------------------------------------------
[07/11 20:30:54     77s]  InitOpt #1 TOTAL                   0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:26.7    3.0
[07/11 20:30:54     77s] ---------------------------------------------------------------------------------------------
[07/11 20:30:54     77s] 
[07/11 20:30:54     77s] 
[07/11 20:30:54     77s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:30:54     77s] Deleting Lib Analyzer.
[07/11 20:30:54     77s] 
[07/11 20:30:54     77s] TimeStamp Deleting Cell Server End ...
[07/11 20:30:54     77s] ** INFO : this run is activating 'postRoute' automaton
[07/11 20:30:54     77s] **INFO: flowCheckPoint #1 InitialSummary
[07/11 20:30:55     77s] 
[07/11 20:30:55     77s] Power view               = analysis_default
[07/11 20:30:55     77s] Number of VT partitions  = 3
[07/11 20:30:55     77s] Standard cells in design = 427
[07/11 20:30:55     77s] Instances in design      = 11814
[07/11 20:30:55     77s] 
[07/11 20:30:55     77s] Instance distribution across the VT partitions:
[07/11 20:30:55     77s] 
[07/11 20:30:55     77s]  LVT : inst = 825 (7.0%), cells = 17 (3.98%)
[07/11 20:30:55     77s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 825 (7.0%)
[07/11 20:30:55     77s] 
[07/11 20:30:55     77s]  SVT : inst = 5652 (47.8%), cells = 151 (35.36%)
[07/11 20:30:55     77s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 5652 (47.8%)
[07/11 20:30:55     77s] 
[07/11 20:30:55     77s]  HVT : inst = 5017 (42.5%), cells = 229 (53.63%)
[07/11 20:30:55     77s]    Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 5017 (42.5%)
[07/11 20:30:55     77s] 
[07/11 20:30:55     77s] Reporting took 0 sec
[07/11 20:30:55     77s] Extraction called for design 'deconv_kernel_estimator_top_level' of instances=239295 and nets=14929 using extraction engine 'postRoute' at effort level 'low' .
[07/11 20:30:55     77s] PostRoute (effortLevel low) RC Extraction called for design deconv_kernel_estimator_top_level.
[07/11 20:30:55     77s] RC Extraction called in multi-corner(1) mode.
[07/11 20:30:55     77s] Process corner(s) are loaded.
[07/11 20:30:55     77s]  Corner: typical
[07/11 20:30:55     77s] extractDetailRC Option : -outfile /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d  -extended
[07/11 20:30:55     77s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/11 20:30:55     77s]       RC Corner Indexes            0   
[07/11 20:30:55     77s] Capacitance Scaling Factor   : 1.00000 
[07/11 20:30:55     77s] Coupling Cap. Scaling Factor : 1.00000 
[07/11 20:30:55     77s] Resistance Scaling Factor    : 1.00000 
[07/11 20:30:55     77s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 20:30:55     77s] Clock Res. Scaling Factor    : 1.00000 
[07/11 20:30:55     77s] Shrink Factor                : 1.00000
[07/11 20:30:55     77s] LayerId::1 widthSet size::4
[07/11 20:30:55     77s] LayerId::2 widthSet size::4
[07/11 20:30:55     77s] LayerId::3 widthSet size::5
[07/11 20:30:55     77s] LayerId::4 widthSet size::4
[07/11 20:30:55     77s] LayerId::5 widthSet size::5
[07/11 20:30:55     77s] LayerId::6 widthSet size::2
[07/11 20:30:55     77s] Initializing multi-corner capacitance tables ... 
[07/11 20:30:55     77s] Initializing multi-corner resistance tables ...
[07/11 20:30:55     77s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300980 ; uaWl: 1.000000 ; uaWlH: 0.246017 ; aWlH: 0.000000 ; Pmax: 0.858100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:30:55     78s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1918.2M)
[07/11 20:30:55     78s] Creating parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for storing RC.
[07/11 20:30:55     78s] Extracted 10.0012% (CPU Time= 0:00:00.8  MEM= 1967.9M)
[07/11 20:30:56     78s] Extracted 20.0012% (CPU Time= 0:00:01.0  MEM= 1967.9M)
[07/11 20:30:56     78s] Extracted 30.0012% (CPU Time= 0:00:01.1  MEM= 1967.9M)
[07/11 20:30:56     79s] Extracted 40.0012% (CPU Time= 0:00:01.3  MEM= 1967.9M)
[07/11 20:30:56     79s] Extracted 50.0012% (CPU Time= 0:00:01.9  MEM= 1967.9M)
[07/11 20:30:57     79s] Extracted 60.0012% (CPU Time= 0:00:02.0  MEM= 1967.9M)
[07/11 20:30:57     79s] Extracted 70.0012% (CPU Time= 0:00:02.1  MEM= 1967.9M)
[07/11 20:30:57     80s] Extracted 80.0012% (CPU Time= 0:00:02.5  MEM= 1967.9M)
[07/11 20:30:58     80s] Extracted 90.0012% (CPU Time= 0:00:03.0  MEM= 1971.9M)
[07/11 20:30:58     81s] Extracted 100% (CPU Time= 0:00:03.4  MEM= 1971.9M)
[07/11 20:30:58     81s] Number of Extracted Resistors     : 265399
[07/11 20:30:58     81s] Number of Extracted Ground Cap.   : 269934
[07/11 20:30:58     81s] Number of Extracted Coupling Cap. : 403308
[07/11 20:30:58     81s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 1967.852M)
[07/11 20:30:58     81s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/11 20:30:58     81s]  Corner: typical
[07/11 20:30:58     81s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1967.9M)
[07/11 20:30:58     81s] Creating parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb_Filter.rcdb.d' for storing RC.
[07/11 20:30:59     81s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 13755 access done (mem: 1969.855M)
[07/11 20:31:00     81s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1969.855M)
[07/11 20:31:00     81s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 1969.855M)
[07/11 20:31:00     81s] processing rcdb (/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d) for hinst (top) of cell (deconv_kernel_estimator_top_level);
[07/11 20:31:02     83s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 0 access done (mem: 1969.855M)
[07/11 20:31:02     83s] Lumped Parasitic Loading Completed (total cpu=0:00:02.4, real=0:00:02.0, current mem=1969.855M)
[07/11 20:31:02     83s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 1969.855M)
[07/11 20:31:02     83s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 1969.855M)
[07/11 20:31:02     83s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1969.9M)
[07/11 20:31:02     84s] LayerId::1 widthSet size::4
[07/11 20:31:02     84s] LayerId::2 widthSet size::4
[07/11 20:31:02     84s] LayerId::3 widthSet size::5
[07/11 20:31:02     84s] LayerId::4 widthSet size::4
[07/11 20:31:02     84s] LayerId::5 widthSet size::5
[07/11 20:31:02     84s] LayerId::6 widthSet size::2
[07/11 20:31:02     84s] Initializing multi-corner capacitance tables ... 
[07/11 20:31:02     84s] Initializing multi-corner resistance tables ...
[07/11 20:31:02     84s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300980 ; uaWl: 1.000000 ; uaWlH: 0.246017 ; aWlH: 0.000000 ; Pmax: 0.858100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:31:02     84s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1969.9M
[07/11 20:31:02     84s] Deleted 93977 physical insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
[07/11 20:31:02     84s] Deleted 13832 physical insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
[07/11 20:31:02     84s] Deleted 36869 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
[07/11 20:31:02     84s] Deleted 40047 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
[07/11 20:31:04     86s] Total physical insts deleted = 184725.
[07/11 20:31:04     86s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:2.240, REAL:2.249, MEM:1969.9M
[07/11 20:31:04     86s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:01:26.6/0:01:21.1 (1.1), mem = 1969.9M
[07/11 20:31:06     89s] Starting delay calculation for Hold views
[07/11 20:31:06     90s] AAE DB initialization (MEM=2071.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 20:31:06     90s] #################################################################################
[07/11 20:31:06     90s] # Design Stage: PostRoute
[07/11 20:31:06     90s] # Design Name: deconv_kernel_estimator_top_level
[07/11 20:31:06     90s] # Design Mode: 130nm
[07/11 20:31:06     90s] # Analysis Mode: MMMC OCV 
[07/11 20:31:06     90s] # Parasitics Mode: SPEF/RCDB 
[07/11 20:31:06     90s] # Signoff Settings: SI Off 
[07/11 20:31:06     90s] #################################################################################
[07/11 20:31:06     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 2074.1M, InitMEM = 2071.3M)
[07/11 20:31:06     90s] Calculate late delays in OCV mode...
[07/11 20:31:06     90s] Calculate early delays in OCV mode...
[07/11 20:31:06     90s] Start delay calculation (fullDC) (16 T). (MEM=2074.1)
[07/11 20:31:06     90s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[07/11 20:31:06     90s] Start AAE Lib Loading. (MEM=2093.82)
[07/11 20:31:06     90s] End AAE Lib Loading. (MEM=2112.9 CPU=0:00:00.0 Real=0:00:00.0)
[07/11 20:31:06     90s] End AAE Lib Interpolated Model. (MEM=2112.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:06     90s] First Iteration Infinite Tw... 
[07/11 20:31:07    101s] Total number of fetched objects 14291
[07/11 20:31:07    102s] Total number of fetched objects 14291
[07/11 20:31:07    102s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/11 20:31:07    102s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/11 20:31:07    102s] End delay calculation. (MEM=3129.44 CPU=0:00:10.9 REAL=0:00:01.0)
[07/11 20:31:07    102s] End delay calculation (fullDC). (MEM=2839.27 CPU=0:00:12.6 REAL=0:00:01.0)
[07/11 20:31:07    102s] *** CDM Built up (cpu=0:00:12.8  real=0:00:01.0  mem= 2839.3M) ***
[07/11 20:31:08    107s] *** Done Building Timing Graph (cpu=0:00:17.4 real=0:00:02.0 totSessionCpu=0:01:47 mem=2807.3M)
[07/11 20:31:08    107s] Done building cte hold timing graph (HoldAware) cpu=0:00:20.8 real=0:00:04.0 totSessionCpu=0:01:47 mem=2807.3M ***
[07/11 20:31:10    112s] Starting delay calculation for Setup views
[07/11 20:31:10    112s] AAE DB initialization (MEM=2818.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 20:31:10    112s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 20:31:10    112s] #################################################################################
[07/11 20:31:10    112s] # Design Stage: PostRoute
[07/11 20:31:10    112s] # Design Name: deconv_kernel_estimator_top_level
[07/11 20:31:10    112s] # Design Mode: 130nm
[07/11 20:31:10    112s] # Analysis Mode: MMMC OCV 
[07/11 20:31:10    112s] # Parasitics Mode: SPEF/RCDB 
[07/11 20:31:10    112s] # Signoff Settings: SI On 
[07/11 20:31:10    112s] #################################################################################
[07/11 20:31:11    113s] Topological Sorting (REAL = 0:00:01.0, MEM = 2820.1M, InitMEM = 2820.1M)
[07/11 20:31:11    114s] Setting infinite Tws ...
[07/11 20:31:11    114s] First Iteration Infinite Tw... 
[07/11 20:31:11    114s] Calculate early delays in OCV mode...
[07/11 20:31:11    114s] Calculate late delays in OCV mode...
[07/11 20:31:11    114s] Start delay calculation (fullDC) (16 T). (MEM=2820.07)
[07/11 20:31:11    114s] *** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
[07/11 20:31:11    114s] Start AAE Lib Loading. (MEM=2831.68)
[07/11 20:31:11    114s] End AAE Lib Loading. (MEM=2841.22 CPU=0:00:00.0 Real=0:00:00.0)
[07/11 20:31:11    114s] End AAE Lib Interpolated Model. (MEM=2841.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:12    128s] Total number of fetched objects 14291
[07/11 20:31:12    128s] AAE_INFO-618: Total number of nets in the design is 14929,  95.7 percent of the nets selected for SI analysis
[07/11 20:31:13    140s] Total number of fetched objects 14291
[07/11 20:31:13    140s] AAE_INFO-618: Total number of nets in the design is 14929,  95.7 percent of the nets selected for SI analysis
[07/11 20:31:13    140s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[07/11 20:31:14    141s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[07/11 20:31:14    141s] End delay calculation. (MEM=3398.41 CPU=0:00:25.7 REAL=0:00:03.0)
[07/11 20:31:14    141s] End delay calculation (fullDC). (MEM=3108.25 CPU=0:00:27.4 REAL=0:00:03.0)
[07/11 20:31:14    141s] *** CDM Built up (cpu=0:00:28.9  real=0:00:04.0  mem= 3108.2M) ***
[07/11 20:31:15    147s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3076.2M)
[07/11 20:31:15    147s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 20:31:15    147s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 3108.2M)
[07/11 20:31:15    147s] 
[07/11 20:31:15    147s] Executing IPO callback for view pruning ..
[07/11 20:31:15    147s] Starting SI iteration 2
[07/11 20:31:15    148s] Calculate early delays in OCV mode...
[07/11 20:31:15    148s] Calculate late delays in OCV mode...
[07/11 20:31:15    148s] Start delay calculation (fullDC) (16 T). (MEM=2535.37)
[07/11 20:31:15    148s] End AAE Lib Interpolated Model. (MEM=2535.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:16    148s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/11 20:31:16    148s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/11 20:31:16    148s] Total number of fetched objects 14291
[07/11 20:31:16    148s] AAE_INFO-618: Total number of nets in the design is 14929,  1.5 percent of the nets selected for SI analysis
[07/11 20:31:16    150s] Total number of fetched objects 14291
[07/11 20:31:16    150s] AAE_INFO-618: Total number of nets in the design is 14929,  1.8 percent of the nets selected for SI analysis
[07/11 20:31:16    150s] End delay calculation. (MEM=3201.06 CPU=0:00:02.1 REAL=0:00:01.0)
[07/11 20:31:16    150s] End delay calculation (fullDC). (MEM=3201.06 CPU=0:00:02.1 REAL=0:00:01.0)
[07/11 20:31:16    150s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 3201.1M) ***
[07/11 20:31:17    155s] *** Done Building Timing Graph (cpu=0:00:42.7 real=0:00:07.0 totSessionCpu=0:02:35 mem=3167.1M)
[07/11 20:31:17    155s] End AAE Lib Interpolated Model. (MEM=3167.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:17    155s] ** Profile ** Start :  cpu=0:00:00.0, mem=3167.1M
[07/11 20:31:17    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3167.1M
[07/11 20:31:17    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.269, MEM:3167.1M
[07/11 20:31:17    155s] ** Profile ** Other data :  cpu=0:00:00.4, mem=3167.1M
[07/11 20:31:18    156s] ** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3169.1M
[07/11 20:31:18    158s] ** Profile ** DRVs :  cpu=0:00:01.3, mem=3197.6M
[07/11 20:31:18    158s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.544  |  0.000  | 13.158  |   N/A   |  0.544  |   N/A   | 16.157  | 17.884  |  1.331  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.130   |     28 (28)      |
|   max_tran     |    359 (388)     |   -1.030   |    360 (389)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 20:31:18    158s] Density: 9.772%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:01:11.6/0:00:13.6 (5.3), totSession cpu/real = 0:02:38.2/0:01:34.7 (1.7), mem = 3197.6M
[07/11 20:31:18    158s] 
[07/11 20:31:18    158s] =============================================================================================
[07/11 20:31:18    158s]  Step TAT Report for BuildHoldData #1                                           20.13-s083_1
[07/11 20:31:18    158s] =============================================================================================
[07/11 20:31:18    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:31:18    158s] ---------------------------------------------------------------------------------------------
[07/11 20:31:18    158s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 20:31:18    158s] [ TimingUpdate           ]      3   0:00:01.9  (  13.7 % )     0:00:09.4 /  0:01:00.2    6.4
[07/11 20:31:18    158s] [ FullDelayCalc          ]      2   0:00:07.5  (  55.2 % )     0:00:07.5 /  0:00:50.6    6.7
[07/11 20:31:18    158s] [ OptSummaryReport       ]      1   0:00:00.5  (   3.5 % )     0:00:01.0 /  0:00:02.7    2.6
[07/11 20:31:18    158s] [ TimingReport           ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.9    4.6
[07/11 20:31:18    158s] [ DrvReport              ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:01.3    3.6
[07/11 20:31:18    158s] [ SlackTraversorInit     ]      1   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:01.7    3.3
[07/11 20:31:18    158s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[07/11 20:31:18    158s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:18    158s] [ MISC                   ]          0:00:02.6  (  19.2 % )     0:00:02.6 /  0:00:07.0    2.7
[07/11 20:31:18    158s] ---------------------------------------------------------------------------------------------
[07/11 20:31:18    158s]  BuildHoldData #1 TOTAL             0:00:13.6  ( 100.0 % )     0:00:13.6 /  0:01:11.6    5.3
[07/11 20:31:18    158s] ---------------------------------------------------------------------------------------------
[07/11 20:31:18    158s] 
[07/11 20:31:18    158s] **optDesign ... cpu = 0:01:48, real = 0:00:33, mem = 2449.2M, totSessionCpu=0:02:38 **
[07/11 20:31:18    158s] Setting latch borrow mode to budget during optimization.
[07/11 20:31:20    166s] Info: Done creating the CCOpt slew target map.
[07/11 20:31:20    166s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/11 20:31:20    166s] Glitch fixing enabled
[07/11 20:31:20    166s] #InfoCS: Num dontuse cells 13, Num usable cells 520
[07/11 20:31:20    166s] optDesignOneStep: Power Flow
[07/11 20:31:20    166s] #InfoCS: Num dontuse cells 13, Num usable cells 520
[07/11 20:31:20    166s] *** ClockDrv #1 [begin] : totSession cpu/real = 0:02:46.4/0:01:36.3 (1.7), mem = 2588.6M
[07/11 20:31:20    166s] Running CCOpt-PRO on entire clock network
[07/11 20:31:20    166s] Net route status summary:
[07/11 20:31:20    166s]   Clock:       349 (unrouted=0, trialRouted=0, noStatus=0, routed=349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/11 20:31:20    166s]   Non-clock: 14580 (unrouted=1174, trialRouted=0, noStatus=0, routed=13406, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1174, (crossesIlmBoundary AND tooFewTerms=0)])
[07/11 20:31:20    166s] Clock tree cells fixed by user: 0 out of 348 (0%)
[07/11 20:31:20    166s] PRO...
[07/11 20:31:20    166s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/11 20:31:20    166s] Initializing clock structures...
[07/11 20:31:20    166s]   Creating own balancer
[07/11 20:31:20    166s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/11 20:31:20    166s]   Removing CTS place status from clock tree and sinks.
[07/11 20:31:20    166s]   Removed CTS place status from 348 clock cells (out of 350 ) and 0 clock sinks (out of 0 ).
[07/11 20:31:20    166s]   Initializing legalizer
[07/11 20:31:20    166s]   Using cell based legalization.
[07/11 20:31:20    166s]   Initializing placement interface...
[07/11 20:31:20    166s]     Use check_library -place or consult logv if problems occur.
[07/11 20:31:20    166s]     Leaving CCOpt scope - Initializing placement interface...
[07/11 20:31:20    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:2588.6M
[07/11 20:31:20    166s] z: 1, totalTracks: 1
[07/11 20:31:20    166s] z: 3, totalTracks: 1
[07/11 20:31:20    166s] z: 5, totalTracks: 1
[07/11 20:31:20    166s] #spOpts: N=130 mergeVia=F 
[07/11 20:31:20    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2588.6M
[07/11 20:31:20    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.274, MEM:2589.6M
[07/11 20:31:20    166s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2589.6MB).
[07/11 20:31:20    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.443, MEM:2589.6M
[07/11 20:31:20    166s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/11 20:31:20    166s]   Initializing placement interface done.
[07/11 20:31:20    166s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/11 20:31:20    166s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2589.6M
[07/11 20:31:20    167s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.110, REAL:0.050, MEM:2621.7M
[07/11 20:31:20    167s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/11 20:31:20    167s]   Leaving CCOpt scope - Initializing placement interface...
[07/11 20:31:20    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:2621.7M
[07/11 20:31:20    167s] z: 1, totalTracks: 1
[07/11 20:31:20    167s] z: 3, totalTracks: 1
[07/11 20:31:20    167s] z: 5, totalTracks: 1
[07/11 20:31:20    167s] #spOpts: N=130 mergeVia=F 
[07/11 20:31:20    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2621.7M
[07/11 20:31:21    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.257, MEM:2621.7M
[07/11 20:31:21    167s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2621.7MB).
[07/11 20:31:21    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.332, MEM:2621.7M
[07/11 20:31:21    167s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/11 20:31:21    167s] (I)       Load db... (mem=2621.7M)
[07/11 20:31:21    167s] (I)       Read data from FE... (mem=2621.7M)
[07/11 20:31:21    167s] (I)       Started Read instances and placement ( Curr Mem: 2621.66 MB )
[07/11 20:31:21    167s] (I)       Number of ignored instance 0
[07/11 20:31:21    167s] (I)       Number of inbound cells 0
[07/11 20:31:21    167s] (I)       Number of opened ILM blockages 0
[07/11 20:31:21    167s] (I)       numMoveCells=11798, numMacros=16  numPads=29  numMultiRowHeightInsts=0
[07/11 20:31:21    167s] (I)       cell height: 2720, count: 11798
[07/11 20:31:21    167s] (I)       Finished Read instances and placement ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2638.59 MB )
[07/11 20:31:21    167s] (I)       Read rows... (mem=2638.6M)
[07/11 20:31:21    167s] (I)       Done Read rows (cpu=0.010s, mem=2638.6M)
[07/11 20:31:21    167s] (I)       Done Read data from FE (cpu=0.100s, mem=2638.6M)
[07/11 20:31:21    167s] (I)       Done Load db (cpu=0.100s, mem=2638.6M)
[07/11 20:31:21    167s] (I)       Constructing placeable region... (mem=2638.6M)
[07/11 20:31:21    167s] (I)       Constructing bin map
[07/11 20:31:21    167s] (I)       Initialize bin information with width=27200 height=27200
[07/11 20:31:21    167s] (I)       Done constructing bin map
[07/11 20:31:21    167s] (I)       Removing 6130 blocked bin with high fixed inst density
[07/11 20:31:21    167s] (I)       Compute region effective width... (mem=2638.6M)
[07/11 20:31:21    167s] (I)       Done Compute region effective width (cpu=0.020s, mem=2638.6M)
[07/11 20:31:21    167s] (I)       Done Constructing placeable region (cpu=0.060s, mem=2638.6M)
[07/11 20:31:21    167s]   Accumulated time to calculate placeable region: 0
[07/11 20:31:21    167s]   Accumulated time to calculate placeable region: 0
[07/11 20:31:21    167s]   Accumulated time to calculate placeable region: 0
[07/11 20:31:21    167s]   Accumulated time to calculate placeable region: 0
[07/11 20:31:21    167s]   Accumulated time to calculate placeable region: 0
[07/11 20:31:21    167s]   Accumulated time to calculate placeable region: 0
[07/11 20:31:21    167s]   Reconstructing clock tree datastructures, skew aware...
[07/11 20:31:21    167s]     Validating CTS configuration...
[07/11 20:31:21    167s]     Checking module port directions...
[07/11 20:31:21    167s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/11 20:31:21    167s]     Non-default CCOpt properties:
[07/11 20:31:21    167s]     adjacent_rows_legal: true (default: false)
[07/11 20:31:21    167s]     allow_non_fterm_identical_swaps: 0 (default: true)
[07/11 20:31:21    167s]     cannot_merge_reason is set for at least one object
[07/11 20:31:21    167s]     cell_density is set for at least one object
[07/11 20:31:21    167s]     cell_halo_rows: 0 (default: 1)
[07/11 20:31:21    167s]     cell_halo_sites: 0 (default: 4)
[07/11 20:31:21    167s]     clock_nets_detailed_routed: 1 (default: false)
[07/11 20:31:21    167s]     clone_clock_gates is set for at least one object
[07/11 20:31:21    167s]     clone_clock_logic is set for at least one object
[07/11 20:31:21    167s]     cloning_copy_activity: 1 (default: false)
[07/11 20:31:21    167s]     cts_merge_clock_gates is set for at least one object
[07/11 20:31:21    167s]     cts_merge_clock_logic is set for at least one object
[07/11 20:31:21    167s]     exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/11 20:31:21    167s]     force_design_routing_status: 1 (default: auto)
[07/11 20:31:21    167s]     original_names is set for at least one object
[07/11 20:31:21    167s]     primary_delay_corner: delay_default (default: )
[07/11 20:31:21    167s]     route_type is set for at least one object
[07/11 20:31:21    167s]     source_driver is set for at least one object
[07/11 20:31:21    167s]     target_insertion_delay is set for at least one object
[07/11 20:31:21    167s]     target_skew is set for at least one object
[07/11 20:31:21    167s]     target_skew_wire is set for at least one object
[07/11 20:31:21    167s]     Route type trimming info:
[07/11 20:31:21    167s]       No route type modifications were made.
[07/11 20:31:21    167s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[07/11 20:31:21    167s] (I)       Initializing Steiner engine. 
[07/11 20:31:23    169s] End AAE Lib Interpolated Model. (MEM=2945.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:23    169s]     Library trimming inverters in power domain auto-default and half-corner delay_default:both.late removed 0 of 3 cells
[07/11 20:31:23    169s]     Original list had 3 cells:
[07/11 20:31:23    169s]     sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
[07/11 20:31:23    169s]     Library trimming was not able to trim any cells:
[07/11 20:31:23    169s]     sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
[07/11 20:31:23    169s]     Accumulated time to calculate placeable region: 0
[07/11 20:31:23    169s]     Clock tree balancer configuration for clock_tree ideal_clock:
[07/11 20:31:23    169s]     Non-default CCOpt properties:
[07/11 20:31:23    169s]       cell_density: 1 (default: 0.75)
[07/11 20:31:23    169s]       clone_clock_gates: true (default: false)
[07/11 20:31:23    169s]       clone_clock_logic: true (default: false)
[07/11 20:31:23    169s]       cts_merge_clock_gates: true (default: false)
[07/11 20:31:23    169s]       cts_merge_clock_logic: true (default: false)
[07/11 20:31:23    169s]       route_type (leaf): default_route_type_leaf (default: default)
[07/11 20:31:23    169s]       route_type (trunk): default_route_type_nonleaf (default: default)
[07/11 20:31:23    169s]       route_type (top): default_route_type_nonleaf (default: default)
[07/11 20:31:23    169s]       source_driver: sky130_fd_sc_hd__inv_2/A sky130_fd_sc_hd__inv_2/Y (default: )
[07/11 20:31:23    169s]     For power domain auto-default:
[07/11 20:31:23    169s]       Buffers:     
[07/11 20:31:23    169s]       Inverters:   sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2 
[07/11 20:31:23    169s]       Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/11 20:31:23    169s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1330556.109um^2
[07/11 20:31:23    169s]     Top Routing info:
[07/11 20:31:23    169s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/11 20:31:23    169s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/11 20:31:23    169s]     Trunk Routing info:
[07/11 20:31:23    169s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/11 20:31:23    169s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/11 20:31:23    169s]     Leaf Routing info:
[07/11 20:31:23    169s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[07/11 20:31:23    169s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/11 20:31:23    169s]     For timing_corner delay_default:both, late and power domain auto-default:
[07/11 20:31:23    169s]       Slew time target (leaf):    0.108ns
[07/11 20:31:23    169s]       Slew time target (trunk):   0.108ns
[07/11 20:31:23    169s]       Slew time target (top):     0.109ns (Note: no nets are considered top nets in this clock tree)
[07/11 20:31:23    169s]       Buffer unit delay: 0.122ns
[07/11 20:31:23    169s]       Buffer max distance: 263.774um
[07/11 20:31:23    169s]     Fastest wire driving cells and distances:
[07/11 20:31:23    169s]       Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=263.774um, saturatedSlew=0.098ns, speed=2224.064um per ns, cellArea=61.665um^2 per 1000um}
[07/11 20:31:23    169s]       Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=100.782um, saturatedSlew=0.098ns, speed=487.576um per ns, cellArea=223.468um^2 per 1000um}
[07/11 20:31:23    169s]       Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=92.518um, saturatedSlew=0.099ns, speed=439.515um per ns, cellArea=229.906um^2 per 1000um}
[07/11 20:31:23    169s]     
[07/11 20:31:23    169s]     
[07/11 20:31:23    169s]     Logic Sizing Table:
[07/11 20:31:23    169s]     
[07/11 20:31:23    169s]     ----------------------------------------------------------
[07/11 20:31:23    169s]     Cell    Instance count    Source    Eligible library cells
[07/11 20:31:23    169s]     ----------------------------------------------------------
[07/11 20:31:23    169s]       (empty table)
[07/11 20:31:23    169s]     ----------------------------------------------------------
[07/11 20:31:23    169s]     
[07/11 20:31:23    169s]     
[07/11 20:31:23    169s]     Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
[07/11 20:31:23    169s]       Sources:                     pin clk
[07/11 20:31:23    169s]       Total number of sinks:       1503
[07/11 20:31:23    169s]       Delay constrained sinks:     1503
[07/11 20:31:23    169s]       Non-leaf sinks:              0
[07/11 20:31:23    169s]       Ignore pins:                 0
[07/11 20:31:23    169s]      Timing corner delay_default:both.late:
[07/11 20:31:23    169s]       Skew target:                 0.122ns
[07/11 20:31:23    169s]     Primary reporting skew groups are:
[07/11 20:31:23    169s]     skew_group ideal_clock/constraints_default with 1503 clock sinks
[07/11 20:31:23    169s]     
[07/11 20:31:23    169s]     Clock DAG stats initial state:
[07/11 20:31:23    169s]       cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
[07/11 20:31:23    169s]       cell areas       : b=0.000um^2, i=3021.648um^2, icg=2503.651um^2, nicg=0.000um^2, l=0.000um^2, total=5525.299um^2
[07/11 20:31:23    169s]       hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13371.040um, total=34909.420um
[07/11 20:31:23    169s]     Clock DAG library cell distribution initial state {count}:
[07/11 20:31:23    169s]        Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
[07/11 20:31:23    169s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 7 
[07/11 20:31:23    170s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:31:23    170s] UM:*                                                                   InitialState
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Distribution of half-perimeter wire length by ICG depth:
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     -----------------------------------------------------------------------------
[07/11 20:31:23    170s]     Min ICG    Max ICG    Count    HPWL
[07/11 20:31:23    170s]     Depth      Depth               (um)
[07/11 20:31:23    170s]     -----------------------------------------------------------------------------
[07/11 20:31:23    170s]        0          0        252     [min=5, max=513, avg=87, sd=88, total=21880]
[07/11 20:31:23    170s]        0          1         82     [min=5, max=491, avg=143, sd=121, total=11718]
[07/11 20:31:23    170s]        1          1         15     [min=8, max=243, avg=92, sd=75, total=1387]
[07/11 20:31:23    170s]     -----------------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
[07/11 20:31:23    170s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Layer information for route type default_route_type_leaf:
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     Layer    Preferred    Route    Res.          Cap.          RC
[07/11 20:31:23    170s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     li1      N            V          0.962         0.197         0.189
[07/11 20:31:23    170s]     met1     N            H          1.250         0.214         0.268
[07/11 20:31:23    170s]     met2     Y            V          0.412         0.269         0.111
[07/11 20:31:23    170s]     met3     Y            H          0.172         0.261         0.045
[07/11 20:31:23    170s]     met4     N            V          0.136         0.262         0.036
[07/11 20:31:23    170s]     met5     N            H          0.003         0.150         0.000
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/11 20:31:23    170s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Layer information for route type default_route_type_nonleaf:
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     Layer    Preferred    Route    Res.          Cap.          RC
[07/11 20:31:23    170s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     li1      N            V          0.962         0.266         0.256
[07/11 20:31:23    170s]     met1     N            H          1.250         0.302         0.377
[07/11 20:31:23    170s]     met2     Y            V          0.412         0.414         0.171
[07/11 20:31:23    170s]     met3     Y            H          0.172         0.360         0.062
[07/11 20:31:23    170s]     met4     N            V          0.136         0.421         0.057
[07/11 20:31:23    170s]     met5     N            H          0.003         0.212         0.001
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
[07/11 20:31:23    170s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Layer information for route type default_route_type_nonleaf:
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     Layer    Preferred    Route    Res.          Cap.          RC
[07/11 20:31:23    170s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     li1      N            V          0.962         0.197         0.189
[07/11 20:31:23    170s]     met1     N            H          1.250         0.214         0.268
[07/11 20:31:23    170s]     met2     Y            V          0.412         0.269         0.111
[07/11 20:31:23    170s]     met3     Y            H          0.172         0.261         0.045
[07/11 20:31:23    170s]     met4     N            V          0.136         0.262         0.036
[07/11 20:31:23    170s]     met5     N            H          0.003         0.150         0.000
[07/11 20:31:23    170s]     --------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Via selection for estimated routes (rule default):
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     ------------------------------------------------------------------
[07/11 20:31:23    170s]     Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[07/11 20:31:23    170s]     Range                      (Ohm)    (fF)     (fs)     Only
[07/11 20:31:23    170s]     ------------------------------------------------------------------
[07/11 20:31:23    170s]     li1-met1     L1M1_PR_MR    4.500    0.030    0.133    false
[07/11 20:31:23    170s]     met1-met2    M1M2_PR_M     3.410    0.066    0.225    false
[07/11 20:31:23    170s]     met2-met3    M2M3_PR_MR    3.410    0.068    0.233    false
[07/11 20:31:23    170s]     met3-met4    M3M4_PR_MR    0.380    0.041    0.016    false
[07/11 20:31:23    170s]     met4-met5    M4M5_PR_MR    0.006    0.150    0.001    false
[07/11 20:31:23    170s]     ------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/11 20:31:23    170s]     No ideal or dont_touch nets found in the clock tree
[07/11 20:31:23    170s]     No dont_touch hnets found in the clock tree
[07/11 20:31:23    170s]     Checking for illegal sizes of clock logic instances...
[07/11 20:31:23    170s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/11 20:31:23    170s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:31:23    170s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Filtering reasons for cell type: buffer
[07/11 20:31:23    170s]     =======================================
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:23    170s]     Clock trees    Power domain    Reason                         Library cells
[07/11 20:31:23    170s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:23    170s]     all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__lpflow_clkbufkapwr_1 sky130_fd_sc_hd__lpflow_clkbufkapwr_16
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__lpflow_clkbufkapwr_2 sky130_fd_sc_hd__lpflow_clkbufkapwr_4
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__lpflow_clkbufkapwr_8 }
[07/11 20:31:23    170s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Filtering reasons for cell type: inverter
[07/11 20:31:23    170s]     =========================================
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:23    170s]     Clock trees    Power domain    Reason                         Library cells
[07/11 20:31:23    170s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:23    170s]     all            auto-default    Unbalanced rise/fall delays    { sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_1
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__lpflow_clkinvkapwr_1 sky130_fd_sc_hd__lpflow_clkinvkapwr_16 }
[07/11 20:31:23    170s]     all            auto-default    Wrong power context            { sky130_fd_sc_hd__lpflow_clkinvkapwr_2 sky130_fd_sc_hd__lpflow_clkinvkapwr_4
[07/11 20:31:23    170s]                                                                     sky130_fd_sc_hd__lpflow_clkinvkapwr_8 }
[07/11 20:31:23    170s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     
[07/11 20:31:23    170s]     Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.6)
[07/11 20:31:23    170s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:31:23    170s] UM:*                                                                   Validating CTS configuration
[07/11 20:31:23    170s]     CCOpt configuration status: all checks passed.
[07/11 20:31:23    170s]   Reconstructing clock tree datastructures, skew aware done.
[07/11 20:31:23    170s] Initializing clock structures done.
[07/11 20:31:23    170s] PRO...
[07/11 20:31:23    170s]   PRO active optimizations:
[07/11 20:31:23    170s]    - DRV fixing with sizing
[07/11 20:31:23    170s]   
[07/11 20:31:23    170s]   Detected clock skew data from CTS
[07/11 20:31:23    170s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/11 20:31:24    172s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:02.2 real=0:00:00.4)
[07/11 20:31:24    172s]   Clock DAG stats PRO initial state:
[07/11 20:31:24    172s]     cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
[07/11 20:31:24    172s]     cell areas       : b=0.000um^2, i=3021.648um^2, icg=2503.651um^2, nicg=0.000um^2, l=0.000um^2, total=5525.299um^2
[07/11 20:31:24    172s]     cell capacitance : b=0.000pF, i=3.933pF, icg=0.496pF, nicg=0.000pF, l=0.000pF, total=4.429pF
[07/11 20:31:24    172s]     sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[07/11 20:31:24    172s]     wire capacitance : top=0.000pF, trunk=3.398pF, leaf=2.989pF, total=6.387pF
[07/11 20:31:24    172s]     wire lengths     : top=0.000um, trunk=21718.205um, leaf=17407.655um, total=39125.860um
[07/11 20:31:24    172s]     hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13371.040um, total=34909.420um
[07/11 20:31:24    172s]   Clock DAG net violations PRO initial state:
[07/11 20:31:24    172s]     Remaining Transition : {count=6, worst=[0.010ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.022ns
[07/11 20:31:24    172s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/11 20:31:24    172s]     Trunk : target=0.108ns count=174 avg=0.073ns sd=0.019ns min=0.029ns max=0.112ns {66 <= 0.065ns, 58 <= 0.086ns, 34 <= 0.097ns, 7 <= 0.103ns, 7 <= 0.108ns} {2 <= 0.113ns, 0 <= 0.119ns, 0 <= 0.130ns, 0 <= 0.162ns, 0 > 0.162ns}
[07/11 20:31:24    172s]     Leaf  : target=0.108ns count=175 avg=0.087ns sd=0.013ns min=0.046ns max=0.118ns {10 <= 0.065ns, 61 <= 0.086ns, 69 <= 0.097ns, 22 <= 0.103ns, 9 <= 0.108ns} {3 <= 0.113ns, 1 <= 0.119ns, 0 <= 0.130ns, 0 <= 0.162ns, 0 > 0.162ns}
[07/11 20:31:24    172s]   Clock DAG library cell distribution PRO initial state {count}:
[07/11 20:31:24    172s]      Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
[07/11 20:31:24    172s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 92 sky130_fd_sc_hd__sdlclkp_2: 15 sky130_fd_sc_hd__sdlclkp_1: 7 
[07/11 20:31:24    172s]   Primary reporting skew groups PRO initial state:
[07/11 20:31:24    172s]     skew_group default.ideal_clock/constraints_default: unconstrained
[07/11 20:31:24    172s]         min path sink: deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_7_/CLK
[07/11 20:31:24    172s]         max path sink: deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_6_/CLK
[07/11 20:31:24    172s]   Skew group summary PRO initial state:
[07/11 20:31:24    172s]     skew_group ideal_clock/constraints_default: insertion delay [min=2.040, max=2.199, avg=2.112, sd=0.042], skew [0.159 vs 0.122*], 95.7% {2.058, 2.180} (wid=0.079 ws=0.029) (gid=2.143 gs=0.157)
[07/11 20:31:24    172s]   Recomputing CTS skew targets...
[07/11 20:31:24    172s]   Resolving skew group constraints...
[07/11 20:31:24    172s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/11 20:31:24    172s]   Resolving skew group constraints done.
[07/11 20:31:24    172s]   Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/11 20:31:24    172s]   PRO Fixing DRVs...
[07/11 20:31:24    172s]     Fixing clock tree DRVs: ...20% ...40% ...Library trimming clock gates in power domain auto-default and half-corner delay_default:both.late removed 0 of 3 cells
[07/11 20:31:24    172s]     Original list had 3 cells:
[07/11 20:31:24    172s]     sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/11 20:31:24    172s]     Library trimming was not able to trim any cells:
[07/11 20:31:24    172s]     sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
[07/11 20:31:24    172s]     60% ...80% ...100% 
[07/11 20:31:24    172s]     CCOpt-PRO: considered: 349, tested: 349, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 1
[07/11 20:31:24    172s]     
[07/11 20:31:24    172s]     PRO Statistics: Fix DRVs (cell sizing):
[07/11 20:31:24    172s]     =======================================
[07/11 20:31:24    172s]     
[07/11 20:31:24    172s]     Cell changes by Net Type:
[07/11 20:31:24    172s]     
[07/11 20:31:24    172s]     ----------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    172s]     Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[07/11 20:31:24    172s]     ----------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    172s]     top                0                    0                   0            0                    0                   0
[07/11 20:31:24    172s]     trunk              2 [33.3%]            0                   0            0                    0 (0.0%)            2 (100.0%)
[07/11 20:31:24    172s]     leaf               4 [66.7%]            1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
[07/11 20:31:24    172s]     ----------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    172s]     Total              6 [100.0%]           1 (16.7%)           0            0                    1 (16.7%)           5 (83.3%)
[07/11 20:31:24    172s]     ----------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    172s]     
[07/11 20:31:24    172s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 2.502um^2 (0.045%)
[07/11 20:31:24    172s]     Max. move: 0.920um(deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg/latch_clone_3 {Ccopt::ClockTree::ClockGate at 0x2aee8c7e6278, uid:A56a7, a sky130_fd_sc_hd__sdlclkp_2 at (1753.520,673.200) in powerdomain auto-default in usermodule module deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg in clock tree ideal_clock}), Min. move: 0.000um, Avg. move: 0.153um
[07/11 20:31:24    172s]     
[07/11 20:31:24    172s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/11 20:31:24    172s]       cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
[07/11 20:31:24    172s]       cell areas       : b=0.000um^2, i=3021.648um^2, icg=2506.154um^2, nicg=0.000um^2, l=0.000um^2, total=5527.802um^2
[07/11 20:31:24    172s]       cell capacitance : b=0.000pF, i=3.933pF, icg=0.497pF, nicg=0.000pF, l=0.000pF, total=4.430pF
[07/11 20:31:24    172s]       sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[07/11 20:31:24    172s]       wire capacitance : top=0.000pF, trunk=3.398pF, leaf=2.989pF, total=6.387pF
[07/11 20:31:24    172s]       wire lengths     : top=0.000um, trunk=21718.205um, leaf=17407.655um, total=39125.860um
[07/11 20:31:24    172s]       hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13371.960um, total=34910.340um
[07/11 20:31:24    172s]     Clock DAG net violations after 'PRO Fixing DRVs':
[07/11 20:31:24    172s]       Remaining Transition : {count=5, worst=[0.010ns, 0.004ns, 0.003ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.018ns
[07/11 20:31:24    172s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/11 20:31:24    172s]       Trunk : target=0.108ns count=174 avg=0.073ns sd=0.019ns min=0.029ns max=0.112ns {66 <= 0.065ns, 58 <= 0.086ns, 34 <= 0.097ns, 7 <= 0.103ns, 7 <= 0.108ns} {2 <= 0.113ns, 0 <= 0.119ns, 0 <= 0.130ns, 0 <= 0.162ns, 0 > 0.162ns}
[07/11 20:31:24    172s]       Leaf  : target=0.108ns count=175 avg=0.086ns sd=0.013ns min=0.046ns max=0.118ns {10 <= 0.065ns, 62 <= 0.086ns, 69 <= 0.097ns, 22 <= 0.103ns, 9 <= 0.108ns} {2 <= 0.113ns, 1 <= 0.119ns, 0 <= 0.130ns, 0 <= 0.162ns, 0 > 0.162ns}
[07/11 20:31:24    172s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/11 20:31:24    172s]        Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
[07/11 20:31:24    172s]        ICGs: sky130_fd_sc_hd__sdlclkp_4: 93 sky130_fd_sc_hd__sdlclkp_2: 14 sky130_fd_sc_hd__sdlclkp_1: 7 
[07/11 20:31:24    172s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/11 20:31:24    172s]       skew_group default.ideal_clock/constraints_default: unconstrained
[07/11 20:31:24    172s]           min path sink: deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_7_/CLK
[07/11 20:31:24    172s]           max path sink: deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_6_/CLK
[07/11 20:31:24    172s]     Skew group summary after 'PRO Fixing DRVs':
[07/11 20:31:24    172s]       skew_group ideal_clock/constraints_default: insertion delay [min=2.040, max=2.199, avg=2.112, sd=0.042], skew [0.159 vs 0.122*], 95.7% {2.058, 2.180} (wid=0.079 ws=0.029) (gid=2.143 gs=0.157)
[07/11 20:31:24    172s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/11 20:31:24    172s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/11 20:31:24    173s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:31:24    173s] UM:*                                                                   PRO Fixing DRVs
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   Slew Diagnostics: After DRV fixing
[07/11 20:31:24    173s]   ==================================
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   Global Causes:
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   -------------------------------------
[07/11 20:31:24    173s]   Cause
[07/11 20:31:24    173s]   -------------------------------------
[07/11 20:31:24    173s]   DRV fixing with buffering is disabled
[07/11 20:31:24    173s]   -------------------------------------
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   Top 5 overslews:
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    173s]   Overslew    Causes                                                       Driving Pin
[07/11 20:31:24    173s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    173s]   0.010ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_8)     phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/CTS_ccl_a_inv_00227/Y
[07/11 20:31:24    173s]   0.004ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_8)     CTS_ccl_inv_01309/Y
[07/11 20:31:24    173s]   0.003ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_8)     CTS_ccl_inv_01332/Y
[07/11 20:31:24    173s]   0.002ns     Inst already optimally sized (sky130_fd_sc_hd__sdlclkp_4)    clk_gate_coeff_table_base_addr_bypass_reg/latch/GCLK
[07/11 20:31:24    173s]   0.000ns     Inst already optimally sized (sky130_fd_sc_hd__clkinv_8)     CTS_ccl_a_inv_00265/Y
[07/11 20:31:24    173s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   ------------------------------------------
[07/11 20:31:24    173s]   Cause                           Occurences
[07/11 20:31:24    173s]   ------------------------------------------
[07/11 20:31:24    173s]   Inst already optimally sized        5
[07/11 20:31:24    173s]   ------------------------------------------
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   Violation diagnostics counts from the 5 nodes that have violations:
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   ------------------------------------------
[07/11 20:31:24    173s]   Cause                           Occurences
[07/11 20:31:24    173s]   ------------------------------------------
[07/11 20:31:24    173s]   Inst already optimally sized        5
[07/11 20:31:24    173s]   ------------------------------------------
[07/11 20:31:24    173s]   
[07/11 20:31:24    173s]   Reconnecting optimized routes...
[07/11 20:31:25    173s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/11 20:31:25    173s]   Set dirty flag on 1 instances, 4 nets
[07/11 20:31:25    173s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[07/11 20:31:25    173s] End AAE Lib Interpolated Model. (MEM=3560.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:25    174s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:01.9 real=0:00:00.2)
[07/11 20:31:25    175s]   Clock DAG stats PRO final:
[07/11 20:31:25    175s]     cell counts      : b=0, i=234, icg=114, nicg=0, l=0, total=348
[07/11 20:31:25    175s]     cell areas       : b=0.000um^2, i=3021.648um^2, icg=2506.154um^2, nicg=0.000um^2, l=0.000um^2, total=5527.802um^2
[07/11 20:31:25    175s]     cell capacitance : b=0.000pF, i=3.933pF, icg=0.497pF, nicg=0.000pF, l=0.000pF, total=4.430pF
[07/11 20:31:25    175s]     sink capacitance : count=1503, total=2.982pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
[07/11 20:31:25    175s]     wire capacitance : top=0.000pF, trunk=3.398pF, leaf=2.989pF, total=6.387pF
[07/11 20:31:25    175s]     wire lengths     : top=0.000um, trunk=21718.205um, leaf=17407.655um, total=39125.860um
[07/11 20:31:25    175s]     hp wire lengths  : top=0.000um, trunk=21538.380um, leaf=13371.960um, total=34910.340um
[07/11 20:31:25    175s]   Clock DAG net violations PRO final:
[07/11 20:31:25    175s]     Remaining Transition : {count=5, worst=[0.010ns, 0.004ns, 0.003ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.004ns sum=0.018ns
[07/11 20:31:25    175s]   Clock DAG primary half-corner transition distribution PRO final:
[07/11 20:31:25    175s]     Trunk : target=0.108ns count=174 avg=0.073ns sd=0.019ns min=0.029ns max=0.112ns {66 <= 0.065ns, 58 <= 0.086ns, 34 <= 0.097ns, 7 <= 0.103ns, 7 <= 0.108ns} {2 <= 0.113ns, 0 <= 0.119ns, 0 <= 0.130ns, 0 <= 0.162ns, 0 > 0.162ns}
[07/11 20:31:25    175s]     Leaf  : target=0.108ns count=175 avg=0.086ns sd=0.013ns min=0.046ns max=0.118ns {10 <= 0.065ns, 62 <= 0.086ns, 69 <= 0.097ns, 22 <= 0.103ns, 9 <= 0.108ns} {2 <= 0.113ns, 1 <= 0.119ns, 0 <= 0.130ns, 0 <= 0.162ns, 0 > 0.162ns}
[07/11 20:31:25    175s]   Clock DAG library cell distribution PRO final {count}:
[07/11 20:31:25    175s]      Invs: sky130_fd_sc_hd__clkinv_8: 141 sky130_fd_sc_hd__clkinv_4: 70 sky130_fd_sc_hd__clkinv_2: 23 
[07/11 20:31:25    175s]      ICGs: sky130_fd_sc_hd__sdlclkp_4: 93 sky130_fd_sc_hd__sdlclkp_2: 14 sky130_fd_sc_hd__sdlclkp_1: 7 
[07/11 20:31:25    175s]   Primary reporting skew groups PRO final:
[07/11 20:31:25    175s]     skew_group default.ideal_clock/constraints_default: unconstrained
[07/11 20:31:25    175s]         min path sink: deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_7_/CLK
[07/11 20:31:25    175s]         max path sink: deconv_kernel_magnitude_sram_interface_inst/radr_r_reg_6_/CLK
[07/11 20:31:25    175s]   Skew group summary PRO final:
[07/11 20:31:25    175s]     skew_group ideal_clock/constraints_default: insertion delay [min=2.040, max=2.199, avg=2.112, sd=0.042], skew [0.159 vs 0.122*], 95.7% {2.058, 2.180} (wid=0.079 ws=0.029) (gid=2.143 gs=0.157)
[07/11 20:31:25    175s] PRO done.
[07/11 20:31:25    175s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/11 20:31:25    175s] numClockCells = 350, numClockCellsFixed = 0, numClockCellsRestored = 347, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/11 20:31:25    175s] Net route status summary:
[07/11 20:31:25    175s]   Clock:       349 (unrouted=0, trialRouted=0, noStatus=0, routed=349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/11 20:31:25    175s]   Non-clock: 14580 (unrouted=1174, trialRouted=0, noStatus=0, routed=13406, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1174, (crossesIlmBoundary AND tooFewTerms=0)])
[07/11 20:31:25    175s] Updating delays...
[07/11 20:31:25    177s] Updating delays done.
[07/11 20:31:25    177s] PRO done. (took cpu=0:00:10.7 real=0:00:05.8)
[07/11 20:31:26    177s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:31:26    177s] UM:*                                                                   PRO
[07/11 20:31:26    177s] Leaving CCOpt scope - Cleaning up placement interface...
[07/11 20:31:26    177s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4259.7M
[07/11 20:31:26    177s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.490, REAL:0.078, MEM:2784.2M
[07/11 20:31:26    177s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.5 real=0:00:00.1)
[07/11 20:31:26    177s] *** ClockDrv #1 [finish] : cpu/real = 0:00:11.3/0:00:06.0 (1.9), totSession cpu/real = 0:02:57.7/0:01:42.3 (1.7), mem = 2776.2M
[07/11 20:31:26    177s] 
[07/11 20:31:26    177s] =============================================================================================
[07/11 20:31:26    177s]  Step TAT Report for ClockDrv #1                                                20.13-s083_1
[07/11 20:31:26    177s] =============================================================================================
[07/11 20:31:26    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:31:26    177s] ---------------------------------------------------------------------------------------------
[07/11 20:31:26    177s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.0 % )     0:00:00.5 /  0:00:01.9    4.0
[07/11 20:31:26    177s] [ IncrDelayCalc          ]     25   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:01.8    4.5
[07/11 20:31:26    177s] [ MISC                   ]          0:00:05.6  (  92.3 % )     0:00:05.6 /  0:00:09.5    1.7
[07/11 20:31:26    177s] ---------------------------------------------------------------------------------------------
[07/11 20:31:26    177s]  ClockDrv #1 TOTAL                  0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:11.4    1.9
[07/11 20:31:26    177s] ---------------------------------------------------------------------------------------------
[07/11 20:31:26    177s] 
[07/11 20:31:26    179s] skipped the cell partition in DRV
[07/11 20:31:26    179s] Leakage Power Opt: re-selecting buf/inv list 
[07/11 20:31:26    179s] #InfoCS: Num dontuse cells 13, Num usable cells 520
[07/11 20:31:26    179s] optDesignOneStep: Power Flow
[07/11 20:31:26    179s] #InfoCS: Num dontuse cells 13, Num usable cells 520
[07/11 20:31:26    179s] **INFO: Start fixing DRV (Mem = 2717.16M) ...
[07/11 20:31:26    179s] Begin: GigaOpt DRV Optimization
[07/11 20:31:26    179s] Glitch fixing enabled
[07/11 20:31:26    179s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 16  -glitch
[07/11 20:31:26    179s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:00.0/0:01:42.9 (1.7), mem = 2717.2M
[07/11 20:31:26    180s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:31:26    180s] End AAE Lib Interpolated Model. (MEM=2717.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:26    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.1
[07/11 20:31:26    180s] 
[07/11 20:31:26    180s] Power Net Detected:
[07/11 20:31:26    180s]         Voltage	    Name
[07/11 20:31:26    180s]              0V	    VSSE
[07/11 20:31:26    180s]              0V	    VSSPST
[07/11 20:31:26    180s]              0V	    VPW
[07/11 20:31:26    180s]              0V	    VSS
[07/11 20:31:26    180s]              0V	    VDDPE
[07/11 20:31:26    180s]              0V	    VDDCE
[07/11 20:31:26    180s]              0V	    POC
[07/11 20:31:26    180s]              0V	    VDDPST
[07/11 20:31:26    180s]              0V	    VNW
[07/11 20:31:26    180s]            1.8V	    VDD
[07/11 20:31:26    180s]              0V	    VSSE
[07/11 20:31:26    180s]              0V	    VSSPST
[07/11 20:31:26    180s]              0V	    VPW
[07/11 20:31:26    180s]              0V	    VSS
[07/11 20:31:26    180s]              0V	    VDDPE
[07/11 20:31:26    180s]              0V	    VDDCE
[07/11 20:31:26    180s]              0V	    POC
[07/11 20:31:26    180s]              0V	    VDDPST
[07/11 20:31:26    180s]              0V	    VNW
[07/11 20:31:26    180s]            1.8V	    VDD
[07/11 20:31:26    180s] ideal_clock(50MHz) Processing average sequential pin duty cycle 
[07/11 20:31:28    181s] 
[07/11 20:31:28    181s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 20:31:28    181s] Summary for sequential cells identification: 
[07/11 20:31:28    181s]   Identified SBFF number: 45
[07/11 20:31:28    181s]   Identified MBFF number: 0
[07/11 20:31:28    181s]   Identified SB Latch number: 0
[07/11 20:31:28    181s]   Identified MB Latch number: 0
[07/11 20:31:28    181s]   Not identified SBFF number: 0
[07/11 20:31:28    181s]   Not identified MBFF number: 0
[07/11 20:31:28    181s]   Not identified SB Latch number: 0
[07/11 20:31:28    181s]   Not identified MB Latch number: 0
[07/11 20:31:28    181s]   Number of sequential cells which are not FFs: 23
[07/11 20:31:28    181s]  Visiting view : analysis_default
[07/11 20:31:28    181s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/11 20:31:28    181s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:31:28    181s]  Visiting view : analysis_default
[07/11 20:31:28    181s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/11 20:31:28    181s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:31:28    181s] TLC MultiMap info (StdDelay):
[07/11 20:31:28    181s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/11 20:31:28    181s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/11 20:31:28    181s]  Setting StdDelay to: 44ps
[07/11 20:31:28    181s] 
[07/11 20:31:28    181s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 20:31:28    181s] Initializing cpe interface
[07/11 20:31:29    184s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:31:29    184s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:31:29    184s] (I,S,L,T): analysis_default: NA, NA, 4.50658e-05, 4.50658e-05
[07/11 20:31:29    184s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:31:29    184s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:31:29    184s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:31:29    184s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:31:29    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:04 mem=3301.1M
[07/11 20:31:29    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:3301.1M
[07/11 20:31:29    184s] z: 1, totalTracks: 1
[07/11 20:31:29    184s] z: 3, totalTracks: 1
[07/11 20:31:29    184s] z: 5, totalTracks: 1
[07/11 20:31:29    184s] #spOpts: N=130 mergeVia=F 
[07/11 20:31:29    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3301.1M
[07/11 20:31:29    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.252, MEM:3301.1M
[07/11 20:31:29    184s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3301.1MB).
[07/11 20:31:29    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.320, MEM:3301.1M
[07/11 20:31:29    185s] TotalInstCnt at PhyDesignMc Initialization: 11,798
[07/11 20:31:29    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=3301.2M
[07/11 20:31:29    185s] ### Creating TopoMgr, started
[07/11 20:31:29    185s] ### Creating TopoMgr, finished
[07/11 20:31:29    185s] #optDebug: Start CG creation (mem=3301.2M)
[07/11 20:31:30    186s]  ...processing cgPrt (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s]  ...processing cgEgp (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s]  ...processing cgPbk (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s]  ...processing cgNrb(cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s]  ...processing cgObs (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s]  ...processing cgCon (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s]  ...processing cgPdm (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=3393.4M)
[07/11 20:31:30    186s] ### Creating RouteCongInterface, started
[07/11 20:31:30    186s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=3393.4M
[07/11 20:31:30    186s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:31:33    189s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=3393.4M
[07/11 20:31:33    189s] ### Creating RouteCongInterface, finished
[07/11 20:31:33    189s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 20:31:33    189s] 
[07/11 20:31:33    189s] Creating Lib Analyzer ...
[07/11 20:31:33    189s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:31:33    190s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:31:33    190s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:31:33    190s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__bufinv_16)
[07/11 20:31:33    190s] Total number of usable delay cells from Lib Analyzer: 10 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/11 20:31:33    190s] 
[07/11 20:31:33    190s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:31:36    193s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:13 mem=3393.4M
[07/11 20:31:36    193s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:13 mem=3393.4M
[07/11 20:31:36    193s] Creating Lib Analyzer, finished. 
[07/11 20:31:38    195s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/11 20:31:38    195s] **INFO: Disabling fanout fix in postRoute stage.
[07/11 20:31:38    195s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3799.8M
[07/11 20:31:38    195s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3799.8M
[07/11 20:31:38    195s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:31:38    195s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/11 20:31:38    195s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:31:38    195s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/11 20:31:38    195s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:31:38    195s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:38    196s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:38    196s] Info: violation cost 320.157654 (cap = 63.556499, tran = 256.601135, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:39    196s] |   360|   389|    -1.04|    28|    28|    -0.13|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       0|  9.77%|          |         |
[07/11 20:31:41    220s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:41    220s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:41    220s] Info: violation cost 134.333282 (cap = 0.000000, tran = 134.333282, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:41    220s] |   347|   353|    -0.22|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|     145|       2|      34|  9.98%| 0:00:02.0|  4615.5M|
[07/11 20:31:42    230s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:42    230s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:42    230s] Info: violation cost 47.876404 (cap = 0.000000, tran = 47.876404, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:42    230s] |   325|   328|    -0.12|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|      23|       0|      93|  9.99%| 0:00:01.0|  4623.5M|
[07/11 20:31:43    238s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:43    238s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:43    238s] Info: violation cost 39.374985 (cap = 0.000000, tran = 39.374985, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:43    238s] |   324|   324|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       4|       0|      20| 10.01%| 0:00:01.0|  4623.5M|
[07/11 20:31:44    246s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:44    246s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:44    246s] Info: violation cost 38.729580 (cap = 0.000000, tran = 38.729580, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:44    246s] |   324|   324|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       1|       0|       4| 10.01%| 0:00:01.0|  4624.5M|
[07/11 20:31:45    254s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:45    254s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:45    254s] Info: violation cost 38.624989 (cap = 0.000000, tran = 38.624989, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:45    254s] |   324|   324|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       1| 10.01%| 0:00:01.0|  4624.5M|
[07/11 20:31:45    254s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:45    254s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:45    254s] Info: violation cost 31.587505 (cap = 0.000000, tran = 31.587505, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:45    254s] |   291|   291|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.54|     0.00|       0|       0|       0| 10.01%| 0:00:00.0|  4624.5M|
[07/11 20:31:45    254s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] ###############################################################################
[07/11 20:31:45    254s] #
[07/11 20:31:45    254s] #  Large fanout net report:  
[07/11 20:31:45    254s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[07/11 20:31:45    254s] #     - current density: 10.01
[07/11 20:31:45    254s] #
[07/11 20:31:45    254s] #  List of high fanout nets:
[07/11 20:31:45    254s] #
[07/11 20:31:45    254s] ###############################################################################
[07/11 20:31:45    254s] Bottom Preferred Layer:
[07/11 20:31:45    254s] +-------------+------------+----------+
[07/11 20:31:45    254s] |    Layer    |    CLK     |   Rule   |
[07/11 20:31:45    254s] +-------------+------------+----------+
[07/11 20:31:45    254s] | met2 (z=3)  |        349 | default  |
[07/11 20:31:45    254s] +-------------+------------+----------+
[07/11 20:31:45    254s] Via Pillar Rule:
[07/11 20:31:45    254s]     None
[07/11 20:31:45    254s] Finished writing unified metrics of routing constraints.
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] =======================================================================
[07/11 20:31:45    254s]                 Reasons for remaining drv violations
[07/11 20:31:45    254s] =======================================================================
[07/11 20:31:45    254s] *info: Total 324 net(s) have violations which can't be fixed by DRV optimization.
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] MultiBuffering failure reasons
[07/11 20:31:45    254s] ------------------------------------------------
[07/11 20:31:45    254s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] *** Finish DRV Fixing (cpu=0:00:59.2 real=0:00:07.0 mem=4624.5M) ***
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] Begin: glitch net info
[07/11 20:31:45    254s] glitch slack range: number of glitch nets
[07/11 20:31:45    254s] glitch slack < -0.32 : 0
[07/11 20:31:45    254s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:31:45    254s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:31:45    254s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:31:45    254s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:31:45    254s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:31:45    254s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:31:45    254s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:31:45    254s] -0.04 < glitch slack : 0
[07/11 20:31:45    254s] End: glitch net info
[07/11 20:31:45    254s] Total-nets :: 13930, Stn-nets :: 331, ratio :: 2.37617 %
[07/11 20:31:45    254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4216.6M
[07/11 20:31:45    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.065, MEM:3547.1M
[07/11 20:31:45    254s] TotalInstCnt at PhyDesignMc Destruction: 11,973
[07/11 20:31:45    254s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:31:45    254s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:31:45    254s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:31:45    254s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:31:45    254s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:31:45    254s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:31:45    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.1
[07/11 20:31:45    254s] *** DrvOpt #1 [finish] : cpu/real = 0:01:14.9/0:00:18.8 (4.0), totSession cpu/real = 0:04:14.9/0:02:01.7 (2.1), mem = 3547.1M
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] =============================================================================================
[07/11 20:31:45    254s]  Step TAT Report for DrvOpt #1                                                  20.13-s083_1
[07/11 20:31:45    254s] =============================================================================================
[07/11 20:31:45    254s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:31:45    254s] ---------------------------------------------------------------------------------------------
[07/11 20:31:45    254s] [ PropagateActivity      ]      1   0:00:01.7  (   9.0 % )     0:00:01.7 /  0:00:01.7    1.0
[07/11 20:31:45    254s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 20:31:45    254s] [ LibAnalyzerInit        ]      2   0:00:06.0  (  31.7 % )     0:00:06.0 /  0:00:06.1    1.0
[07/11 20:31:45    254s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:45    254s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:01.6    2.8
[07/11 20:31:45    254s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:03.1 /  0:00:03.5    1.1
[07/11 20:31:45    254s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[07/11 20:31:45    254s] [ OptSingleIteration     ]      5   0:00:00.1  (   0.4 % )     0:00:05.3 /  0:00:56.9   10.8
[07/11 20:31:45    254s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:45    254s] [ OptEval                ]     10   0:00:04.3  (  22.8 % )     0:00:04.3 /  0:00:54.2   12.7
[07/11 20:31:45    254s] [ OptCommit              ]     10   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/11 20:31:45    254s] [ IncrTimingUpdate       ]      8   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:01.1    2.7
[07/11 20:31:45    254s] [ PostCommitDelayUpdate  ]      8   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:01.4    4.6
[07/11 20:31:45    254s] [ IncrDelayCalc          ]     25   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:01.3    5.5
[07/11 20:31:45    254s] [ AAESlewUpdate          ]      5   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[07/11 20:31:45    254s] [ DrvFindVioNets         ]      7   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:01.1    6.3
[07/11 20:31:45    254s] [ DrvComputeSummary      ]      7   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 20:31:45    254s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 20:31:45    254s] [ MISC                   ]          0:00:03.5  (  18.4 % )     0:00:03.5 /  0:00:05.5    1.6
[07/11 20:31:45    254s] ---------------------------------------------------------------------------------------------
[07/11 20:31:45    254s]  DrvOpt #1 TOTAL                    0:00:18.8  ( 100.0 % )     0:00:18.8 /  0:01:14.9    4.0
[07/11 20:31:45    254s] ---------------------------------------------------------------------------------------------
[07/11 20:31:45    254s] 
[07/11 20:31:45    254s] Running refinePlace -preserveRouting true -hardFence false
[07/11 20:31:45    254s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3547.1M
[07/11 20:31:45    254s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3547.1M
[07/11 20:31:45    254s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3547.1M
[07/11 20:31:45    254s] z: 1, totalTracks: 1
[07/11 20:31:45    254s] z: 3, totalTracks: 1
[07/11 20:31:45    254s] z: 5, totalTracks: 1
[07/11 20:31:45    254s] #spOpts: N=130 
[07/11 20:31:45    254s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3547.1M
[07/11 20:31:45    255s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.330, REAL:0.326, MEM:3547.1M
[07/11 20:31:45    255s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3547.1MB).
[07/11 20:31:45    255s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.393, MEM:3547.1M
[07/11 20:31:45    255s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.390, REAL:0.393, MEM:3547.1M
[07/11 20:31:45    255s] TDRefine: refinePlace mode is spiral
[07/11 20:31:45    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26570.1
[07/11 20:31:45    255s] OPERPROF:   Starting RefinePlace at level 2, MEM:3547.1M
[07/11 20:31:45    255s] *** Starting refinePlace (0:04:15 mem=3547.1M) ***
[07/11 20:31:45    255s] Total net bbox length = 1.052e+06 (5.174e+05 5.349e+05) (ext = 2.500e+04)
[07/11 20:31:46    255s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3547.1M
[07/11 20:31:46    255s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.006, MEM:3547.1M
[07/11 20:31:46    255s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3547.1M
[07/11 20:31:46    255s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.006, MEM:3547.1M
[07/11 20:31:46    255s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3547.1M
[07/11 20:31:46    255s] Starting refinePlace ...
[07/11 20:31:46    255s] One DDP V2 for no tweak run.
[07/11 20:31:46    255s] ** Cut row section cpu time 0:00:00.1.
[07/11 20:31:46    255s]    Spread Effort: high, post-route mode, useDDP on.
[07/11 20:31:46    256s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3552.0MB) @(0:04:15 - 0:04:16).
[07/11 20:31:46    256s] Move report: preRPlace moves 140 insts, mean move: 108.05 um, max move: 622.34 um 
[07/11 20:31:46    256s] 	Max move on inst (tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC93_FE_OFN3479_n): (909.88, 2025.04) --> (1529.50, 2027.76)
[07/11 20:31:46    256s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
[07/11 20:31:46    256s] wireLenOptFixPriorityInst 1472 inst fixed
[07/11 20:31:46    256s] 
[07/11 20:31:46    256s] Running Spiral MT with 16 threads  fetchWidth=1024 
[07/11 20:31:47    257s] Move report: legalization moves 37 insts, mean move: 5.50 um, max move: 21.38 um spiral
[07/11 20:31:47    257s] 	Max move on inst (deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC3253_FE_OFN2696_n): (2024.46, 1864.56) --> (2019.40, 1848.24)
[07/11 20:31:47    257s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=3597.8MB) @(0:04:16 - 0:04:18).
[07/11 20:31:47    257s] Move report: Detail placement moves 159 insts, mean move: 96.14 um, max move: 622.34 um 
[07/11 20:31:47    257s] 	Max move on inst (tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC93_FE_OFN3479_n): (909.88, 2025.04) --> (1529.50, 2027.76)
[07/11 20:31:47    257s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:01.0 MEM: 3597.8MB
[07/11 20:31:47    257s] Statistics of distance of Instance movement in refine placement:
[07/11 20:31:47    257s]   maximum (X+Y) =       622.34 um
[07/11 20:31:47    257s]   inst (tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC93_FE_OFN3479_n) with max move: (909.88, 2025.04) -> (1529.5, 2027.76)
[07/11 20:31:47    257s]   mean    (X+Y) =        96.14 um
[07/11 20:31:47    257s] Summary Report:
[07/11 20:31:47    257s] Instances move: 159 (out of 11626 movable)
[07/11 20:31:47    257s] Instances flipped: 0
[07/11 20:31:47    257s] Mean displacement: 96.14 um
[07/11 20:31:47    257s] Max displacement: 622.34 um (Instance: tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/FE_OFC93_FE_OFN3479_n) (909.88, 2025.04) -> (1529.5, 2027.76)
[07/11 20:31:47    257s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__buf_12
[07/11 20:31:47    257s] Total instances moved : 159
[07/11 20:31:47    257s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.390, REAL:1.257, MEM:3597.8M
[07/11 20:31:47    257s] Total net bbox length = 1.072e+06 (5.367e+05 5.350e+05) (ext = 2.500e+04)
[07/11 20:31:47    257s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3597.8MB
[07/11 20:31:47    257s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=3597.8MB) @(0:04:15 - 0:04:18).
[07/11 20:31:47    257s] *** Finished refinePlace (0:04:18 mem=3597.8M) ***
[07/11 20:31:47    257s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26570.1
[07/11 20:31:47    257s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.530, REAL:1.402, MEM:3597.8M
[07/11 20:31:47    257s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3597.8M
[07/11 20:31:47    257s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.120, REAL:0.061, MEM:3548.9M
[07/11 20:31:47    257s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.040, REAL:1.858, MEM:3548.9M
[07/11 20:31:47    257s] End: GigaOpt DRV Optimization
[07/11 20:31:47    257s] **optDesign ... cpu = 0:03:28, real = 0:01:02, mem = 3270.2M, totSessionCpu=0:04:18 **
[07/11 20:31:47    257s] *info:
[07/11 20:31:47    257s] **INFO: Completed fixing DRV (CPU Time = 0:01:18, Mem = 3548.87M).
[07/11 20:31:47    257s] Leakage Power Opt: resetting the buf/inv selection
[07/11 20:31:47    257s] ** Profile ** Start :  cpu=0:00:00.0, mem=3548.9M
[07/11 20:31:47    258s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3548.9M
[07/11 20:31:47    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.255, MEM:3548.9M
[07/11 20:31:47    258s] ** Profile ** Other data :  cpu=0:00:00.4, mem=3548.9M
[07/11 20:31:47    259s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3646.3M
[07/11 20:31:48    260s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=3644.8M
[07/11 20:31:48    260s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=1.30min real=0.35min mem=3548.9M)
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.543  |  0.000  | 13.158  |   N/A   |  0.543  |  1.015  | 16.183  | 17.885  |  1.331  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   15    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    290 (290)     |   -0.029   |    291 (291)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.008%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3644.8M
[07/11 20:31:48    260s] **optDesign ... cpu = 0:03:31, real = 0:01:03, mem = 3254.9M, totSessionCpu=0:04:20 **
[07/11 20:31:48    261s]   DRV Snapshot: (REF)
[07/11 20:31:48    261s]          Tran DRV: 290 (291)
[07/11 20:31:48    261s]           Cap DRV: 0 (0)
[07/11 20:31:48    261s]        Fanout DRV: 0 (0)
[07/11 20:31:48    261s]            Glitch: 0 (0)
[07/11 20:31:48    261s] *** Timing Is met
[07/11 20:31:48    261s] *** Check timing (0:00:00.0)
[07/11 20:31:48    261s] *** Setup timing is met (target slack 0ns)
[07/11 20:31:48    261s]   Timing Snapshot: (REF)
[07/11 20:31:48    261s]      Weighted WNS: 0.000
[07/11 20:31:48    261s]       All  PG WNS: 0.000
[07/11 20:31:48    261s]       High PG WNS: 0.000
[07/11 20:31:48    261s]       All  PG TNS: 0.000
[07/11 20:31:48    261s]       High PG TNS: 0.000
[07/11 20:31:48    261s]       Low  PG TNS: 0.000
[07/11 20:31:48    261s]    Category Slack: { [L, 0.543] [H, 13.158] [H, 1.015] [H, 1.331] }
[07/11 20:31:48    261s] 
[07/11 20:31:48    261s] **INFO: flowCheckPoint #3 OptimizationPower
[07/11 20:31:48    261s] **optDesign ... cpu = 0:03:32, real = 0:01:03, mem = 3248.2M, totSessionCpu=0:04:22 **
[07/11 20:31:48    261s] ** Profile ** Start :  cpu=0:00:00.0, mem=3532.2M
[07/11 20:31:48    262s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3532.2M
[07/11 20:31:48    262s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.248, MEM:3532.2M
[07/11 20:31:49    262s] ** Profile ** Other data :  cpu=0:00:00.4, mem=3532.2M
[07/11 20:31:49    263s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3660.2M
[07/11 20:31:49    264s] ** Profile ** DRVs :  cpu=0:00:01.1, mem=3658.2M
[07/11 20:31:49    264s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.543  |  0.000  | 13.158  |   N/A   |  0.543  |  1.015  | 16.183  | 17.885  |  1.331  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   15    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    290 (290)     |   -0.029   |    291 (291)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.008%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3658.2M
[07/11 20:31:49    264s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -noDownsize -skipAntennaRules -skipLegalCheckForLefsafeSwaps -postRoute -leakage -nativePathGroupFlow
[07/11 20:31:49    264s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:31:49    264s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=3658.2M
[07/11 20:31:49    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=3658.2M
[07/11 20:31:49    264s] Deleting Lib Analyzer.
[07/11 20:31:49    264s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 20:31:49    264s] z: 1, totalTracks: 1
[07/11 20:31:49    264s] z: 3, totalTracks: 1
[07/11 20:31:49    264s] z: 5, totalTracks: 1
[07/11 20:31:49    264s] #spOpts: N=130 mergeVia=F 
[07/11 20:31:49    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3658.2M
[07/11 20:31:49    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.246, MEM:3658.2M
[07/11 20:31:49    264s] End AAE Lib Interpolated Model. (MEM=3658.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:31:49    264s] 
[07/11 20:31:49    264s] Begin: Leakage Power Optimization
[07/11 20:31:49    264s] Processing average sequential pin duty cycle 
[07/11 20:31:49    264s] 
[07/11 20:31:49    264s] Begin Power Analysis
[07/11 20:31:49    264s] 
[07/11 20:31:50    264s]              0V	    VSSE
[07/11 20:31:50    264s]              0V	    VSSPST
[07/11 20:31:50    264s]              0V	    VPW
[07/11 20:31:50    264s]              0V	    VSS
[07/11 20:31:50    264s]              0V	    VDDPE
[07/11 20:31:50    264s]              0V	    VDDCE
[07/11 20:31:50    264s]              0V	    POC
[07/11 20:31:50    264s]              0V	    VDDPST
[07/11 20:31:50    264s]              0V	    VNW
[07/11 20:31:50    264s]            1.8V	    VDD
[07/11 20:31:50    265s] Begin Processing Timing Library for Power Calculation
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Begin Processing Timing Library for Power Calculation
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Begin Processing Power Net/Grid for Power Calculation
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3303.88MB/4930.25MB/3551.51MB)
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Begin Processing Timing Window Data for Power Calculation
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] ideal_clock(50MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3303.98MB/4930.25MB/3551.51MB)
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Begin Processing User Attributes
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3303.98MB/4930.25MB/3551.51MB)
[07/11 20:31:50    265s] 
[07/11 20:31:50    265s] Begin Processing Signal Activity
[07/11 20:31:50    265s] 
[07/11 20:31:51    266s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3304.20MB/4930.25MB/3551.51MB)
[07/11 20:31:51    266s] 
[07/11 20:31:51    266s] Begin Power Computation
[07/11 20:31:51    266s] 
[07/11 20:31:51    266s]       ----------------------------------------------------------
[07/11 20:31:51    266s]       # of cell(s) missing both power/leakage table: 0
[07/11 20:31:51    266s]       # of cell(s) missing power table: 1
[07/11 20:31:51    266s]       # of cell(s) missing leakage table: 0
[07/11 20:31:51    266s]       # of MSMV cell(s) missing power_level: 0
[07/11 20:31:51    266s]       ----------------------------------------------------------
[07/11 20:31:51    266s] CellName                                  Missing Table(s)
[07/11 20:31:51    266s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/11 20:31:51    266s] 
[07/11 20:31:51    266s] 
[07/11 20:31:51    268s] Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=3313.07MB/4931.78MB/3551.51MB)
[07/11 20:31:51    268s] 
[07/11 20:31:51    268s] Begin Processing User Attributes
[07/11 20:31:51    268s] 
[07/11 20:31:51    268s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3313.07MB/4931.78MB/3551.51MB)
[07/11 20:31:51    268s] 
[07/11 20:31:51    268s] Ended Power Analysis: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3313.14MB/4931.78MB/3551.51MB)
[07/11 20:31:51    268s] 
[07/11 20:31:51    268s] *



[07/11 20:31:51    268s] Total Power
[07/11 20:31:51    268s] -----------------------------------------------------------------------------------------
[07/11 20:31:51    268s] Total Leakage Power:         0.28366552
[07/11 20:31:51    268s] -----------------------------------------------------------------------------------------
[07/11 20:31:52    268s] Processing average sequential pin duty cycle 
[07/11 20:31:52    268s]   Timing Snapshot: (REF)
[07/11 20:31:52    268s]      Weighted WNS: 0.000
[07/11 20:31:52    268s]       All  PG WNS: 0.000
[07/11 20:31:52    268s]       High PG WNS: 0.000
[07/11 20:31:52    268s]       All  PG TNS: 0.000
[07/11 20:31:52    268s]       High PG TNS: 0.000
[07/11 20:31:52    268s]       Low  PG TNS: 0.000
[07/11 20:31:52    268s]    Category Slack: { [L, 0.543] [H, 13.158] [H, 1.015] [H, 1.331] }
[07/11 20:31:52    268s] 
[07/11 20:31:52    268s] 
[07/11 20:31:52    268s] Creating Lib Analyzer ...
[07/11 20:31:52    268s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:31:52    268s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:31:52    268s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:31:52    268s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__bufinv_16)
[07/11 20:31:52    268s] Total number of usable delay cells from Lib Analyzer: 10 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/11 20:31:52    268s] 
[07/11 20:31:52    268s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:31:55    271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:32 mem=4066.1M
[07/11 20:31:55    271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:32 mem=4066.1M
[07/11 20:31:55    271s] Creating Lib Analyzer, finished. 
[07/11 20:31:55    271s] OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.543|0.000|
|All2Macro                       |13.158|0.000|
|Macro2All                       | 1.015|0.000|
|Reg2Reg                         | 1.331|0.000|
|HEPG                            | 1.015|0.000|
|All Paths                       | 0.543|0.000|
+--------------------------------+------+-----+

[07/11 20:31:55    271s] Begin: Core Leakage Power Optimization
[07/11 20:31:55    271s] *** PowerOpt #1 [begin] : totSession cpu/real = 0:04:31.9/0:02:11.4 (2.1), mem = 4066.1M
[07/11 20:31:55    271s] Processing average sequential pin duty cycle 
[07/11 20:31:55    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.2
[07/11 20:31:55    271s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:31:55    272s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:31:55    272s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:31:55    272s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:31:55    272s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:31:55    272s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:31:55    272s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:31:55    272s] ### Creating PhyDesignMc. totSessionCpu=0:04:32 mem=4066.1M
[07/11 20:31:55    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:4066.1M
[07/11 20:31:55    272s] z: 1, totalTracks: 1
[07/11 20:31:55    272s] z: 3, totalTracks: 1
[07/11 20:31:55    272s] z: 5, totalTracks: 1
[07/11 20:31:55    272s] #spOpts: N=130 mergeVia=F 
[07/11 20:31:55    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4066.1M
[07/11 20:31:55    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.244, MEM:4066.1M
[07/11 20:31:55    272s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4066.1MB).
[07/11 20:31:55    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.329, MEM:4066.1M
[07/11 20:31:55    273s] TotalInstCnt at PhyDesignMc Initialization: 11,973
[07/11 20:31:55    273s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:34 mem=4066.1M
[07/11 20:31:55    273s] ### Creating RouteCongInterface, started
[07/11 20:31:56    274s] ### Creating RouteCongInterface, finished
[07/11 20:31:56    274s] Usable buffer cells for single buffer setup transform:
[07/11 20:31:56    274s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[07/11 20:31:56    274s] Number of usable buffer cells above: 12
[07/11 20:31:57    275s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4066.1M
[07/11 20:31:57    275s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:4066.1M
[07/11 20:31:57    276s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:57    276s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:57    276s] Info: violation cost 31.587505 (cap = 0.000000, tran = 31.587505, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:57    276s] Begin: glitch net info
[07/11 20:31:57    276s] glitch slack range: number of glitch nets
[07/11 20:31:57    276s] glitch slack < -0.32 : 0
[07/11 20:31:57    276s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:31:57    276s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:31:57    276s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:31:57    276s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:31:57    276s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:31:57    276s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:31:57    276s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:31:57    276s] -0.04 < glitch slack : 0
[07/11 20:31:57    276s] End: glitch net info
[07/11 20:31:57    276s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 10.01
[07/11 20:31:57    276s] +---------+---------+--------+--------+------------+--------+
[07/11 20:31:57    276s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/11 20:31:57    276s] +---------+---------+--------+--------+------------+--------+
[07/11 20:31:57    276s] |   10.01%|        -|   0.000|   0.000|   0:00:00.0| 4066.1M|
[07/11 20:31:58    277s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/11 20:31:58    277s] Running power reclaim iteration with 0.00001 cutoff 
[07/11 20:31:58    281s] |   10.01%|        0|   0.000|   0.000|   0:00:01.0| 4314.1M|
[07/11 20:31:58    281s] +---------+---------+--------+--------+------------+--------+
[07/11 20:31:58    281s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 10.01
[07/11 20:31:58    281s] 
[07/11 20:31:58    281s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/11 20:31:58    281s] --------------------------------------------------------------
[07/11 20:31:58    281s] |                                   | Total     | Sequential |
[07/11 20:31:58    281s] --------------------------------------------------------------
[07/11 20:31:58    281s] | Num insts resized                 |       0  |       0    |
[07/11 20:31:58    281s] | Num insts undone                  |       0  |       0    |
[07/11 20:31:58    281s] | Num insts Downsized               |       0  |       0    |
[07/11 20:31:58    281s] | Num insts Samesized               |       0  |       0    |
[07/11 20:31:58    281s] | Num insts Upsized                 |       0  |       0    |
[07/11 20:31:58    281s] | Num multiple commits+uncommits    |       0  |       -    |
[07/11 20:31:58    281s] --------------------------------------------------------------
[07/11 20:31:58    282s] Bottom Preferred Layer:
[07/11 20:31:58    282s] +-------------+------------+----------+
[07/11 20:31:58    282s] |    Layer    |    CLK     |   Rule   |
[07/11 20:31:58    282s] +-------------+------------+----------+
[07/11 20:31:58    282s] | met2 (z=3)  |        349 | default  |
[07/11 20:31:58    282s] +-------------+------------+----------+
[07/11 20:31:58    282s] Via Pillar Rule:
[07/11 20:31:58    282s]     None
[07/11 20:31:58    282s] Finished writing unified metrics of routing constraints.
[07/11 20:31:58    282s] 
[07/11 20:31:58    282s] 
[07/11 20:31:58    282s] =======================================================================
[07/11 20:31:58    282s]                 Reasons for not reclaiming further
[07/11 20:31:58    282s] =======================================================================
[07/11 20:31:58    282s] *info: Total 91 instance(s) which couldn't be reclaimed.
[07/11 20:31:58    282s] 
[07/11 20:31:58    282s] Resizing failure reasons
[07/11 20:31:58    282s] ------------------------------------------------
[07/11 20:31:58    282s] *info:    75 instance(s): Could not be reclaimed because of no valid cell for resizing.
[07/11 20:31:58    282s] *info:    16 instance(s): Could not be reclaimed because instance not ok to be resized.
[07/11 20:31:58    282s] 
[07/11 20:31:58    282s] 
[07/11 20:31:58    282s] Number of insts committed for which the initial cell was dont use = 0
[07/11 20:31:58    282s] End: Core Leakage Power Optimization (cpu = 0:00:10.1) (real = 0:00:03.0) **
[07/11 20:31:58    282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4314.1M
[07/11 20:31:58    282s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.048, MEM:4249.1M
[07/11 20:31:58    282s] TotalInstCnt at PhyDesignMc Destruction: 11,973
[07/11 20:31:58    282s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:31:58    282s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:31:58    282s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:31:58    282s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:31:58    282s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:31:58    282s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:31:58    282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.2
[07/11 20:31:58    282s] *** PowerOpt #1 [finish] : cpu/real = 0:00:10.5/0:00:03.6 (2.9), totSession cpu/real = 0:04:42.4/0:02:15.1 (2.1), mem = 4249.1M
[07/11 20:31:58    282s] 
[07/11 20:31:58    282s] =============================================================================================
[07/11 20:31:58    282s]  Step TAT Report for PowerOpt #1                                                20.13-s083_1
[07/11 20:31:58    282s] =============================================================================================
[07/11 20:31:58    282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:31:58    282s] ---------------------------------------------------------------------------------------------
[07/11 20:31:58    282s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 20:31:58    282s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:58    282s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  16.0 % )     0:00:00.6 /  0:00:01.6    2.8
[07/11 20:31:58    282s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.4    2.8
[07/11 20:31:58    282s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:58    282s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (  10.3 % )     0:00:00.4 /  0:00:02.8    7.4
[07/11 20:31:58    282s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:02.1   12.2
[07/11 20:31:58    282s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:58    282s] [ OptEval                ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:02.0   13.8
[07/11 20:31:58    282s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:31:58    282s] [ DrvFindVioNets         ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.8   12.4
[07/11 20:31:58    282s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/11 20:31:58    282s] [ MISC                   ]          0:00:02.1  (  57.9 % )     0:00:02.1 /  0:00:02.6    1.2
[07/11 20:31:58    282s] ---------------------------------------------------------------------------------------------
[07/11 20:31:58    282s]  PowerOpt #1 TOTAL                  0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:10.5    2.9
[07/11 20:31:58    282s] ---------------------------------------------------------------------------------------------
[07/11 20:31:58    282s] 
[07/11 20:31:59    282s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:31:59    283s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:31:59    283s] Info: violation cost 31.587505 (cap = 0.000000, tran = 31.587505, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:31:59    283s] Begin: glitch net info
[07/11 20:31:59    283s] glitch slack range: number of glitch nets
[07/11 20:31:59    283s] glitch slack < -0.32 : 0
[07/11 20:31:59    283s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:31:59    283s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:31:59    283s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:31:59    283s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:31:59    283s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:31:59    283s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:31:59    283s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:31:59    283s] -0.04 < glitch slack : 0
[07/11 20:31:59    283s] End: glitch net info
[07/11 20:31:59    283s]   Timing Snapshot: (TGT)
[07/11 20:31:59    283s]      Weighted WNS: 0.000
[07/11 20:31:59    283s]       All  PG WNS: 0.000
[07/11 20:31:59    283s]       High PG WNS: 0.000
[07/11 20:31:59    283s]       All  PG TNS: 0.000
[07/11 20:31:59    283s]       High PG TNS: 0.000
[07/11 20:31:59    283s]       Low  PG TNS: 0.000
[07/11 20:31:59    283s]    Category Slack: { [L, 0.543] [H, 13.158] [H, 1.015] [H, 1.331] }
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Checking setup slack degradation ...
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Recovery Manager:
[07/11 20:31:59    283s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/11 20:31:59    283s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, 0.000, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:31:59    283s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[07/11 20:31:59    283s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Begin Power Analysis
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s]              0V	    VSSE
[07/11 20:31:59    283s]              0V	    VSSPST
[07/11 20:31:59    283s]              0V	    VPW
[07/11 20:31:59    283s]              0V	    VSS
[07/11 20:31:59    283s]              0V	    VDDPE
[07/11 20:31:59    283s]              0V	    VDDCE
[07/11 20:31:59    283s]              0V	    POC
[07/11 20:31:59    283s]              0V	    VDDPST
[07/11 20:31:59    283s]              0V	    VNW
[07/11 20:31:59    283s]            1.8V	    VDD
[07/11 20:31:59    283s] Begin Processing Timing Library for Power Calculation
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Begin Processing Timing Library for Power Calculation
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Begin Processing Power Net/Grid for Power Calculation
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3325.72MB/5521.22MB/3551.51MB)
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Begin Processing Timing Window Data for Power Calculation
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3325.72MB/5521.22MB/3551.51MB)
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Begin Processing User Attributes
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3325.72MB/5521.22MB/3551.51MB)
[07/11 20:31:59    283s] 
[07/11 20:31:59    283s] Begin Processing Signal Activity
[07/11 20:31:59    283s] 
[07/11 20:32:00    284s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3325.99MB/5521.22MB/3551.51MB)
[07/11 20:32:00    284s] 
[07/11 20:32:00    284s] Begin Power Computation
[07/11 20:32:00    284s] 
[07/11 20:32:00    284s]       ----------------------------------------------------------
[07/11 20:32:00    284s]       # of cell(s) missing both power/leakage table: 0
[07/11 20:32:00    284s]       # of cell(s) missing power table: 1
[07/11 20:32:00    284s]       # of cell(s) missing leakage table: 0
[07/11 20:32:00    284s]       # of MSMV cell(s) missing power_level: 0
[07/11 20:32:00    284s]       ----------------------------------------------------------
[07/11 20:32:00    284s] CellName                                  Missing Table(s)
[07/11 20:32:00    284s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/11 20:32:00    284s] 
[07/11 20:32:00    284s] 
[07/11 20:32:00    286s] Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3334.61MB/5521.27MB/3551.51MB)
[07/11 20:32:00    286s] 
[07/11 20:32:00    286s] Begin Processing User Attributes
[07/11 20:32:00    286s] 
[07/11 20:32:00    286s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3334.61MB/5521.27MB/3551.51MB)
[07/11 20:32:00    286s] 
[07/11 20:32:00    286s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3334.61MB/5521.27MB/3551.51MB)
[07/11 20:32:00    286s] 
[07/11 20:32:01    286s] *



[07/11 20:32:01    286s] Total Power
[07/11 20:32:01    286s] -----------------------------------------------------------------------------------------
[07/11 20:32:01    286s] Total Leakage Power:         0.28366552
[07/11 20:32:01    286s] -----------------------------------------------------------------------------------------
[07/11 20:32:01    287s] Processing average sequential pin duty cycle 
[07/11 20:32:01    287s] OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.543|0.000|
|All2Macro                       |13.158|0.000|
|Macro2All                       | 1.015|0.000|
|Reg2Reg                         | 1.331|0.000|
|HEPG                            | 1.015|0.000|
|All Paths                       | 0.543|0.000|
+--------------------------------+------+-----+

[07/11 20:32:01    287s] End: Leakage Power Optimization (cpu=0:00:15, real=0:00:06, mem=3536.20M, totSessionCpu=0:04:47).
[07/11 20:32:01    287s] Deleting Lib Analyzer.
[07/11 20:32:01    287s] **optDesign ... cpu = 0:03:58, real = 0:01:16, mem = 3254.7M, totSessionCpu=0:04:47 **
[07/11 20:32:01    287s] Running refinePlace -preserveRouting true -hardFence false
[07/11 20:32:01    287s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3528.2M
[07/11 20:32:01    287s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3528.2M
[07/11 20:32:01    287s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3528.2M
[07/11 20:32:01    287s] z: 1, totalTracks: 1
[07/11 20:32:01    287s] z: 3, totalTracks: 1
[07/11 20:32:01    287s] z: 5, totalTracks: 1
[07/11 20:32:01    287s] #spOpts: N=130 
[07/11 20:32:01    287s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3528.2M
[07/11 20:32:01    287s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.330, REAL:0.338, MEM:3528.2M
[07/11 20:32:01    287s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3528.2MB).
[07/11 20:32:01    287s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.410, REAL:0.406, MEM:3528.2M
[07/11 20:32:01    287s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.410, REAL:0.407, MEM:3528.2M
[07/11 20:32:01    287s] TDRefine: refinePlace mode is spiral
[07/11 20:32:01    287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26570.2
[07/11 20:32:01    287s] OPERPROF:   Starting RefinePlace at level 2, MEM:3528.2M
[07/11 20:32:01    287s] *** Starting refinePlace (0:04:48 mem=3528.2M) ***
[07/11 20:32:01    287s] Total net bbox length = 1.072e+06 (5.367e+05 5.350e+05) (ext = 2.500e+04)
[07/11 20:32:02    287s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3528.2M
[07/11 20:32:02    287s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.006, MEM:3528.2M
[07/11 20:32:02    287s] OPERPROF:     Starting CellHaloInit at level 3, MEM:3528.2M
[07/11 20:32:02    287s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.006, MEM:3528.2M
[07/11 20:32:02    287s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3528.2M
[07/11 20:32:02    287s] Starting refinePlace ...
[07/11 20:32:02    287s] One DDP V2 for no tweak run.
[07/11 20:32:02    288s]   Spread Effort: high, post-route mode, useDDP on.
[07/11 20:32:02    288s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3533.1MB) @(0:04:48 - 0:04:48).
[07/11 20:32:02    288s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:32:02    288s] wireLenOptFixPriorityInst 1472 inst fixed
[07/11 20:32:02    288s] 
[07/11 20:32:02    288s] Running Spiral MT with 16 threads  fetchWidth=1024 
[07/11 20:32:03    289s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 20:32:03    289s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=3534.6MB) @(0:04:48 - 0:04:50).
[07/11 20:32:03    289s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:32:03    289s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3534.6MB
[07/11 20:32:03    289s] Statistics of distance of Instance movement in refine placement:
[07/11 20:32:03    289s]   maximum (X+Y) =         0.00 um
[07/11 20:32:03    289s]   mean    (X+Y) =         0.00 um
[07/11 20:32:03    289s] Summary Report:
[07/11 20:32:03    289s] Instances move: 0 (out of 11626 movable)
[07/11 20:32:03    289s] Instances flipped: 0
[07/11 20:32:03    289s] Mean displacement: 0.00 um
[07/11 20:32:03    289s] Max displacement: 0.00 um 
[07/11 20:32:03    289s] Total instances moved : 0
[07/11 20:32:03    289s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.720, REAL:1.045, MEM:3534.6M
[07/11 20:32:03    289s] Total net bbox length = 1.072e+06 (5.367e+05 5.350e+05) (ext = 2.500e+04)
[07/11 20:32:03    289s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 3534.6MB
[07/11 20:32:03    289s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=3534.6MB) @(0:04:48 - 0:04:50).
[07/11 20:32:03    289s] *** Finished refinePlace (0:04:50 mem=3534.6M) ***
[07/11 20:32:03    289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26570.2
[07/11 20:32:03    289s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.860, REAL:1.192, MEM:3534.6M
[07/11 20:32:03    289s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3534.6M
[07/11 20:32:03    289s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.047, MEM:3530.6M
[07/11 20:32:03    289s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.360, REAL:1.647, MEM:3530.6M
[07/11 20:32:03    291s]   Timing/DRV Snapshot: (REF)
[07/11 20:32:03    291s]      Weighted WNS: 0.000
[07/11 20:32:03    291s]       All  PG WNS: 0.000
[07/11 20:32:03    291s]       High PG WNS: 0.000
[07/11 20:32:03    291s]       All  PG TNS: 0.000
[07/11 20:32:03    291s]       High PG TNS: 0.000
[07/11 20:32:03    291s]       Low  PG TNS: 0.000
[07/11 20:32:03    291s]          Tran DRV: 290 (291)
[07/11 20:32:03    291s]           Cap DRV: 0 (0)
[07/11 20:32:03    291s]        Fanout DRV: 0 (0)
[07/11 20:32:03    291s]            Glitch: 0 (0)
[07/11 20:32:03    291s]    Category Slack: { [L, 0.543] [H, 13.158] [H, 1.015] [H, 1.331] }
[07/11 20:32:03    291s] 
[07/11 20:32:03    291s] 
[07/11 20:32:03    291s] Creating Lib Analyzer ...
[07/11 20:32:03    291s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:32:03    291s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:32:03    291s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:32:03    291s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__bufinv_16)
[07/11 20:32:03    291s] Total number of usable delay cells from Lib Analyzer: 10 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/11 20:32:03    291s] 
[07/11 20:32:03    291s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:32:06    294s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:54 mem=3534.7M
[07/11 20:32:06    294s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:54 mem=3534.7M
[07/11 20:32:06    294s] Creating Lib Analyzer, finished. 
[07/11 20:32:06    294s] **INFO: flowCheckPoint #4 OptimizationHold
[07/11 20:32:06    294s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3534.7M
[07/11 20:32:07    294s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.260, REAL:0.257, MEM:3534.7M
[07/11 20:32:07    294s] GigaOpt Hold Optimizer is used
[07/11 20:32:07    294s] 
[07/11 20:32:07    294s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:32:07    294s] Deleting Lib Analyzer.
[07/11 20:32:07    294s] 
[07/11 20:32:07    294s] TimeStamp Deleting Cell Server End ...
[07/11 20:32:07    294s] <optDesign CMD> fixhold  no -lvt -mvt Cells
[07/11 20:32:07    294s] #InfoCS: Num dontuse cells 173, Num usable cells 360
[07/11 20:32:07    294s] optDesignOneStep: Power Flow
[07/11 20:32:07    294s] #InfoCS: Num dontuse cells 173, Num usable cells 360
[07/11 20:32:07    294s] End AAE Lib Interpolated Model. (MEM=3534.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:32:07    294s] 
[07/11 20:32:07    294s] Creating Lib Analyzer ...
[07/11 20:32:07    294s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 20:32:07    294s] 
[07/11 20:32:07    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 20:32:07    294s] Summary for sequential cells identification: 
[07/11 20:32:07    294s]   Identified SBFF number: 45
[07/11 20:32:07    294s]   Identified MBFF number: 0
[07/11 20:32:07    294s]   Identified SB Latch number: 0
[07/11 20:32:07    294s]   Identified MB Latch number: 0
[07/11 20:32:07    294s]   Not identified SBFF number: 0
[07/11 20:32:07    294s]   Not identified MBFF number: 0
[07/11 20:32:07    294s]   Not identified SB Latch number: 0
[07/11 20:32:07    294s]   Not identified MB Latch number: 0
[07/11 20:32:07    294s]   Number of sequential cells which are not FFs: 23
[07/11 20:32:07    294s]  Visiting view : analysis_default
[07/11 20:32:07    294s]    : PowerDomain = none : Weighted F : unweighted  = 105.60 (1.000) with rcCorner = 0
[07/11 20:32:07    294s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/11 20:32:07    294s]  Visiting view : analysis_default
[07/11 20:32:07    294s]    : PowerDomain = none : Weighted F : unweighted  = 105.60 (1.000) with rcCorner = 0
[07/11 20:32:07    294s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/11 20:32:07    294s] TLC MultiMap info (StdDelay):
[07/11 20:32:07    294s]   : delay_default + libs_typical + 1 + no RcCorner := 73.3ps
[07/11 20:32:07    294s]   : delay_default + libs_typical + 1 + typical := 105.6ps
[07/11 20:32:07    294s]  Setting StdDelay to: 105.6ps
[07/11 20:32:07    294s] 
[07/11 20:32:07    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 20:32:07    294s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:32:07    294s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:32:07    294s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:32:07    294s] Total number of usable inverters from Lib Analyzer: 0 ()
[07/11 20:32:07    294s] Total number of usable delay cells from Lib Analyzer: 4 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2)
[07/11 20:32:07    294s] 
[07/11 20:32:07    294s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:32:09    296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:57 mem=3534.7M
[07/11 20:32:09    296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:57 mem=3534.7M
[07/11 20:32:09    296s] Creating Lib Analyzer, finished. 
[07/11 20:32:09    296s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:57 mem=3534.7M ***
[07/11 20:32:09    296s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:04:56.6/0:02:25.3 (2.0), mem = 3534.7M
[07/11 20:32:09    296s] Processing average sequential pin duty cycle 
[07/11 20:32:09    296s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_qnKh1y/timingGraph.tgz -dir /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_qnKh1y -prefix timingGraph'
[07/11 20:32:11    298s] Done saveTimingGraph
[07/11 20:32:11    298s] Latch borrow mode reset to max_borrow
[07/11 20:32:12    302s] Starting delay calculation for Hold views
[07/11 20:32:12    302s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 20:32:12    302s] #################################################################################
[07/11 20:32:12    302s] # Design Stage: PostRoute
[07/11 20:32:12    302s] # Design Name: deconv_kernel_estimator_top_level
[07/11 20:32:12    302s] # Design Mode: 130nm
[07/11 20:32:12    302s] # Analysis Mode: MMMC OCV 
[07/11 20:32:12    302s] # Parasitics Mode: SPEF/RCDB 
[07/11 20:32:12    302s] # Signoff Settings: SI On 
[07/11 20:32:12    302s] #################################################################################
[07/11 20:32:12    302s] Topological Sorting (REAL = 0:00:00.0, MEM = 3800.8M, InitMEM = 3800.8M)
[07/11 20:32:12    303s] Setting infinite Tws ...
[07/11 20:32:12    303s] First Iteration Infinite Tw... 
[07/11 20:32:12    303s] Calculate late delays in OCV mode...
[07/11 20:32:12    303s] Calculate early delays in OCV mode...
[07/11 20:32:12    303s] Start delay calculation (fullDC) (16 T). (MEM=3800.83)
[07/11 20:32:12    303s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[07/11 20:32:12    304s] End AAE Lib Interpolated Model. (MEM=3812.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:32:14    317s] Total number of fetched objects 14466
[07/11 20:32:14    317s] AAE_INFO-618: Total number of nets in the design is 15104,  95.7 percent of the nets selected for SI analysis
[07/11 20:32:14    329s] Total number of fetched objects 14466
[07/11 20:32:14    329s] AAE_INFO-618: Total number of nets in the design is 15104,  95.7 percent of the nets selected for SI analysis
[07/11 20:32:14    329s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/11 20:32:14    329s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/11 20:32:14    329s] End delay calculation. (MEM=4073.48 CPU=0:00:24.5 REAL=0:00:01.0)
[07/11 20:32:14    329s] End delay calculation (fullDC). (MEM=4073.48 CPU=0:00:25.9 REAL=0:00:02.0)
[07/11 20:32:14    329s] *** CDM Built up (cpu=0:00:27.4  real=0:00:02.0  mem= 4073.5M) ***
[07/11 20:32:16    335s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4041.5M)
[07/11 20:32:16    335s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 20:32:16    336s] Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 4073.5M)
[07/11 20:32:16    336s] 
[07/11 20:32:16    336s] Executing IPO callback for view pruning ..
[07/11 20:32:16    336s] 
[07/11 20:32:16    336s] Active hold views:
[07/11 20:32:16    336s]  analysis_default
[07/11 20:32:16    336s]   Dominating endpoints: 0
[07/11 20:32:16    336s]   Dominating TNS: -0.000
[07/11 20:32:16    336s] 
[07/11 20:32:16    336s] Starting SI iteration 2
[07/11 20:32:16    336s] Calculate late delays in OCV mode...
[07/11 20:32:16    336s] Calculate early delays in OCV mode...
[07/11 20:32:16    336s] Start delay calculation (fullDC) (16 T). (MEM=3431.12)
[07/11 20:32:16    336s] End AAE Lib Interpolated Model. (MEM=3431.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:32:17    337s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/11 20:32:17    337s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/11 20:32:17    337s] Total number of fetched objects 14466
[07/11 20:32:17    337s] AAE_INFO-618: Total number of nets in the design is 15104,  0.7 percent of the nets selected for SI analysis
[07/11 20:32:17    338s] Total number of fetched objects 14466
[07/11 20:32:17    338s] AAE_INFO-618: Total number of nets in the design is 15104,  0.3 percent of the nets selected for SI analysis
[07/11 20:32:17    338s] End delay calculation. (MEM=4091.29 CPU=0:00:01.5 REAL=0:00:01.0)
[07/11 20:32:17    338s] End delay calculation (fullDC). (MEM=4091.29 CPU=0:00:01.5 REAL=0:00:01.0)
[07/11 20:32:17    338s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 4091.3M) ***
[07/11 20:32:18    343s] *** Done Building Timing Graph (cpu=0:00:41.6 real=0:00:06.0 totSessionCpu=0:05:44 mem=4057.3M)
[07/11 20:32:18    343s] Done building cte hold timing graph (fixHold) cpu=0:00:47.2 real=0:00:09.0 totSessionCpu=0:05:44 mem=4057.3M ***
[07/11 20:32:18    343s] ** Profile ** Start :  cpu=0:00:00.0, mem=4057.3M
[07/11 20:32:18    344s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=4059.3M
[07/11 20:32:19    346s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:50.1 real=0:00:10.0 totSessionCpu=0:05:47 mem=4087.8M ***
[07/11 20:32:20    347s] Running 'restoreTimingGraph -file /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_qnKh1y/timingGraph.tgz -dir /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_qnKh1y -prefix timingGraph'
[07/11 20:32:21    348s] Done restoreTimingGraph
[07/11 20:32:21    348s] Done building cte setup timing graph (fixHold) cpu=0:00:51.8 real=0:00:12.0 totSessionCpu=0:05:48 mem=4092.8M ***
[07/11 20:32:21    348s] ** Profile ** Start :  cpu=0:00:00.0, mem=4092.8M
[07/11 20:32:21    349s] ** Profile ** Overall slacks :  cpu=0:00:01.1, mem=4094.8M
[07/11 20:32:21    349s] *info: category slack lower bound [L 0.0] In2Out In2Reg Reg2ClkGate Reg2Out default
[07/11 20:32:21    349s] *info: category slack lower bound [H 0.0] All2Macro 
[07/11 20:32:21    349s] *info: category slack lower bound [H 0.0] Macro2All 
[07/11 20:32:21    349s] *info: category slack lower bound [H 0.0] Reg2Reg 
[07/11 20:32:21    349s] --------------------------------------------------- 
[07/11 20:32:21    349s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/11 20:32:21    349s] --------------------------------------------------- 
[07/11 20:32:21    349s]          WNS    reg2regWNS
[07/11 20:32:21    349s]     0.543 ns      1.015 ns
[07/11 20:32:21    349s] --------------------------------------------------- 
[07/11 20:32:21    349s] Setting latch borrow mode to budget during optimization.
[07/11 20:32:21    349s] 
[07/11 20:32:21    349s] *Info: minBufDelay = 102.1 ps, libStdDelay = 105.6 ps, minBufSize = 3753600 (3.0)
[07/11 20:32:21    349s] *Info: worst delay setup view: analysis_default
[07/11 20:32:21    349s] Footprint list for hold buffering (delay unit: ps)
[07/11 20:32:21    349s] =================================================================
[07/11 20:32:21    349s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/11 20:32:21    349s] ------------------------------------------------------------------
[07/11 20:32:21    349s] *Info:       70.3       1.45    3.0  60.47 sky130_fd_sc_hd__buf_1 (A,X)
[07/11 20:32:21    349s] *Info:       70.2       1.45    3.0  60.49 sky130_fd_sc_hd__clkbuf_1 (A,X)
[07/11 20:32:21    349s] *Info:      196.1       1.37    8.0  61.25 sky130_fd_sc_hd__clkdlybuf4s25_1 (A,X)
[07/11 20:32:21    349s] *Info:      331.6       1.36    8.0  61.35 sky130_fd_sc_hd__clkdlybuf4s50_1 (A,X)
[07/11 20:32:21    349s] *Info:      133.7       1.44    9.0  32.10 sky130_fd_sc_hd__clkdlybuf4s15_2 (A,X)
[07/11 20:32:21    349s] *Info:      352.0       1.40    9.0  32.29 sky130_fd_sc_hd__clkdlybuf4s50_2 (A,X)
[07/11 20:32:21    349s] *Info:       72.7       1.43   16.0   5.40 sky130_fd_sc_hd__buf_12 (A,X)
[07/11 20:32:21    349s] *Info:       92.2       1.38   20.0   5.57 sky130_fd_sc_hd__clkbuf_16 (A,X)
[07/11 20:32:21    349s] *Info:       86.1       1.42   22.0   4.97 sky130_fd_sc_hd__buf_16 (A,X)
[07/11 20:32:21    349s] =================================================================
[07/11 20:32:21    349s] 
[07/11 20:32:21    349s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:32:21    349s] Deleting Lib Analyzer.
[07/11 20:32:21    349s] 
[07/11 20:32:21    349s] TimeStamp Deleting Cell Server End ...
[07/11 20:32:21    349s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 20:32:21    349s] 
[07/11 20:32:21    349s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 20:32:21    349s] Summary for sequential cells identification: 
[07/11 20:32:21    349s]   Identified SBFF number: 45
[07/11 20:32:21    349s]   Identified MBFF number: 0
[07/11 20:32:21    349s]   Identified SB Latch number: 0
[07/11 20:32:21    349s]   Identified MB Latch number: 0
[07/11 20:32:21    349s]   Not identified SBFF number: 0
[07/11 20:32:21    349s]   Not identified MBFF number: 0
[07/11 20:32:21    349s]   Not identified SB Latch number: 0
[07/11 20:32:21    349s]   Not identified MB Latch number: 0
[07/11 20:32:21    349s]   Number of sequential cells which are not FFs: 23
[07/11 20:32:21    349s]  Visiting view : analysis_default
[07/11 20:32:21    349s]    : PowerDomain = none : Weighted F : unweighted  = 99.30 (1.000) with rcCorner = 0
[07/11 20:32:21    349s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/11 20:32:21    349s]  Visiting view : analysis_default
[07/11 20:32:21    349s]    : PowerDomain = none : Weighted F : unweighted  = 99.30 (1.000) with rcCorner = 0
[07/11 20:32:21    349s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/11 20:32:21    349s] TLC MultiMap info (StdDelay):
[07/11 20:32:21    349s]   : delay_default + libs_typical + 1 + no RcCorner := 73.3ps
[07/11 20:32:21    349s]   : delay_default + libs_typical + 1 + typical := 99.3ps
[07/11 20:32:21    349s]  Setting StdDelay to: 99.3ps
[07/11 20:32:21    349s] 
[07/11 20:32:21    349s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 20:32:21    349s] Hold Timer stdDelay = 99.3ps
[07/11 20:32:21    349s]  Visiting view : analysis_default
[07/11 20:32:21    349s]    : PowerDomain = none : Weighted F : unweighted  = 99.30 (1.000) with rcCorner = 0
[07/11 20:32:21    349s]    : PowerDomain = none : Weighted F : unweighted  = 73.30 (1.000) with rcCorner = -1
[07/11 20:32:21    349s] Hold Timer stdDelay = 99.3ps (analysis_default)
[07/11 20:32:21    349s] ** Profile ** Start :  cpu=0:00:00.0, mem=4094.8M
[07/11 20:32:21    349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4094.8M
[07/11 20:32:21    350s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.280, REAL:0.279, MEM:4094.8M
[07/11 20:32:22    350s] ** Profile ** Other data :  cpu=0:00:00.4, mem=4094.8M
[07/11 20:32:22    351s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=4092.8M
[07/11 20:32:22    351s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default
Hold views included:
 analysis_default

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.543  |  0.000  | 13.158  |   N/A   |  0.543  |  1.015  | 16.183  | 17.885  |  1.331  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   15    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.000  |  0.305  |   N/A   | 10.090  | 10.330  |  0.456  |  0.120  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   97    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    290 (290)     |   -0.029   |    291 (291)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.008%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:02, real = 0:01:37, mem = 3253.7M, totSessionCpu=0:05:51 **
[07/11 20:32:22    351s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:54.9/0:00:13.3 (4.1), totSession cpu/real = 0:05:51.5/0:02:38.5 (2.2), mem = 3419.8M
[07/11 20:32:22    351s] 
[07/11 20:32:22    351s] =============================================================================================
[07/11 20:32:22    351s]  Step TAT Report for BuildHoldData #2                                           20.13-s083_1
[07/11 20:32:22    351s] =============================================================================================
[07/11 20:32:22    351s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:32:22    351s] ---------------------------------------------------------------------------------------------
[07/11 20:32:22    351s] [ ViewPruning            ]     10   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[07/11 20:32:22    351s] [ TimingUpdate           ]      5   0:00:01.1  (   8.6 % )     0:00:06.4 /  0:00:41.6    6.5
[07/11 20:32:22    351s] [ FullDelayCalc          ]      1   0:00:04.9  (  36.8 % )     0:00:05.3 /  0:00:36.2    6.9
[07/11 20:32:22    351s] [ OptSummaryReport       ]      1   0:00:00.5  (   3.7 % )     0:00:00.7 /  0:00:01.7    2.4
[07/11 20:32:22    351s] [ TimingReport           ]      2   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:02.0    6.4
[07/11 20:32:22    351s] [ DrvReport              ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:01.2    5.8
[07/11 20:32:22    351s] [ SlackTraversorInit     ]      2   0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:01.9    2.8
[07/11 20:32:22    351s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[07/11 20:32:22    351s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:32:22    351s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/11 20:32:22    351s] [ HoldTimerNodeList      ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/11 20:32:22    351s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:32:22    351s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:32:22    351s] [ MISC                   ]          0:00:04.8  (  36.0 % )     0:00:04.8 /  0:00:07.3    1.5
[07/11 20:32:22    351s] ---------------------------------------------------------------------------------------------
[07/11 20:32:22    351s]  BuildHoldData #2 TOTAL             0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:54.9    4.1
[07/11 20:32:22    351s] ---------------------------------------------------------------------------------------------
[07/11 20:32:22    351s] 
[07/11 20:32:22    351s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:05:51.5/0:02:38.5 (2.2), mem = 3419.8M
[07/11 20:32:22    351s] cleaningup cpe interface
[07/11 20:32:22    351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.3
[07/11 20:32:22    351s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:32:22    351s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:32:22    351s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:32:22    351s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:32:22    351s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:32:22    351s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:32:22    351s] 
[07/11 20:32:22    351s] Creating Lib Analyzer ...
[07/11 20:32:22    351s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:32:22    351s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:32:22    351s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:32:22    351s] Total number of usable inverters from Lib Analyzer: 0 ()
[07/11 20:32:22    351s] Total number of usable delay cells from Lib Analyzer: 10 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/11 20:32:22    351s] 
[07/11 20:32:22    351s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:32:25    354s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:54 mem=3427.4M
[07/11 20:32:25    354s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:54 mem=3427.4M
[07/11 20:32:25    354s] Creating Lib Analyzer, finished. 
[07/11 20:32:25    354s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 2720 dbu)
[07/11 20:32:25    354s] *info: Run optDesign holdfix with 16 threads.
[07/11 20:32:25    354s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:32:25    354s] --------------------------------------------------- 
[07/11 20:32:25    354s]    Hold Timing Summary  - Initial 
[07/11 20:32:25    354s] --------------------------------------------------- 
[07/11 20:32:25    354s]  Target slack:       0.0050 ns
[07/11 20:32:25    354s]  View: analysis_default 
[07/11 20:32:25    354s]    WNS:       0.0263  >>>  WNS:       0.0213 with TargetSlack
[07/11 20:32:25    354s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[07/11 20:32:25    354s]    VP :            0  >>>  VP:            0  with TargetSlack
[07/11 20:32:25    354s]    Worst hold path end point: iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/preph_reg_4_/D
[07/11 20:32:25    354s] --------------------------------------------------- 
[07/11 20:32:25    354s] *** Hold timing is met. Hold fixing is not needed 
[07/11 20:32:25    354s] **INFO: total 0 insts, 0 nets marked don't touch
[07/11 20:32:25    354s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[07/11 20:32:25    354s] **INFO: total 0 insts, 0 nets unmarked don't touch

[07/11 20:32:25    354s] 
[07/11 20:32:25    354s] Capturing REF for hold ...
[07/11 20:32:25    354s]    Hold Timing Snapshot: (REF)
[07/11 20:32:25    354s]              All PG WNS: 0.000
[07/11 20:32:25    354s]              All PG TNS: 0.000
[07/11 20:32:25    354s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:32:25    354s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:32:25    354s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:32:25    354s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:32:25    354s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:32:25    354s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:32:25    354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.3
[07/11 20:32:25    354s] *** HoldOpt #1 [finish] : cpu/real = 0:00:03.3/0:00:03.0 (1.1), totSession cpu/real = 0:05:54.8/0:02:41.5 (2.2), mem = 3428.3M
[07/11 20:32:25    354s] 
[07/11 20:32:25    354s] =============================================================================================
[07/11 20:32:25    354s]  Step TAT Report for HoldOpt #1                                                 20.13-s083_1
[07/11 20:32:25    354s] =============================================================================================
[07/11 20:32:25    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:32:25    354s] ---------------------------------------------------------------------------------------------
[07/11 20:32:25    354s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  89.8 % )     0:00:02.7 /  0:00:02.7    1.0
[07/11 20:32:25    354s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:32:25    354s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:32:25    354s] [ MISC                   ]          0:00:00.3  (  10.1 % )     0:00:00.3 /  0:00:00.5    1.7
[07/11 20:32:25    354s] ---------------------------------------------------------------------------------------------
[07/11 20:32:25    354s]  HoldOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.3    1.1
[07/11 20:32:25    354s] ---------------------------------------------------------------------------------------------
[07/11 20:32:25    354s] 
[07/11 20:32:25    354s] 
[07/11 20:32:25    354s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:32:25    354s] Deleting Lib Analyzer.
[07/11 20:32:25    354s] 
[07/11 20:32:25    354s] TimeStamp Deleting Cell Server End ...
[07/11 20:32:25    354s] **INFO: flowCheckPoint #5 OptimizationPreEco
[07/11 20:32:25    354s] Running postRoute recovery in preEcoRoute mode
[07/11 20:32:25    354s] **optDesign ... cpu = 0:05:05, real = 0:01:40, mem = 3257.4M, totSessionCpu=0:05:55 **
[07/11 20:32:25    356s]   DRV Snapshot: (TGT)
[07/11 20:32:25    356s]          Tran DRV: 290 (291)
[07/11 20:32:25    356s]           Cap DRV: 0 (0)
[07/11 20:32:25    356s]        Fanout DRV: 0 (0)
[07/11 20:32:25    356s]            Glitch: 0 (0)
[07/11 20:32:25    356s] 
[07/11 20:32:25    356s] Creating Lib Analyzer ...
[07/11 20:32:25    356s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 20:32:25    356s] 
[07/11 20:32:25    356s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 20:32:25    356s] Summary for sequential cells identification: 
[07/11 20:32:25    356s]   Identified SBFF number: 45
[07/11 20:32:25    356s]   Identified MBFF number: 0
[07/11 20:32:25    356s]   Identified SB Latch number: 0
[07/11 20:32:25    356s]   Identified MB Latch number: 0
[07/11 20:32:25    356s]   Not identified SBFF number: 0
[07/11 20:32:25    356s]   Not identified MBFF number: 0
[07/11 20:32:25    356s]   Not identified SB Latch number: 0
[07/11 20:32:25    356s]   Not identified MB Latch number: 0
[07/11 20:32:25    356s]   Number of sequential cells which are not FFs: 23
[07/11 20:32:25    356s]  Visiting view : analysis_default
[07/11 20:32:25    356s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/11 20:32:25    356s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:32:25    356s]  Visiting view : analysis_default
[07/11 20:32:25    356s]    : PowerDomain = none : Weighted F : unweighted  = 44.00 (1.000) with rcCorner = 0
[07/11 20:32:25    356s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/11 20:32:25    356s] TLC MultiMap info (StdDelay):
[07/11 20:32:25    356s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/11 20:32:25    356s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/11 20:32:25    356s]  Setting StdDelay to: 44ps
[07/11 20:32:25    356s] 
[07/11 20:32:25    356s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 20:32:25    356s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/11 20:32:25    356s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/11 20:32:25    356s] Total number of usable buffers from Lib Analyzer: 12 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/11 20:32:25    356s] Total number of usable inverters from Lib Analyzer: 13 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__bufinv_16)
[07/11 20:32:25    356s] Total number of usable delay cells from Lib Analyzer: 10 ( sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/11 20:32:25    356s] 
[07/11 20:32:25    356s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/11 20:32:28    359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:59 mem=3428.4M
[07/11 20:32:28    359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:59 mem=3428.4M
[07/11 20:32:28    359s] Creating Lib Analyzer, finished. 
[07/11 20:32:28    359s] Checking DRV degradation...
[07/11 20:32:28    359s] 
[07/11 20:32:28    359s] Recovery Manager:
[07/11 20:32:28    359s]     Tran DRV degradation : 0 (290 -> 290, Margin 10) - Skip
[07/11 20:32:28    359s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:32:28    359s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:32:28    359s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:32:28    359s] 
[07/11 20:32:28    359s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/11 20:32:28    359s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:04, real=0:00:03, mem=3428.39M, totSessionCpu=0:05:59).
[07/11 20:32:28    359s] **optDesign ... cpu = 0:05:09, real = 0:01:43, mem = 3271.2M, totSessionCpu=0:05:59 **
[07/11 20:32:28    359s] 
[07/11 20:32:28    360s]   DRV Snapshot: (REF)
[07/11 20:32:28    360s]          Tran DRV: 290 (291)
[07/11 20:32:28    360s]           Cap DRV: 0 (0)
[07/11 20:32:28    360s]        Fanout DRV: 0 (0)
[07/11 20:32:28    360s]            Glitch: 0 (0)
[07/11 20:32:28    360s] Skipping post route harden opt
[07/11 20:32:28    360s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=3426.9M
[07/11 20:32:28    360s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=3426.9M
[07/11 20:32:28    360s] Default Rule : ""
[07/11 20:32:28    360s] Non Default Rules :
[07/11 20:32:28    360s] Worst Slack : 1.015 ns
[07/11 20:32:28    360s] 
[07/11 20:32:28    360s] Start Layer Assignment ...
[07/11 20:32:28    360s] WNS(1.015ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[07/11 20:32:28    360s] 
[07/11 20:32:28    360s] Select 0 cadidates out of 15104.
[07/11 20:32:28    360s] No critical nets selected. Skipped !
[07/11 20:32:28    360s] GigaOpt: setting up router preferences
[07/11 20:32:28    360s]         design wns: 1.0154
[07/11 20:32:28    360s]         slack threshold: 5.4154
[07/11 20:32:29    360s] GigaOpt: 0 nets assigned router directives
[07/11 20:32:29    360s] 
[07/11 20:32:29    360s] Start Assign Priority Nets ...
[07/11 20:32:29    360s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/11 20:32:29    360s] Existing Priority Nets 0 (0.0%)
[07/11 20:32:29    360s] Assigned Priority Nets 0 (0.0%)
[07/11 20:32:29    360s] ### Creating LA Mngr. totSessionCpu=0:06:01 mem=3426.9M
[07/11 20:32:29    360s] ### Creating LA Mngr, finished. totSessionCpu=0:06:01 mem=3426.9M
[07/11 20:32:29    360s] #optDebug: Start CG creation (mem=3426.9M)
[07/11 20:32:29    360s]  ...processing cgPrt (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    360s]  ...processing cgEgp (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    360s]  ...processing cgPbk (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    360s]  ...processing cgNrb(cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    360s]  ...processing cgObs (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    361s]  ...processing cgCon (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    361s]  ...processing cgPdm (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    361s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=3481.5M)
[07/11 20:32:29    361s] Default Rule : ""
[07/11 20:32:29    361s] Non Default Rules :
[07/11 20:32:29    361s] Worst Slack : 0.543 ns
[07/11 20:32:29    361s] 
[07/11 20:32:29    361s] Start Layer Assignment ...
[07/11 20:32:29    361s] WNS(0.543ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[07/11 20:32:29    361s] 
[07/11 20:32:29    361s] Select 0 cadidates out of 15104.
[07/11 20:32:29    361s] No critical nets selected. Skipped !
[07/11 20:32:29    361s] GigaOpt: setting up router preferences
[07/11 20:32:29    361s]         design wns: 0.5433
[07/11 20:32:29    361s]         slack threshold: 4.9433
[07/11 20:32:29    361s] GigaOpt: 0 nets assigned router directives
[07/11 20:32:29    361s] 
[07/11 20:32:29    361s] Start Assign Priority Nets ...
[07/11 20:32:29    361s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/11 20:32:29    361s] Existing Priority Nets 0 (0.0%)
[07/11 20:32:29    361s] Assigned Priority Nets 0 (0.0%)
[07/11 20:32:29    361s] ** Profile ** Start :  cpu=0:00:00.0, mem=3481.5M
[07/11 20:32:29    361s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3481.5M
[07/11 20:32:30    361s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.248, MEM:3481.5M
[07/11 20:32:30    361s] ** Profile ** Other data :  cpu=0:00:00.4, mem=3481.5M
[07/11 20:32:30    362s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3489.6M
[07/11 20:32:30    363s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=3487.5M
[07/11 20:32:30    363s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.543  |  0.000  | 13.158  |   N/A   |  0.543  |  1.015  | 16.183  | 17.885  |  1.331  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   15    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    290 (290)     |   -0.029   |    291 (291)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.008%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3487.5M
[07/11 20:32:30    363s] **optDesign ... cpu = 0:05:14, real = 0:01:45, mem = 3229.8M, totSessionCpu=0:06:04 **
[07/11 20:32:30    363s] **INFO: flowCheckPoint #6 GlobalDetailRoute
[07/11 20:32:30    363s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3390.5M
[07/11 20:32:30    363s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3390.5M
[07/11 20:32:30    363s] z: 1, totalTracks: 1
[07/11 20:32:30    363s] z: 3, totalTracks: 1
[07/11 20:32:30    363s] z: 5, totalTracks: 1
[07/11 20:32:30    363s] #spOpts: N=130 
[07/11 20:32:30    363s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3390.5M
[07/11 20:32:30    363s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.011, MEM:3390.5M
[07/11 20:32:30    363s] All LLGs are deleted
[07/11 20:32:30    363s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3390.5M
[07/11 20:32:30    363s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3390.5M
[07/11 20:32:30    363s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3390.5M
[07/11 20:32:30    363s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3390.5M
[07/11 20:32:30    363s] Core basic site is unithd
[07/11 20:32:30    363s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3390.5M
[07/11 20:32:30    366s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:2.300, REAL:0.221, MEM:3392.0M
[07/11 20:32:30    366s] SiteArray: non-trimmed site array dimensions = 922 x 5460
[07/11 20:32:30    366s] SiteArray: use 20,770,816 bytes
[07/11 20:32:30    366s] SiteArray: current memory after site array memory allocation 3392.0M
[07/11 20:32:30    366s] SiteArray: FP blocked sites are writable
[07/11 20:32:30    366s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/11 20:32:30    366s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3392.0M
[07/11 20:32:31    369s] Process 305281 wires and vias for routing blockage analysis
[07/11 20:32:31    369s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:3.400, REAL:0.229, MEM:3392.0M
[07/11 20:32:31    369s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:5.940, REAL:0.544, MEM:3392.0M
[07/11 20:32:31    369s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:6.140, REAL:0.740, MEM:3392.0M
[07/11 20:32:31    369s] [CPU] DPlace-Init (cpu=0:00:06.2, real=0:00:01.0, mem=3392.0MB).
[07/11 20:32:31    369s] OPERPROF:   Finished DPlace-Init at level 2, CPU:6.220, REAL:0.825, MEM:3392.0M
[07/11 20:32:31    369s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3392.0M
[07/11 20:32:31    370s]   Signal wire search tree: 262722 elements. (cpu=0:00:00.1, mem=0.0M)
[07/11 20:32:31    370s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.100, REAL:0.107, MEM:3392.0M
[07/11 20:32:39    378s] *INFO: Total 184080 filler insts restored.
[07/11 20:32:39    378s] For 184080 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.2)
[07/11 20:32:40    378s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3459.0M
[07/11 20:32:40    378s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3459.0M
[07/11 20:32:40    378s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3459.0M
[07/11 20:32:40    378s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3459.0M
[07/11 20:32:40    379s] AddFiller init all instances time CPU:0.010, REAL:0.014
[07/11 20:32:40    379s] AddFiller main function time CPU:0.265, REAL:0.110
[07/11 20:32:40    379s] Filler instance commit time CPU:0.036, REAL:0.035
[07/11 20:32:40    379s] *INFO: Adding fillers to top-module.
[07/11 20:32:40    379s] *INFO:   Added 93621 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
[07/11 20:32:40    379s] *INFO:   Added 13893 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
[07/11 20:32:40    379s] *INFO:   Added 36926 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
[07/11 20:32:40    379s] *INFO:   Added 40132 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
[07/11 20:32:40    379s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.380, REAL:0.158, MEM:3463.0M
[07/11 20:32:40    379s] *INFO: Total 184572 filler insts added - prefix FILL (CPU: 0:00:15.6).
[07/11 20:32:40    379s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.380, REAL:0.159, MEM:3463.0M
[07/11 20:32:40    379s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3463.0M
[07/11 20:32:40    379s] For 492 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[07/11 20:32:40    379s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.008, MEM:3463.0M
[07/11 20:32:40    379s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.390, REAL:0.174, MEM:3463.0M
[07/11 20:32:40    379s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.390, REAL:0.175, MEM:3463.0M
[07/11 20:32:40    379s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3463.0M
[07/11 20:32:40    379s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3463.1M
[07/11 20:32:40    379s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.120, REAL:0.122, MEM:3463.1M
[07/11 20:32:40    379s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.250, REAL:0.205, MEM:3463.1M
[07/11 20:32:40    379s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:15.850, REAL:10.197, MEM:3463.1M
[07/11 20:32:40    379s] -routeWithEco false                       # bool, default=false, user setting
[07/11 20:32:40    379s] -routeWithEco true                        # bool, default=false, user setting
[07/11 20:32:40    379s] -routeSelectedNetOnly false               # bool, default=false
[07/11 20:32:40    379s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/11 20:32:40    379s] -routeWithSiDriven false                  # bool, default=false
[07/11 20:32:40    379s] Existing Dirty Nets : 331
[07/11 20:32:40    379s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/11 20:32:40    379s] Reset Dirty Nets : 331
[07/11 20:32:40    379s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:06:19.7/0:02:57.0 (2.1), mem = 3463.1M
[07/11 20:32:40    379s] 
[07/11 20:32:40    379s] globalDetailRoute
[07/11 20:32:40    379s] 
[07/11 20:32:40    379s] ### Time Record (globalDetailRoute) is installed.
[07/11 20:32:40    379s] #Start globalDetailRoute on Sun Jul 11 20:32:40 2021
[07/11 20:32:40    379s] #
[07/11 20:32:40    379s] ### Time Record (Pre Callback) is installed.
[07/11 20:32:40    379s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 14322 access done (mem: 3463.078M)
[07/11 20:32:40    379s] ### Time Record (Pre Callback) is uninstalled.
[07/11 20:32:40    379s] ### Time Record (DB Import) is installed.
[07/11 20:32:40    379s] ### Time Record (Timing Data Generation) is installed.
[07/11 20:32:40    379s] ### Time Record (Timing Data Generation) is uninstalled.
[07/11 20:32:40    379s] #create default rule from bind_ndr_rule rule=0x2aee66908480 0x2aee903b4fc0
[07/11 20:32:41    380s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
[07/11 20:32:41    380s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
[07/11 20:32:41    380s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
[07/11 20:32:41    380s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
[07/11 20:32:41    380s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
[07/11 20:32:41    380s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
[07/11 20:32:42    382s] ### Net info: total nets: 15104
[07/11 20:32:42    382s] ### Net info: dirty nets: 0
[07/11 20:32:42    382s] ### Net info: marked as disconnected nets: 0
[07/11 20:32:43    383s] #num needed restored net=0
[07/11 20:32:43    383s] #need_extraction net=0 (total=15104)
[07/11 20:32:43    383s] ### Net info: fully routed nets: 13930
[07/11 20:32:43    383s] ### Net info: trivial (< 2 pins) nets: 1174
[07/11 20:32:43    383s] ### Net info: unrouted nets: 0
[07/11 20:32:43    383s] ### Net info: re-extraction nets: 0
[07/11 20:32:43    383s] ### Net info: ignored nets: 0
[07/11 20:32:43    383s] ### Net info: skip routing nets: 0
[07/11 20:32:44    385s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[07/11 20:32:44    385s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[07/11 20:32:44    385s] #Processed 1614/0 dirty instances, 539/71 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(825 insts marked dirty, reset pre-exisiting dirty flag on 842 insts, 0 nets marked need extraction)
[07/11 20:32:44    385s] ### import design signature (2): route=690564717 flt_obj=0 vio=1680550272 swire=939365456 shield_wire=1 net_attr=1314917258 dirty_area=1753430136 del_dirty_area=0 cell=1277342486 placement=1932756500 pin_access=1 inst_pattern=1 halo=0
[07/11 20:32:44    385s] ### Time Record (DB Import) is uninstalled.
[07/11 20:32:44    385s] #NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
[07/11 20:32:44    385s] #RTESIG:78da8d91cb6ac3301045bbee570c4e162e24a966fcd4b6d04221b425b4dd0a35921fd4b1
[07/11 20:32:44    385s] #       c19217f9fb0a170a0db1652d678e66eebdb35a7f3e1e2020b6c3686b581e098497033124
[07/11 20:32:44    385s] #       c22dcb08ef8909d7fa78086e57ebd7b777ca6228646334845f5dd76c409d5b79aa8fa074
[07/11 20:32:44    385s] #       2187c682d1d6d66d79f78ba7c42118f90042637bd7d9c060747fc9a50904555d56f31847
[07/11 20:32:44    385s] #       fcbffd0a83312510c73b363e088ba69376824c18d87e989fe694795726b440574a0481f9
[07/11 20:32:44    385s] #       3e63c444a184398a4a09a1ea4e6941f3be31c3d4fdb5b255b2578ed5ed709a22b3bf2467
[07/11 20:32:44    385s] #       28f23bcf3879993c8afc4cee143d3deff71e8f39e7de597ccce132c3a26e1a91c3f57a3c
[07/11 20:32:44    385s] #       51a7893a7a647217b0f7d63c4b2185b06ead2e753fc1b85cbc7e392e60f2050c9f137df3
[07/11 20:32:44    385s] #       03e3d33fe2
[07/11 20:32:44    385s] #
[07/11 20:32:44    385s] #Skip comparing routing design signature in db-snapshot flow
[07/11 20:32:44    385s] ### Time Record (Data Preparation) is installed.
[07/11 20:32:44    385s] #RTESIG:78da8d924d6bc3300c8677deaf10690f19b49da57c38be0e3618946d946d5793d5ce074b
[07/11 20:32:44    385s] #       13889d43fffd4c068395268e8fd223e9d52bafd69f8f070888ed30da1a964512e1e5400c
[07/11 20:32:44    385s] #       8970cb38e13d31e9521f0fc1ed6afdfaf64e3c86226f8c86f0abeb9a0da8739b9fea2328
[07/11 20:32:44    385s] #       5de44363c1686bebb6bcfbc55312108c7c00a1b1bdcb6c6030babfe4d20482aa2eab794c
[07/11 20:32:44    385s] #       20fe9f7e85c1981288e31d1b1f8445d3e576824c18d87e98efe694794726b440574a0481
[07/11 20:32:44    385s] #       f93e63c464a1a439ca4a49a9ea4e6949f37b23c7d4d5dabc5579af1cabdbe13445f23f27
[07/11 20:32:44    385s] #       6728f26fce9378d1ed900bf236cba2c8cf644efad3f37eef999709e1ed2546c32ecd2eea
[07/11 20:32:44    385s] #       a691195c8fc713719a88a347a67097f07e0ac1534821ac5bab4bdd4f30ce17efbe021730
[07/11 20:32:44    385s] #       d90246cc89bef9017b9c4c97
[07/11 20:32:44    385s] #
[07/11 20:32:44    385s] ### Time Record (Data Preparation) is uninstalled.
[07/11 20:32:44    385s] ### Time Record (Global Routing) is installed.
[07/11 20:32:44    385s] ### Time Record (Global Routing) is uninstalled.
[07/11 20:32:44    385s] #Total number of trivial nets (e.g. < 2 pins) = 1174 (skipped).
[07/11 20:32:44    385s] #Total number of routable nets = 13930.
[07/11 20:32:44    385s] #Total number of nets in the design = 15104.
[07/11 20:32:44    385s] #581 routable nets do not have any wires.
[07/11 20:32:44    385s] #13349 routable nets have routed wires.
[07/11 20:32:44    385s] #581 nets will be global routed.
[07/11 20:32:44    385s] #349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/11 20:32:44    385s] #Using multithreading with 16 threads.
[07/11 20:32:44    385s] ### Time Record (Data Preparation) is installed.
[07/11 20:32:44    385s] #Start routing data preparation on Sun Jul 11 20:32:44 2021
[07/11 20:32:44    385s] #
[07/11 20:32:44    386s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[07/11 20:32:44    386s] #Minimum voltage of a net in the design = 0.000.
[07/11 20:32:44    386s] #Maximum voltage of a net in the design = 1.800.
[07/11 20:32:44    386s] #Voltage range [0.000 - 1.800] has 15094 nets.
[07/11 20:32:44    386s] #Voltage range [1.800 - 1.800] has 6 nets.
[07/11 20:32:44    386s] #Voltage range [0.000 - 0.000] has 4 nets.
[07/11 20:32:45    386s] ### Time Record (Cell Pin Access) is installed.
[07/11 20:32:45    386s] #Restoring pin access data from file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/19-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.apa ...
[07/11 20:32:45    386s] #Done restoring pin access data
[07/11 20:32:45    386s] #Initial pin access analysis.
[07/11 20:32:45    387s] #Detail pin access analysis.
[07/11 20:32:45    387s] ### Time Record (Cell Pin Access) is uninstalled.
[07/11 20:32:46    387s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/11 20:32:46    387s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[07/11 20:32:46    387s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/11 20:32:46    387s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[07/11 20:32:46    387s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[07/11 20:32:46    387s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[07/11 20:32:46    387s] #Monitoring time of adding inner blkg by smac
[07/11 20:32:46    387s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3424.57 (MB), peak = 3868.70 (MB)
[07/11 20:32:46    388s] #Regenerating Ggrids automatically.
[07/11 20:32:46    388s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[07/11 20:32:46    388s] #Using automatically generated G-grids.
[07/11 20:32:47    388s] #Done routing data preparation.
[07/11 20:32:47    388s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3428.08 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    388s] #Found 0 nets for post-route si or timing fixing.
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #Finished routing data preparation on Sun Jul 11 20:32:47 2021
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #Cpu time = 00:00:03
[07/11 20:32:47    388s] #Elapsed time = 00:00:02
[07/11 20:32:47    388s] #Increased memory = 21.32 (MB)
[07/11 20:32:47    388s] #Total memory = 3428.20 (MB)
[07/11 20:32:47    388s] #Peak memory = 3868.70 (MB)
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] ### Time Record (Data Preparation) is uninstalled.
[07/11 20:32:47    388s] ### Time Record (Global Routing) is installed.
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #Start global routing on Sun Jul 11 20:32:47 2021
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #Start global routing initialization on Sun Jul 11 20:32:47 2021
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #Number of eco nets is 581
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] #Start global routing data preparation on Sun Jul 11 20:32:47 2021
[07/11 20:32:47    388s] #
[07/11 20:32:47    388s] ### build_merged_routing_blockage_rect_list starts on Sun Jul 11 20:32:47 2021 with memory = 3428.79 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    389s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:47    389s] #Start routing resource analysis on Sun Jul 11 20:32:47 2021
[07/11 20:32:47    389s] #
[07/11 20:32:47    389s] ### init_is_bin_blocked starts on Sun Jul 11 20:32:47 2021 with memory = 3429.51 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    389s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:47    389s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Jul 11 20:32:47 2021 with memory = 3440.52 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:04, real:00:00:00, mem:3.4 GB, peak:3.8 GB --10.16 [16]--
[07/11 20:32:47    392s] ### adjust_flow_cap starts on Sun Jul 11 20:32:47 2021 with memory = 3445.82 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --2.50 [16]--
[07/11 20:32:47    392s] ### adjust_partial_route_blockage starts on Sun Jul 11 20:32:47 2021 with memory = 3449.43 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:47    392s] ### set_via_blocked starts on Sun Jul 11 20:32:47 2021 with memory = 3449.43 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --3.14 [16]--
[07/11 20:32:47    392s] ### copy_flow starts on Sun Jul 11 20:32:47 2021 with memory = 3449.45 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --3.78 [16]--
[07/11 20:32:47    392s] #Routing resource analysis is done on Sun Jul 11 20:32:47 2021
[07/11 20:32:47    392s] #
[07/11 20:32:47    392s] ### report_flow_cap starts on Sun Jul 11 20:32:47 2021 with memory = 3437.89 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] #  Resource Analysis:
[07/11 20:32:47    392s] #
[07/11 20:32:47    392s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/11 20:32:47    392s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/11 20:32:47    392s] #  --------------------------------------------------------------
[07/11 20:32:47    392s] #  li1            V        1736        3848      139876    87.89%
[07/11 20:32:47    392s] #  met1           H        2342        5202      139876    67.14%
[07/11 20:32:47    392s] #  met2           V        1738        3846      139876    67.31%
[07/11 20:32:47    392s] #  met3           H        1300        2793      139876    68.81%
[07/11 20:32:47    392s] #  met4           V         887        2835      139876    69.00%
[07/11 20:32:47    392s] #  met5           H         611          88      139876     9.20%
[07/11 20:32:47    392s] #  --------------------------------------------------------------
[07/11 20:32:47    392s] #  Total                   8615      60.61%      839256    61.56%
[07/11 20:32:47    392s] #
[07/11 20:32:47    392s] #  349 nets (2.31%) with 1 preferred extra spacing.
[07/11 20:32:47    392s] #
[07/11 20:32:47    392s] #
[07/11 20:32:47    392s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.46 [16]--
[07/11 20:32:47    392s] ### analyze_m2_tracks starts on Sun Jul 11 20:32:47 2021 with memory = 3438.09 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:47    392s] ### report_initial_resource starts on Sun Jul 11 20:32:47 2021 with memory = 3438.09 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:47    392s] ### mark_pg_pins_accessibility starts on Sun Jul 11 20:32:47 2021 with memory = 3438.09 (MB), peak = 3868.70 (MB)
[07/11 20:32:47    392s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    392s] ### set_net_region starts on Sun Jul 11 20:32:48 2021 with memory = 3438.09 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    392s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    392s] #
[07/11 20:32:48    392s] #Global routing data preparation is done on Sun Jul 11 20:32:48 2021
[07/11 20:32:48    392s] #
[07/11 20:32:48    392s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3437.91 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    392s] #
[07/11 20:32:48    392s] ### prepare_level starts on Sun Jul 11 20:32:48 2021 with memory = 3437.92 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    392s] ### init level 1 starts on Sun Jul 11 20:32:48 2021 with memory = 3437.93 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    393s] ### Level 1 hgrid = 374 X 374
[07/11 20:32:48    393s] ### prepare_level_flow starts on Sun Jul 11 20:32:48 2021 with memory = 3437.97 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    393s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #Global routing initialization is done on Sun Jul 11 20:32:48 2021
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3437.98 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #start global routing iteration 1...
[07/11 20:32:48    393s] ### init_flow_edge starts on Sun Jul 11 20:32:48 2021 with memory = 3438.03 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --2.59 [16]--
[07/11 20:32:48    393s] ### routing at level 1 (topmost level) iter 0
[07/11 20:32:48    393s] ### measure_qor starts on Sun Jul 11 20:32:48 2021 with memory = 3439.90 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### measure_congestion starts on Sun Jul 11 20:32:48 2021 with memory = 3439.90 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    393s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.99 [16]--
[07/11 20:32:48    393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3439.40 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #start global routing iteration 2...
[07/11 20:32:48    393s] ### routing at level 1 (topmost level) iter 1
[07/11 20:32:48    393s] ### measure_qor starts on Sun Jul 11 20:32:48 2021 with memory = 3439.91 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### measure_congestion starts on Sun Jul 11 20:32:48 2021 with memory = 3439.91 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    393s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --2.08 [16]--
[07/11 20:32:48    393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3439.40 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] ### route_end starts on Sun Jul 11 20:32:48 2021 with memory = 3439.41 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #Total number of trivial nets (e.g. < 2 pins) = 1174 (skipped).
[07/11 20:32:48    393s] #Total number of routable nets = 13930.
[07/11 20:32:48    393s] #Total number of nets in the design = 15104.
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #13930 routable nets have routed wires.
[07/11 20:32:48    393s] #349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #Routed nets constraints summary:
[07/11 20:32:48    393s] #-----------------------------
[07/11 20:32:48    393s] #        Rules   Unconstrained  
[07/11 20:32:48    393s] #-----------------------------
[07/11 20:32:48    393s] #      Default             581  
[07/11 20:32:48    393s] #-----------------------------
[07/11 20:32:48    393s] #        Total             581  
[07/11 20:32:48    393s] #-----------------------------
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #Routing constraints summary of the whole design:
[07/11 20:32:48    393s] #------------------------------------------------
[07/11 20:32:48    393s] #        Rules   Pref Extra Space   Unconstrained  
[07/11 20:32:48    393s] #------------------------------------------------
[07/11 20:32:48    393s] #      Default                349           13581  
[07/11 20:32:48    393s] #------------------------------------------------
[07/11 20:32:48    393s] #        Total                349           13581  
[07/11 20:32:48    393s] #------------------------------------------------
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] ### cal_base_flow starts on Sun Jul 11 20:32:48 2021 with memory = 3439.44 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### init_flow_edge starts on Sun Jul 11 20:32:48 2021 with memory = 3439.44 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --3.41 [16]--
[07/11 20:32:48    393s] ### cal_flow starts on Sun Jul 11 20:32:48 2021 with memory = 3439.62 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    393s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --2.21 [16]--
[07/11 20:32:48    393s] ### report_overcon starts on Sun Jul 11 20:32:48 2021 with memory = 3439.64 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/11 20:32:48    393s] #
[07/11 20:32:48    393s] #                 OverCon       OverCon          
[07/11 20:32:48    393s] #                  #Gcell        #Gcell    %Gcell
[07/11 20:32:48    393s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[07/11 20:32:48    393s] #  ------------------------------------------------------------
[07/11 20:32:48    393s] #  li1           2(0.01%)      0(0.00%)   (0.01%)     0.26  
[07/11 20:32:48    393s] #  met1          0(0.00%)      0(0.00%)   (0.00%)     0.29  
[07/11 20:32:48    393s] #  met2          0(0.00%)      0(0.00%)   (0.00%)     0.24  
[07/11 20:32:48    394s] #  met3          0(0.00%)      0(0.00%)   (0.00%)     0.16  
[07/11 20:32:48    394s] #  met4          2(0.00%)      1(0.00%)   (0.01%)     0.06  
[07/11 20:32:48    394s] #  met5          0(0.00%)      0(0.00%)   (0.00%)     0.04  
[07/11 20:32:48    394s] #  ------------------------------------------------------------
[07/11 20:32:48    394s] #     Total      4(0.00%)      1(0.00%)   (0.00%)
[07/11 20:32:48    394s] #
[07/11 20:32:48    394s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[07/11 20:32:48    394s] #  Overflow after GR: 0.00% H + 0.00% V
[07/11 20:32:48    394s] #
[07/11 20:32:48    394s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    394s] ### cal_base_flow starts on Sun Jul 11 20:32:48 2021 with memory = 3439.66 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### init_flow_edge starts on Sun Jul 11 20:32:48 2021 with memory = 3439.66 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --2.75 [16]--
[07/11 20:32:48    394s] ### cal_flow starts on Sun Jul 11 20:32:48 2021 with memory = 3439.68 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    394s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.90 [16]--
[07/11 20:32:48    394s] ### export_cong_map starts on Sun Jul 11 20:32:48 2021 with memory = 3439.68 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### PDZT_Export::export_cong_map starts on Sun Jul 11 20:32:48 2021 with memory = 3442.67 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.01 [16]--
[07/11 20:32:48    394s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --2.49 [16]--
[07/11 20:32:48    394s] ### import_cong_map starts on Sun Jul 11 20:32:48 2021 with memory = 3442.67 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    394s] ### update starts on Sun Jul 11 20:32:48 2021 with memory = 3442.67 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] #Complete Global Routing.
[07/11 20:32:48    394s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:32:48    394s] #Total wire length = 1246163 um.
[07/11 20:32:48    394s] #Total half perimeter of net bounding box = 1110819 um.
[07/11 20:32:48    394s] #Total wire length on LAYER li1 = 105739 um.
[07/11 20:32:48    394s] #Total wire length on LAYER met1 = 418343 um.
[07/11 20:32:48    394s] #Total wire length on LAYER met2 = 416661 um.
[07/11 20:32:48    394s] #Total wire length on LAYER met3 = 148892 um.
[07/11 20:32:48    394s] #Total wire length on LAYER met4 = 88080 um.
[07/11 20:32:48    394s] #Total wire length on LAYER met5 = 68447 um.
[07/11 20:32:48    394s] #Total number of vias = 85830
[07/11 20:32:48    394s] #Up-Via Summary (total 85830):
[07/11 20:32:48    394s] #           
[07/11 20:32:48    394s] #-----------------------
[07/11 20:32:48    394s] # li1             37067
[07/11 20:32:48    394s] # met1            38328
[07/11 20:32:48    394s] # met2             6256
[07/11 20:32:48    394s] # met3             3621
[07/11 20:32:48    394s] # met4              558
[07/11 20:32:48    394s] #-----------------------
[07/11 20:32:48    394s] #                 85830 
[07/11 20:32:48    394s] #
[07/11 20:32:48    394s] ### update cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.82 [16]--
[07/11 20:32:48    394s] ### report_overcon starts on Sun Jul 11 20:32:48 2021 with memory = 3448.18 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:48    394s] ### report_overcon starts on Sun Jul 11 20:32:48 2021 with memory = 3448.18 (MB), peak = 3868.70 (MB)
[07/11 20:32:48    394s] #Max overcon = 2 tracks.
[07/11 20:32:48    394s] #Total overcon = 0.00%.
[07/11 20:32:48    394s] #Worst layer Gcell overcon rate = 0.01%.
[07/11 20:32:48    394s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.00 [16]--
[07/11 20:32:49    394s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.8 GB --1.36 [16]--
[07/11 20:32:49    394s] ### global_route design signature (5): route=126585839 net_attr=930758796
[07/11 20:32:49    394s] #
[07/11 20:32:49    394s] #Global routing statistics:
[07/11 20:32:49    394s] #Cpu time = 00:00:06
[07/11 20:32:49    394s] #Elapsed time = 00:00:02
[07/11 20:32:49    394s] #Increased memory = 12.50 (MB)
[07/11 20:32:49    394s] #Total memory = 3440.71 (MB)
[07/11 20:32:49    394s] #Peak memory = 3868.70 (MB)
[07/11 20:32:49    394s] #
[07/11 20:32:49    394s] #Finished global routing on Sun Jul 11 20:32:49 2021
[07/11 20:32:49    394s] #
[07/11 20:32:49    394s] #
[07/11 20:32:49    394s] ### Time Record (Global Routing) is uninstalled.
[07/11 20:32:49    394s] ### Time Record (Data Preparation) is installed.
[07/11 20:32:49    394s] ### Time Record (Data Preparation) is uninstalled.
[07/11 20:32:49    394s] ### track-assign external-init starts on Sun Jul 11 20:32:49 2021 with memory = 3430.02 (MB), peak = 3868.70 (MB)
[07/11 20:32:49    394s] ### Time Record (Track Assignment) is installed.
[07/11 20:32:49    394s] ### Time Record (Track Assignment) is uninstalled.
[07/11 20:32:49    394s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.42 [16]--
[07/11 20:32:49    394s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3430.02 (MB), peak = 3868.70 (MB)
[07/11 20:32:49    394s] ### track-assign engine-init starts on Sun Jul 11 20:32:49 2021 with memory = 3430.02 (MB), peak = 3868.70 (MB)
[07/11 20:32:49    394s] ### Time Record (Track Assignment) is installed.
[07/11 20:32:49    394s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.8 GB --1.22 [16]--
[07/11 20:32:49    394s] ### track-assign core-engine starts on Sun Jul 11 20:32:49 2021 with memory = 3430.07 (MB), peak = 3868.70 (MB)
[07/11 20:32:49    394s] #Start Track Assignment.
[07/11 20:32:52    404s] #Done with 395 horizontal wires in 12 hboxes and 169 vertical wires in 12 hboxes.
[07/11 20:32:55    413s] #Done with 42 horizontal wires in 12 hboxes and 4 vertical wires in 12 hboxes.
[07/11 20:32:55    413s] #Complete Track Assignment.
[07/11 20:32:55    413s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:32:55    413s] #Total wire length = 1248869 um.
[07/11 20:32:55    413s] #Total half perimeter of net bounding box = 1110819 um.
[07/11 20:32:55    413s] #Total wire length on LAYER li1 = 106143 um.
[07/11 20:32:55    413s] #Total wire length on LAYER met1 = 419599 um.
[07/11 20:32:55    413s] #Total wire length on LAYER met2 = 417118 um.
[07/11 20:32:55    413s] #Total wire length on LAYER met3 = 149218 um.
[07/11 20:32:55    413s] #Total wire length on LAYER met4 = 88314 um.
[07/11 20:32:55    413s] #Total wire length on LAYER met5 = 68477 um.
[07/11 20:32:55    413s] #Total number of vias = 85830
[07/11 20:32:55    413s] #Up-Via Summary (total 85830):
[07/11 20:32:55    413s] #           
[07/11 20:32:55    413s] #-----------------------
[07/11 20:32:55    413s] # li1             37067
[07/11 20:32:55    413s] # met1            38328
[07/11 20:32:55    413s] # met2             6256
[07/11 20:32:55    413s] # met3             3621
[07/11 20:32:55    413s] # met4              558
[07/11 20:32:55    413s] #-----------------------
[07/11 20:32:55    413s] #                 85830 
[07/11 20:32:55    413s] #
[07/11 20:32:55    413s] ### track_assign design signature (8): route=1172527245
[07/11 20:32:55    413s] ### track-assign core-engine cpu:00:00:19, real:00:00:06, mem:3.9 GB, peak:3.9 GB --3.24 [16]--
[07/11 20:32:55    413s] ### Time Record (Track Assignment) is uninstalled.
[07/11 20:32:55    413s] #cpu time = 00:00:19, elapsed time = 00:00:06, memory = 3431.22 (MB), peak = 3992.24 (MB)
[07/11 20:32:55    413s] #
[07/11 20:32:55    413s] #number of short segments in preferred routing layers
[07/11 20:32:55    413s] #	
[07/11 20:32:55    413s] #	
[07/11 20:32:55    413s] #
[07/11 20:32:55    413s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/11 20:32:55    413s] #Cpu time = 00:00:28
[07/11 20:32:55    413s] #Elapsed time = 00:00:11
[07/11 20:32:55    413s] #Increased memory = 24.75 (MB)
[07/11 20:32:55    413s] #Total memory = 3431.58 (MB)
[07/11 20:32:55    413s] #Peak memory = 3992.24 (MB)
[07/11 20:32:55    413s] #Using multithreading with 16 threads.
[07/11 20:32:55    413s] ### Time Record (Detail Routing) is installed.
[07/11 20:32:55    414s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/11 20:32:55    414s] #
[07/11 20:32:55    414s] #Start Detail Routing..
[07/11 20:32:55    414s] #
[07/11 20:32:55    414s] #Start litho driven routing to prevent litho hotspot patterns.
[07/11 20:32:55    414s] #start initial detail routing ...
[07/11 20:32:55    414s] ### Design has 0 dirty nets, 5683 dirty-areas)
[07/11 20:32:56    418s] #    completing 10% with 7 violations
[07/11 20:32:56    418s] #    elapsed time = 00:00:00, memory = 3871.49 (MB)
[07/11 20:32:56    423s] #    completing 20% with 13 violations
[07/11 20:32:56    423s] #    elapsed time = 00:00:01, memory = 3981.96 (MB)
[07/11 20:32:56    427s] #    completing 30% with 14 violations
[07/11 20:32:56    427s] #    elapsed time = 00:00:01, memory = 3981.90 (MB)
[07/11 20:32:56    430s] #    completing 40% with 15 violations
[07/11 20:32:56    430s] #    elapsed time = 00:00:01, memory = 3981.80 (MB)
[07/11 20:32:57    435s] #    completing 50% with 15 violations
[07/11 20:32:57    435s] #    elapsed time = 00:00:02, memory = 4057.55 (MB)
[07/11 20:32:57    440s] #    completing 60% with 11 violations
[07/11 20:32:57    440s] #    elapsed time = 00:00:02, memory = 4057.16 (MB)
[07/11 20:32:57    444s] #    completing 70% with 9 violations
[07/11 20:32:57    444s] #    elapsed time = 00:00:02, memory = 4058.13 (MB)
[07/11 20:32:58    448s] #    completing 80% with 15 violations
[07/11 20:32:58    448s] #    elapsed time = 00:00:02, memory = 4058.05 (MB)
[07/11 20:32:58    452s] #    completing 90% with 17 violations
[07/11 20:32:58    452s] #    elapsed time = 00:00:03, memory = 4057.98 (MB)
[07/11 20:32:58    455s] #    completing 100% with 19 violations
[07/11 20:32:58    455s] #    elapsed time = 00:00:03, memory = 4056.41 (MB)
[07/11 20:32:58    455s] # ECO: 3.3% of the total area was rechecked for DRC, and 5.5% required routing.
[07/11 20:32:58    455s] #   number of violations = 19
[07/11 20:32:58    455s] #
[07/11 20:32:58    455s] #    By Layer and Type :
[07/11 20:32:58    455s] #	         MetSpc    Short   CShort   Totals
[07/11 20:32:58    455s] #	li1           2        0        1        3
[07/11 20:32:58    455s] #	met1          1        7        0        8
[07/11 20:32:58    455s] #	met2          1        6        0        7
[07/11 20:32:58    455s] #	met3          0        0        0        0
[07/11 20:32:58    455s] #	met4          0        1        0        1
[07/11 20:32:58    455s] #	Totals        4       14        1       19
[07/11 20:32:58    455s] #825 out of 239317 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.1%.
[07/11 20:32:58    455s] #0.0% of the total area is being checked for drcs
[07/11 20:32:58    455s] #0.0% of the total area was checked
[07/11 20:32:58    456s] #   number of violations = 19
[07/11 20:32:58    456s] #
[07/11 20:32:58    456s] #    By Layer and Type :
[07/11 20:32:58    456s] #	         MetSpc    Short   CShort   Totals
[07/11 20:32:58    456s] #	li1           2        0        1        3
[07/11 20:32:58    456s] #	met1          1        7        0        8
[07/11 20:32:58    456s] #	met2          1        6        0        7
[07/11 20:32:58    456s] #	met3          0        0        0        0
[07/11 20:32:58    456s] #	met4          0        1        0        1
[07/11 20:32:58    456s] #	Totals        4       14        1       19
[07/11 20:32:58    456s] #cpu time = 00:00:42, elapsed time = 00:00:03, memory = 3462.30 (MB), peak = 4058.97 (MB)
[07/11 20:32:58    457s] #start 1st optimization iteration ...
[07/11 20:32:59    458s] #   number of violations = 1
[07/11 20:32:59    458s] #
[07/11 20:32:59    458s] #    By Layer and Type :
[07/11 20:32:59    458s] #	         CShort   Totals
[07/11 20:32:59    458s] #	li1           1        1
[07/11 20:32:59    458s] #	Totals        1        1
[07/11 20:32:59    458s] #    number of process antenna violations = 84
[07/11 20:32:59    458s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3457.44 (MB), peak = 4058.97 (MB)
[07/11 20:32:59    458s] #start 2nd optimization iteration ...
[07/11 20:32:59    458s] #   number of violations = 1
[07/11 20:32:59    458s] #
[07/11 20:32:59    458s] #    By Layer and Type :
[07/11 20:32:59    458s] #	         CShort   Totals
[07/11 20:32:59    458s] #	li1           1        1
[07/11 20:32:59    458s] #	Totals        1        1
[07/11 20:32:59    458s] #    number of process antenna violations = 86
[07/11 20:32:59    458s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3455.07 (MB), peak = 4058.97 (MB)
[07/11 20:32:59    458s] #start 3rd optimization iteration ...
[07/11 20:32:59    459s] #   number of violations = 0
[07/11 20:32:59    459s] #    number of process antenna violations = 86
[07/11 20:32:59    459s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3455.50 (MB), peak = 4058.97 (MB)
[07/11 20:32:59    459s] #Complete Detail Routing.
[07/11 20:32:59    459s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:32:59    459s] #Total wire length = 1247253 um.
[07/11 20:32:59    459s] #Total half perimeter of net bounding box = 1110819 um.
[07/11 20:32:59    459s] #Total wire length on LAYER li1 = 105842 um.
[07/11 20:32:59    459s] #Total wire length on LAYER met1 = 418293 um.
[07/11 20:32:59    459s] #Total wire length on LAYER met2 = 417186 um.
[07/11 20:32:59    459s] #Total wire length on LAYER met3 = 149368 um.
[07/11 20:32:59    459s] #Total wire length on LAYER met4 = 88144 um.
[07/11 20:32:59    459s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:32:59    459s] #Total number of vias = 86231
[07/11 20:32:59    459s] #Up-Via Summary (total 86231):
[07/11 20:32:59    459s] #           
[07/11 20:32:59    459s] #-----------------------
[07/11 20:32:59    459s] # li1             37117
[07/11 20:32:59    459s] # met1            38675
[07/11 20:32:59    459s] # met2             6266
[07/11 20:32:59    459s] # met3             3617
[07/11 20:32:59    459s] # met4              556
[07/11 20:32:59    459s] #-----------------------
[07/11 20:32:59    459s] #                 86231 
[07/11 20:32:59    459s] #
[07/11 20:32:59    459s] #Total number of DRC violations = 0
[07/11 20:32:59    459s] ### Time Record (Detail Routing) is uninstalled.
[07/11 20:32:59    459s] #Cpu time = 00:00:46
[07/11 20:32:59    459s] #Elapsed time = 00:00:04
[07/11 20:32:59    459s] #Increased memory = 21.26 (MB)
[07/11 20:32:59    459s] #Total memory = 3452.84 (MB)
[07/11 20:32:59    459s] #Peak memory = 4058.97 (MB)
[07/11 20:32:59    459s] ### Time Record (Antenna Fixing) is installed.
[07/11 20:32:59    459s] #
[07/11 20:32:59    459s] #start routing for process antenna violation fix ...
[07/11 20:32:59    460s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/11 20:33:00    461s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3454.58 (MB), peak = 4058.97 (MB)
[07/11 20:33:00    461s] #
[07/11 20:33:00    461s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:33:00    461s] #Total wire length = 1247268 um.
[07/11 20:33:00    461s] #Total half perimeter of net bounding box = 1110819 um.
[07/11 20:33:00    461s] #Total wire length on LAYER li1 = 105842 um.
[07/11 20:33:00    461s] #Total wire length on LAYER met1 = 418278 um.
[07/11 20:33:00    461s] #Total wire length on LAYER met2 = 417122 um.
[07/11 20:33:00    461s] #Total wire length on LAYER met3 = 149387 um.
[07/11 20:33:00    461s] #Total wire length on LAYER met4 = 88219 um.
[07/11 20:33:00    461s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:33:00    461s] #Total number of vias = 86289
[07/11 20:33:00    461s] #Up-Via Summary (total 86289):
[07/11 20:33:00    461s] #           
[07/11 20:33:00    461s] #-----------------------
[07/11 20:33:00    461s] # li1             37117
[07/11 20:33:00    461s] # met1            38689
[07/11 20:33:00    461s] # met2             6284
[07/11 20:33:00    461s] # met3             3643
[07/11 20:33:00    461s] # met4              556
[07/11 20:33:00    461s] #-----------------------
[07/11 20:33:00    461s] #                 86289 
[07/11 20:33:00    461s] #
[07/11 20:33:00    461s] #Total number of DRC violations = 0
[07/11 20:33:00    461s] #Total number of process antenna violations = 8
[07/11 20:33:00    461s] #Total number of net violated process antenna rule = 8 ant fix stage
[07/11 20:33:00    461s] #
[07/11 20:33:00    463s] #
[07/11 20:33:00    463s] # start diode insertion for process antenna violation fix ...
[07/11 20:33:00    463s] # output diode eco list to '.nano_eco_diode.list'.
[07/11 20:33:00    463s] #
[07/11 20:33:00    463s] OPERPROF: Starting DPlace-Init at level 1, MEM:3769.2M
[07/11 20:33:00    463s] z: 1, totalTracks: 1
[07/11 20:33:00    463s] z: 3, totalTracks: 1
[07/11 20:33:00    463s] z: 5, totalTracks: 1
[07/11 20:33:00    463s] #spOpts: N=130 mergeVia=F 
[07/11 20:33:01    463s] All LLGs are deleted
[07/11 20:33:01    463s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3769.2M
[07/11 20:33:01    463s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3769.2M
[07/11 20:33:01    463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3769.2M
[07/11 20:33:01    463s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3769.2M
[07/11 20:33:01    463s] Core basic site is unithd
[07/11 20:33:01    463s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3769.2M
[07/11 20:33:01    464s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.930, REAL:0.101, MEM:3769.2M
[07/11 20:33:01    464s] SiteArray: non-trimmed site array dimensions = 922 x 5460
[07/11 20:33:01    464s] SiteArray: use 20,770,816 bytes
[07/11 20:33:01    464s] SiteArray: current memory after site array memory allocation 3769.2M
[07/11 20:33:01    464s] SiteArray: FP blocked sites are writable
[07/11 20:33:01    464s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/11 20:33:01    464s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3769.2M
[07/11 20:33:01    465s] Process 42727 wires and vias for routing blockage analysis
[07/11 20:33:01    465s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.200, REAL:0.107, MEM:3769.2M
[07/11 20:33:01    465s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:2.410, REAL:0.340, MEM:3769.2M
[07/11 20:33:01    466s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.660, REAL:0.593, MEM:3769.2M
[07/11 20:33:01    466s] [CPU] DPlace-Init (cpu=0:00:03.1, real=0:00:01.0, mem=3769.2MB).
[07/11 20:33:01    466s] OPERPROF: Finished DPlace-Init at level 1, CPU:3.130, REAL:1.051, MEM:3769.2M
[07/11 20:33:02    467s] # ** Added 7 diode instances.
[07/11 20:33:02    467s] # Distance statistics from ideal location:
[07/11 20:33:02    467s] #     Max (X+Y): 4.525 microns
[07/11 20:33:02    467s] #    Mean (X+Y): 2.690 microns
[07/11 20:33:02    467s] #
[07/11 20:33:02    467s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3772.3M
[07/11 20:33:02    467s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.058, MEM:3765.3M
[07/11 20:33:02    467s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3765.3M
[07/11 20:33:02    467s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3765.3M
[07/11 20:33:03    467s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3765.3M
[07/11 20:33:03    467s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.120, REAL:0.116, MEM:3765.3M
[07/11 20:33:03    467s] All LLGs are deleted
[07/11 20:33:03    467s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3765.3M
[07/11 20:33:03    467s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3765.3M
[07/11 20:33:03    467s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3765.3M
[07/11 20:33:03    467s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3765.3M
[07/11 20:33:03    467s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3765.3M
[07/11 20:33:03    468s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.760, REAL:0.082, MEM:3765.3M
[07/11 20:33:03    468s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:3765.3M
[07/11 20:33:03    469s] Process 42743 wires and vias for routing blockage analysis
[07/11 20:33:03    470s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.320, REAL:0.095, MEM:3765.3M
[07/11 20:33:03    470s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:2.360, REAL:0.311, MEM:3765.3M
[07/11 20:33:03    470s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:2.610, REAL:0.558, MEM:3765.3M
[07/11 20:33:03    470s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.060, REAL:1.005, MEM:3765.3M
[07/11 20:33:03    470s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3765.3M
[07/11 20:33:03    470s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3765.3M
[07/11 20:33:04    471s] AddFiller init all instances time CPU:0.020, REAL:0.016
[07/11 20:33:04    471s] AddFiller main function time CPU:0.131, REAL:0.070
[07/11 20:33:04    471s] Filler instance commit time CPU:0.001, REAL:0.001
[07/11 20:33:04    471s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.250, REAL:0.123, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.250, REAL:0.124, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.250, REAL:0.124, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.250, REAL:0.125, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3765.3M
[07/11 20:33:04    471s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.120, REAL:0.117, MEM:3765.3M
[07/11 20:33:05    471s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.180, REAL:0.184, MEM:3765.3M
[07/11 20:33:05    471s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.270, REAL:2.089, MEM:3765.3M
[07/11 20:33:06    472s] # 7 diode(s) added
[07/11 20:33:06    472s] # 11 old filler cell(s) deleted
[07/11 20:33:06    472s] # 5 new filler cell(s) added
[07/11 20:33:06    472s] #
[07/11 20:33:06    472s] ### after diode insertion design signature (23): cell=1277342486 placement=1680948664
[07/11 20:33:11    485s] #cpu time = 00:00:23, elapsed time = 00:00:11, memory = 3456.26 (MB), peak = 4058.97 (MB)
[07/11 20:33:11    485s] #
[07/11 20:33:11    485s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:33:11    485s] #Total wire length = 1247275 um.
[07/11 20:33:11    485s] #Total half perimeter of net bounding box = 1110833 um.
[07/11 20:33:11    485s] #Total wire length on LAYER li1 = 105846 um.
[07/11 20:33:11    485s] #Total wire length on LAYER met1 = 418281 um.
[07/11 20:33:11    485s] #Total wire length on LAYER met2 = 417122 um.
[07/11 20:33:11    485s] #Total wire length on LAYER met3 = 149387 um.
[07/11 20:33:11    485s] #Total wire length on LAYER met4 = 88219 um.
[07/11 20:33:11    485s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:33:11    485s] #Total number of vias = 86295
[07/11 20:33:11    485s] #Up-Via Summary (total 86295):
[07/11 20:33:11    485s] #           
[07/11 20:33:11    485s] #-----------------------
[07/11 20:33:11    485s] # li1             37123
[07/11 20:33:11    485s] # met1            38689
[07/11 20:33:11    485s] # met2             6284
[07/11 20:33:11    485s] # met3             3643
[07/11 20:33:11    485s] # met4              556
[07/11 20:33:11    485s] #-----------------------
[07/11 20:33:11    485s] #                 86295 
[07/11 20:33:11    485s] #
[07/11 20:33:11    485s] #Total number of DRC violations = 0
[07/11 20:33:11    485s] #Total number of process antenna violations = 1
[07/11 20:33:11    485s] #Total number of net violated process antenna rule = 1 ant fix stage
[07/11 20:33:11    485s] #
[07/11 20:33:11    487s] #
[07/11 20:33:11    487s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:33:11    487s] #Total wire length = 1247275 um.
[07/11 20:33:11    487s] #Total half perimeter of net bounding box = 1110833 um.
[07/11 20:33:11    487s] #Total wire length on LAYER li1 = 105846 um.
[07/11 20:33:11    487s] #Total wire length on LAYER met1 = 418281 um.
[07/11 20:33:11    487s] #Total wire length on LAYER met2 = 417122 um.
[07/11 20:33:11    487s] #Total wire length on LAYER met3 = 149387 um.
[07/11 20:33:11    487s] #Total wire length on LAYER met4 = 88219 um.
[07/11 20:33:11    487s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:33:11    487s] #Total number of vias = 86295
[07/11 20:33:11    487s] #Up-Via Summary (total 86295):
[07/11 20:33:11    487s] #           
[07/11 20:33:11    487s] #-----------------------
[07/11 20:33:11    487s] # li1             37123
[07/11 20:33:11    487s] # met1            38689
[07/11 20:33:11    487s] # met2             6284
[07/11 20:33:11    487s] # met3             3643
[07/11 20:33:11    487s] # met4              556
[07/11 20:33:11    487s] #-----------------------
[07/11 20:33:11    487s] #                 86295 
[07/11 20:33:11    487s] #
[07/11 20:33:11    487s] #Total number of DRC violations = 0
[07/11 20:33:11    487s] #Total number of process antenna violations = 1
[07/11 20:33:11    487s] #Total number of net violated process antenna rule = 1 
[07/11 20:33:11    487s] #
[07/11 20:33:11    487s] ### Time Record (Antenna Fixing) is uninstalled.
[07/11 20:33:11    487s] #detailRoute Statistics:
[07/11 20:33:11    487s] #Cpu time = 00:01:14
[07/11 20:33:11    487s] #Elapsed time = 00:00:17
[07/11 20:33:11    487s] #Increased memory = 24.69 (MB)
[07/11 20:33:11    487s] #Total memory = 3456.27 (MB)
[07/11 20:33:11    487s] #Peak memory = 4058.97 (MB)
[07/11 20:33:11    487s] #Skip updating routing design signature in db-snapshot flow
[07/11 20:33:11    487s] ### global_detail_route design signature (37): route=1114355576 flt_obj=0 vio=276358313 shield_wire=1
[07/11 20:33:11    487s] ### Time Record (DB Export) is installed.
[07/11 20:33:11    487s] ### export design design signature (38): route=1114355576 flt_obj=0 vio=276358313 swire=939365456 shield_wire=1 net_attr=1910232302 dirty_area=0 del_dirty_area=0 cell=1277342486 placement=1680948664 pin_access=1329846029 inst_pattern=1 halo=2089763550
[07/11 20:33:12    489s] ### Time Record (DB Export) is uninstalled.
[07/11 20:33:12    489s] ### Time Record (Post Callback) is installed.
[07/11 20:33:13    489s] ### Time Record (Post Callback) is uninstalled.
[07/11 20:33:13    489s] #
[07/11 20:33:13    489s] #globalDetailRoute statistics:
[07/11 20:33:13    489s] #Cpu time = 00:01:50
[07/11 20:33:13    489s] #Elapsed time = 00:00:32
[07/11 20:33:13    489s] #Increased memory = -187.72 (MB)
[07/11 20:33:13    489s] #Total memory = 3076.57 (MB)
[07/11 20:33:13    489s] #Peak memory = 4058.97 (MB)
[07/11 20:33:13    489s] #Number of warnings = 9
[07/11 20:33:13    489s] #Total number of warnings = 10
[07/11 20:33:13    489s] #Number of fails = 0
[07/11 20:33:13    489s] #Total number of fails = 0
[07/11 20:33:13    489s] #Complete globalDetailRoute on Sun Jul 11 20:33:13 2021
[07/11 20:33:13    489s] #
[07/11 20:33:13    489s] ### Time Record (globalDetailRoute) is uninstalled.
[07/11 20:33:13    489s] ### 
[07/11 20:33:13    489s] ###   Scalability Statistics
[07/11 20:33:13    489s] ### 
[07/11 20:33:13    489s] ### --------------------------------+----------------+----------------+----------------+
[07/11 20:33:13    489s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/11 20:33:13    489s] ### --------------------------------+----------------+----------------+----------------+
[07/11 20:33:13    489s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/11 20:33:13    489s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/11 20:33:13    489s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/11 20:33:13    489s] ###   DB Import                     |        00:00:06|        00:00:04|             1.6|
[07/11 20:33:13    489s] ###   DB Export                     |        00:00:02|        00:00:01|             1.6|
[07/11 20:33:13    489s] ###   Cell Pin Access               |        00:00:02|        00:00:01|             1.1|
[07/11 20:33:13    489s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.3|
[07/11 20:33:13    489s] ###   Global Routing                |        00:00:11|        00:00:04|             3.1|
[07/11 20:33:13    489s] ###   Track Assignment              |        00:00:19|        00:00:06|             3.2|
[07/11 20:33:13    489s] ###   Detail Routing                |        00:00:46|        00:00:04|            11.2|
[07/11 20:33:13    489s] ###   Antenna Fixing                |        00:00:20|        00:00:09|             2.2|
[07/11 20:33:13    489s] ###   Entire Command                |        00:01:50|        00:00:32|             3.4|
[07/11 20:33:13    489s] ### --------------------------------+----------------+----------------+----------------+
[07/11 20:33:13    489s] ### 
[07/11 20:33:13    489s] *** EcoRoute #1 [finish] : cpu/real = 0:01:49.8/0:00:32.3 (3.4), totSession cpu/real = 0:08:09.4/0:03:29.3 (2.3), mem = 3497.2M
[07/11 20:33:13    489s] 
[07/11 20:33:13    489s] =============================================================================================
[07/11 20:33:13    489s]  Step TAT Report for EcoRoute #1                                                20.13-s083_1
[07/11 20:33:13    489s] =============================================================================================
[07/11 20:33:13    489s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:33:13    489s] ---------------------------------------------------------------------------------------------
[07/11 20:33:13    489s] [ GlobalRoute            ]      2   0:00:03.5  (  10.9 % )     0:00:03.5 /  0:00:10.9    3.1
[07/11 20:33:13    489s] [ DetailRoute            ]      1   0:00:04.1  (  12.6 % )     0:00:04.1 /  0:00:45.8   11.3
[07/11 20:33:13    489s] [ MISC                   ]          0:00:24.7  (  76.5 % )     0:00:24.7 /  0:00:53.1    2.1
[07/11 20:33:13    489s] ---------------------------------------------------------------------------------------------
[07/11 20:33:13    489s]  EcoRoute #1 TOTAL                  0:00:32.3  ( 100.0 % )     0:00:32.3 /  0:01:49.8    3.4
[07/11 20:33:13    489s] ---------------------------------------------------------------------------------------------
[07/11 20:33:13    489s] 
[07/11 20:33:13    489s] **optDesign ... cpu = 0:07:20, real = 0:02:28, mem = 3059.9M, totSessionCpu=0:08:09 **
[07/11 20:33:13    489s] -routeWithEco false                       # bool, default=false, user setting
[07/11 20:33:13    489s] -routeSelectedNetOnly false               # bool, default=false
[07/11 20:33:13    489s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/11 20:33:13    489s] -routeWithSiDriven false                  # bool, default=false
[07/11 20:33:13    489s] New Signature Flow (restoreNanoRouteOptions) ....
[07/11 20:33:13    489s] Extraction called for design 'deconv_kernel_estimator_top_level' of instances=239318 and nets=15104 using extraction engine 'postRoute' at effort level 'low' .
[07/11 20:33:13    489s] PostRoute (effortLevel low) RC Extraction called for design deconv_kernel_estimator_top_level.
[07/11 20:33:13    489s] RC Extraction called in multi-corner(1) mode.
[07/11 20:33:13    489s] Process corner(s) are loaded.
[07/11 20:33:13    489s]  Corner: typical
[07/11 20:33:13    489s] extractDetailRC Option : -outfile /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d -maxResLength 200  -extended
[07/11 20:33:13    489s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/11 20:33:13    489s]       RC Corner Indexes            0   
[07/11 20:33:13    489s] Capacitance Scaling Factor   : 1.00000 
[07/11 20:33:13    489s] Coupling Cap. Scaling Factor : 1.00000 
[07/11 20:33:13    489s] Resistance Scaling Factor    : 1.00000 
[07/11 20:33:13    489s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 20:33:13    489s] Clock Res. Scaling Factor    : 1.00000 
[07/11 20:33:13    489s] Shrink Factor                : 1.00000
[07/11 20:33:13    489s] LayerId::1 widthSet size::4
[07/11 20:33:13    489s] LayerId::2 widthSet size::4
[07/11 20:33:13    489s] LayerId::3 widthSet size::5
[07/11 20:33:13    489s] LayerId::4 widthSet size::4
[07/11 20:33:13    489s] LayerId::5 widthSet size::5
[07/11 20:33:13    489s] LayerId::6 widthSet size::2
[07/11 20:33:13    489s] Initializing multi-corner capacitance tables ... 
[07/11 20:33:13    489s] Initializing multi-corner resistance tables ...
[07/11 20:33:13    489s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300388 ; uaWl: 1.000000 ; uaWlH: 0.238051 ; aWlH: 0.000000 ; Pmax: 0.856100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:33:13    490s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3489.2M)
[07/11 20:33:14    490s] Creating parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for storing RC.
[07/11 20:33:14    490s] Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 3526.8M)
[07/11 20:33:14    490s] Extracted 20.0008% (CPU Time= 0:00:01.2  MEM= 3526.8M)
[07/11 20:33:14    490s] Extracted 30.001% (CPU Time= 0:00:01.3  MEM= 3526.8M)
[07/11 20:33:15    491s] Extracted 40.0011% (CPU Time= 0:00:01.5  MEM= 3526.8M)
[07/11 20:33:15    491s] Extracted 50.0012% (CPU Time= 0:00:02.1  MEM= 3526.8M)
[07/11 20:33:15    491s] Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 3526.8M)
[07/11 20:33:15    492s] Extracted 70.0008% (CPU Time= 0:00:02.4  MEM= 3526.8M)
[07/11 20:33:16    492s] Extracted 80.001% (CPU Time= 0:00:02.7  MEM= 3526.8M)
[07/11 20:33:16    492s] Extracted 90.0011% (CPU Time= 0:00:03.2  MEM= 3530.8M)
[07/11 20:33:17    493s] Extracted 100% (CPU Time= 0:00:03.7  MEM= 3530.8M)
[07/11 20:33:17    493s] Number of Extracted Resistors     : 262637
[07/11 20:33:17    493s] Number of Extracted Ground Cap.   : 267281
[07/11 20:33:17    493s] Number of Extracted Coupling Cap. : 397240
[07/11 20:33:17    493s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 3538.816M)
[07/11 20:33:17    493s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/11 20:33:17    493s]  Corner: typical
[07/11 20:33:17    493s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3538.8M)
[07/11 20:33:17    493s] Creating parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb_Filter.rcdb.d' for storing RC.
[07/11 20:33:18    493s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 13930 access done (mem: 3538.816M)
[07/11 20:33:18    493s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3538.816M)
[07/11 20:33:18    493s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 3538.816M)
[07/11 20:33:18    493s] processing rcdb (/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d) for hinst (top) of cell (deconv_kernel_estimator_top_level);
[07/11 20:33:21    496s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 0 access done (mem: 3538.816M)
[07/11 20:33:21    496s] Lumped Parasitic Loading Completed (total cpu=0:00:02.4, real=0:00:03.0, current mem=3538.816M)
[07/11 20:33:21    496s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:08.0  MEM: 3538.816M)
[07/11 20:33:21    496s] **optDesign ... cpu = 0:07:26, real = 0:02:36, mem = 3051.5M, totSessionCpu=0:08:16 **
[07/11 20:33:21    496s] Starting delay calculation for Setup views
[07/11 20:33:21    496s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 20:33:21    496s] #################################################################################
[07/11 20:33:21    496s] # Design Stage: PostRoute
[07/11 20:33:21    496s] # Design Name: deconv_kernel_estimator_top_level
[07/11 20:33:21    496s] # Design Mode: 130nm
[07/11 20:33:21    496s] # Analysis Mode: MMMC OCV 
[07/11 20:33:21    496s] # Parasitics Mode: SPEF/RCDB 
[07/11 20:33:21    496s] # Signoff Settings: SI On 
[07/11 20:33:21    496s] #################################################################################
[07/11 20:33:21    498s] Topological Sorting (REAL = 0:00:00.0, MEM = 3628.9M, InitMEM = 3628.9M)
[07/11 20:33:22    499s] Setting infinite Tws ...
[07/11 20:33:22    499s] First Iteration Infinite Tw... 
[07/11 20:33:22    499s] Calculate early delays in OCV mode...
[07/11 20:33:22    499s] Calculate late delays in OCV mode...
[07/11 20:33:22    499s] Start delay calculation (fullDC) (16 T). (MEM=3628.86)
[07/11 20:33:22    499s] *** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
[07/11 20:33:22    499s] LayerId::1 widthSet size::4
[07/11 20:33:22    499s] LayerId::2 widthSet size::4
[07/11 20:33:22    499s] LayerId::3 widthSet size::5
[07/11 20:33:22    499s] LayerId::4 widthSet size::4
[07/11 20:33:22    499s] LayerId::5 widthSet size::5
[07/11 20:33:22    499s] LayerId::6 widthSet size::2
[07/11 20:33:22    499s] Initializing multi-corner capacitance tables ... 
[07/11 20:33:22    499s] Initializing multi-corner resistance tables ...
[07/11 20:33:22    499s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300388 ; uaWl: 1.000000 ; uaWlH: 0.238051 ; aWlH: 0.000000 ; Pmax: 0.856100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:33:22    500s] End AAE Lib Interpolated Model. (MEM=3640.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:33:22    500s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 3640.473M)
[07/11 20:33:22    500s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3640.5M)
[07/11 20:33:22    500s] AAE_INFO: 16 threads acquired from CTE.
[07/11 20:33:23    513s] Total number of fetched objects 14466
[07/11 20:33:23    513s] AAE_INFO-618: Total number of nets in the design is 15104,  95.7 percent of the nets selected for SI analysis
[07/11 20:33:24    525s] Total number of fetched objects 14466
[07/11 20:33:24    525s] AAE_INFO-618: Total number of nets in the design is 15104,  95.7 percent of the nets selected for SI analysis
[07/11 20:33:24    526s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[07/11 20:33:24    526s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[07/11 20:33:24    526s] End delay calculation. (MEM=4348.38 CPU=0:00:25.1 REAL=0:00:02.0)
[07/11 20:33:24    526s] End delay calculation (fullDC). (MEM=4348.38 CPU=0:00:26.9 REAL=0:00:02.0)
[07/11 20:33:24    526s] *** CDM Built up (cpu=0:00:30.1  real=0:00:03.0  mem= 4348.4M) ***
[07/11 20:33:26    532s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4316.4M)
[07/11 20:33:26    532s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 20:33:26    532s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 4348.4M)
[07/11 20:33:26    532s] Starting SI iteration 2
[07/11 20:33:26    532s] Calculate early delays in OCV mode...
[07/11 20:33:26    532s] Calculate late delays in OCV mode...
[07/11 20:33:26    532s] Start delay calculation (fullDC) (16 T). (MEM=3615.49)
[07/11 20:33:26    532s] End AAE Lib Interpolated Model. (MEM=3615.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:33:26    533s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/11 20:33:26    533s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/11 20:33:26    533s] Total number of fetched objects 14466
[07/11 20:33:26    533s] AAE_INFO-618: Total number of nets in the design is 15104,  1.5 percent of the nets selected for SI analysis
[07/11 20:33:26    534s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[07/11 20:33:26    534s] Type 'man IMPESI-3140' for more detail.
[07/11 20:33:26    534s] Total number of fetched objects 14466
[07/11 20:33:26    534s] AAE_INFO-618: Total number of nets in the design is 15104,  2.0 percent of the nets selected for SI analysis
[07/11 20:33:26    534s] End delay calculation. (MEM=4259.26 CPU=0:00:01.8 REAL=0:00:00.0)
[07/11 20:33:26    534s] End delay calculation (fullDC). (MEM=4259.26 CPU=0:00:01.9 REAL=0:00:00.0)
[07/11 20:33:26    534s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 4259.3M) ***
[07/11 20:33:28    542s] *** Done Building Timing Graph (cpu=0:00:46.2 real=0:00:07.0 totSessionCpu=0:09:02 mem=4225.2M)
[07/11 20:33:28    542s] End AAE Lib Interpolated Model. (MEM=4225.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:33:28    542s] ** Profile ** Start :  cpu=0:00:00.0, mem=4225.2M
[07/11 20:33:28    542s] All LLGs are deleted
[07/11 20:33:28    542s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4225.2M
[07/11 20:33:28    542s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:4225.2M
[07/11 20:33:28    542s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4225.2M
[07/11 20:33:28    542s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4225.2M
[07/11 20:33:28    542s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4225.2M
[07/11 20:33:29    545s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:2.990, REAL:0.264, MEM:4257.3M
[07/11 20:33:29    546s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4257.3M
[07/11 20:33:29    550s] Process 302328 wires and vias for routing blockage analysis
[07/11 20:33:29    550s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:4.290, REAL:0.283, MEM:4257.3M
[07/11 20:33:29    550s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:7.540, REAL:0.677, MEM:4257.3M
[07/11 20:33:29    550s] OPERPROF: Finished spInitSiteArr at level 1, CPU:7.790, REAL:0.934, MEM:4257.3M
[07/11 20:33:29    550s] ** Profile ** Other data :  cpu=0:00:08.2, mem=4257.3M
[07/11 20:33:29    551s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=4259.3M
[07/11 20:33:30    552s] ** Profile ** DRVs :  cpu=0:00:01.3, mem=4255.8M
[07/11 20:33:30    552s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.219  |  0.000  |  8.363  |   N/A   | -4.219  |   N/A   | 16.157  | 17.907  |  1.326  |
|           TNS (ns):| -8.925  |  0.000  |  0.000  |   N/A   | -8.925  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    0    |    0    |   N/A   |    4    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.034   |      1 (1)       |
|   max_tran     |    350 (350)     |   -0.252   |    351 (351)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.009%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4255.8M
[07/11 20:33:30    552s] **optDesign ... cpu = 0:08:23, real = 0:02:45, mem = 3357.4M, totSessionCpu=0:09:13 **
[07/11 20:33:30    552s] Executing marking Critical Nets1
[07/11 20:33:30    552s] **INFO: flowCheckPoint #7 OptimizationRecovery
[07/11 20:33:30    553s] *** Timing NOT met, worst failing slack is -4.219
[07/11 20:33:30    553s] *** Check timing (0:00:00.0)
[07/11 20:33:30    553s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[07/11 20:33:30    553s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 16  -allEndPoints -nativePathGroupFlow
[07/11 20:33:30    553s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:33:30    553s] End AAE Lib Interpolated Model. (MEM=3643.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:33:30    553s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:09:13.1/0:03:46.6 (2.4), mem = 3643.8M
[07/11 20:33:30    553s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.4
[07/11 20:33:30    553s]              0V	    VSSE
[07/11 20:33:30    553s]              0V	    VSSPST
[07/11 20:33:30    553s]              0V	    VPW
[07/11 20:33:30    553s]              0V	    VSS
[07/11 20:33:30    553s]              0V	    VDDPE
[07/11 20:33:30    553s]              0V	    VDDCE
[07/11 20:33:30    553s]              0V	    POC
[07/11 20:33:30    553s]              0V	    VDDPST
[07/11 20:33:30    553s]              0V	    VNW
[07/11 20:33:30    553s]            1.8V	    VDD
[07/11 20:33:31    554s] Processing average sequential pin duty cycle 
[07/11 20:33:31    554s] Initializing cpe interface
[07/11 20:33:32    555s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:33:32    556s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:33:33    556s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:33:33    556s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:33:33    556s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:33:33    556s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:33:33    556s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:33:33    556s] ### Creating PhyDesignMc. totSessionCpu=0:09:16 mem=4231.3M
[07/11 20:33:33    556s] OPERPROF: Starting DPlace-Init at level 1, MEM:4231.3M
[07/11 20:33:33    556s] z: 1, totalTracks: 1
[07/11 20:33:33    556s] z: 3, totalTracks: 1
[07/11 20:33:33    556s] z: 5, totalTracks: 1
[07/11 20:33:33    556s] #spOpts: N=130 mergeVia=F 
[07/11 20:33:33    556s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4231.3M
[07/11 20:33:33    556s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.340, MEM:4231.3M
[07/11 20:33:33    556s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=4231.3MB).
[07/11 20:33:33    556s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.690, REAL:0.684, MEM:4231.3M
[07/11 20:33:35    561s] TotalInstCnt at PhyDesignMc Initialization: 11,980
[07/11 20:33:35    561s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:22 mem=4231.3M
[07/11 20:33:35    561s] #optDebug: Start CG creation (mem=4231.3M)
[07/11 20:33:35    562s]  ...processing cgPrt (cpu=0:00:00.6, mem=4332.9M)
[07/11 20:33:35    562s]  ...processing cgEgp (cpu=0:00:00.6, mem=4332.9M)
[07/11 20:33:35    562s]  ...processing cgPbk (cpu=0:00:00.6, mem=4332.9M)
[07/11 20:33:35    562s]  ...processing cgNrb(cpu=0:00:00.6, mem=4332.9M)
[07/11 20:33:35    562s]  ...processing cgObs (cpu=0:00:00.9, mem=4332.9M)
[07/11 20:33:35    562s]  ...processing cgCon (cpu=0:00:00.9, mem=4332.9M)
[07/11 20:33:35    562s]  ...processing cgPdm (cpu=0:00:00.9, mem=4332.9M)
[07/11 20:33:35    562s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=4332.9M)
[07/11 20:33:35    562s] ### Creating RouteCongInterface, started
[07/11 20:33:36    563s] ### Creating RouteCongInterface, finished
[07/11 20:33:39    566s] *info: 349 clock nets excluded
[07/11 20:33:39    566s] *info: 10 special nets excluded.
[07/11 20:33:39    566s] *info: 790 no-driver nets excluded.
[07/11 20:33:40    567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.26570.1
[07/11 20:33:40    567s] PathGroup :  All2Macro  TargetSlack : 0 
[07/11 20:33:40    567s] PathGroup :  In2Out  TargetSlack : 0 
[07/11 20:33:40    567s] PathGroup :  In2Reg  TargetSlack : 0 
[07/11 20:33:40    567s] PathGroup :  Macro2All  TargetSlack : 0 
[07/11 20:33:40    567s] PathGroup :  Reg2ClkGate  TargetSlack : 0 
[07/11 20:33:40    567s] PathGroup :  Reg2Out  TargetSlack : 0 
[07/11 20:33:40    567s] PathGroup :  Reg2Reg  TargetSlack : 0 
[07/11 20:33:40    567s] ** GigaOpt Optimizer WNS Slack -4.219 TNS Slack -8.925 Density 100.00
[07/11 20:33:40    567s] Optimizer TNS Opt
[07/11 20:33:40    567s] OptDebug: Start of Optimizer TNS Pass:
+--------------------------------+------+------+
|Path Group                      |   WNS|   TNS|
+--------------------------------+------+------+
|In2Out In2Reg R..Reg2Out default|-4.219|-8.925|
|All2Macro                       | 8.363| 0.000|
|Macro2All                       |     -| 0.000|
|Reg2Reg                         | 1.326| 0.000|
|HEPG                            | 1.326| 0.000|
|All Paths                       |-4.219|-8.925|
+--------------------------------+------+------+

[07/11 20:33:40    567s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4824.3M
[07/11 20:33:40    567s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.006, MEM:4824.3M
[07/11 20:33:41    568s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[07/11 20:33:41    568s] Info: End MT loop @oiCellDelayCachingJob.
[07/11 20:33:41    568s]   Timing Snapshot: (TGT)
[07/11 20:33:41    568s]      Weighted WNS: -0.222
[07/11 20:33:41    568s]       All  PG WNS: -4.219
[07/11 20:33:41    568s]       High PG WNS: 0.000
[07/11 20:33:41    568s]       All  PG TNS: -8.925
[07/11 20:33:41    568s]       High PG TNS: 0.000
[07/11 20:33:41    568s]       Low  PG TNS: -8.925
[07/11 20:33:41    568s]    Category Slack: { [L, -4.219] [H, 8.363] [H, 1.326] }
[07/11 20:33:41    568s] 
[07/11 20:33:41    568s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.13/main/lnx86_64_opt/20.13-s083_1/fe/src/coe/coeSetupOptimizer.cpp:25811:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
[07/11 20:33:41    568s] Checking setup slack degradation ...
[07/11 20:33:41    568s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.13/main/lnx86_64_opt/20.13-s083_1/fe/src/coe/coeSetupOptimizer.cpp:25811:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
[07/11 20:33:41    568s] 
[07/11 20:33:41    568s] Recovery Manager:
[07/11 20:33:41    568s]   Low  Effort WNS Jump: 4.219 (REF: 0.000, TGT: -4.219, Threshold: 0.150) - Trigger
[07/11 20:33:41    568s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, N/A, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:33:41    568s]   Low  Effort TNS Jump: 8.925 (REF: 0.000, TGT: -8.925, Threshold: 10.000) - Skip
[07/11 20:33:41    568s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/11 20:33:41    568s] 
[07/11 20:33:41    568s] 
[07/11 20:33:41    568s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=4837.2M) ***
[07/11 20:33:41    568s] OptDebug: End of Optimizer TNS Pass:
+--------------------------------+------+------+
|Path Group                      |   WNS|   TNS|
+--------------------------------+------+------+
|In2Out In2Reg R..Reg2Out default|-4.219|-8.925|
|All2Macro                       | 8.363| 0.000|
|Macro2All                       |     -| 0.000|
|Reg2Reg                         | 1.326| 0.000|
|HEPG                            | 1.326| 0.000|
|All Paths                       |-4.219|-8.925|
+--------------------------------+------+------+

[07/11 20:33:41    568s] OptDebug: End of Setup Fixing:
+--------------------------------+------+------+
|Path Group                      |   WNS|   TNS|
+--------------------------------+------+------+
|In2Out In2Reg R..Reg2Out default|-4.219|-8.925|
|All2Macro                       | 8.363| 0.000|
|Macro2All                       |     -| 0.000|
|Reg2Reg                         | 1.326| 0.000|
|HEPG                            | 1.326| 0.000|
|All Paths                       |-4.219|-8.925|
+--------------------------------+------+------+

[07/11 20:33:41    568s] Bottom Preferred Layer:
[07/11 20:33:41    568s] +-------------+------------+----------+
[07/11 20:33:41    568s] |    Layer    |    CLK     |   Rule   |
[07/11 20:33:41    568s] +-------------+------------+----------+
[07/11 20:33:41    568s] | met2 (z=3)  |        349 | default  |
[07/11 20:33:41    568s] +-------------+------------+----------+
[07/11 20:33:41    568s] Via Pillar Rule:
[07/11 20:33:41    568s]     None
[07/11 20:33:41    568s] Finished writing unified metrics of routing constraints.
[07/11 20:33:41    568s] 
[07/11 20:33:41    568s] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=4837.3M) ***
[07/11 20:33:41    568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.26570.1
[07/11 20:33:41    568s] Total-nets :: 13930, Stn-nets :: 0, ratio :: 0 %
[07/11 20:33:41    569s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4429.3M
[07/11 20:33:41    569s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.087, MEM:4369.9M
[07/11 20:33:41    569s] TotalInstCnt at PhyDesignMc Destruction: 11,980
[07/11 20:33:41    569s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:33:42    569s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:33:42    569s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:33:42    569s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:33:42    569s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:33:42    569s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:33:42    569s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.4
[07/11 20:33:42    569s] *** TnsOpt #1 [finish] : cpu/real = 0:00:16.9/0:00:11.6 (1.5), totSession cpu/real = 0:09:30.0/0:03:58.2 (2.4), mem = 4369.8M
[07/11 20:33:42    569s] 
[07/11 20:33:42    569s] =============================================================================================
[07/11 20:33:42    569s]  Step TAT Report for TnsOpt #1                                                  20.13-s083_1
[07/11 20:33:42    569s] =============================================================================================
[07/11 20:33:42    569s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:33:42    569s] ---------------------------------------------------------------------------------------------
[07/11 20:33:42    569s] [ PropagateActivity      ]      1   0:00:01.5  (  12.8 % )     0:00:01.5 /  0:00:01.5    1.0
[07/11 20:33:42    569s] [ SlackTraversorInit     ]      2   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/11 20:33:42    569s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:42    569s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (  18.0 % )     0:00:02.1 /  0:00:05.6    2.7
[07/11 20:33:42    569s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.6    3.3
[07/11 20:33:42    569s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   7.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/11 20:33:42    569s] [ TransformInit          ]      1   0:00:03.5  (  30.5 % )     0:00:03.5 /  0:00:03.5    1.0
[07/11 20:33:42    569s] [ SpefRCNetCheck         ]      1   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/11 20:33:42    569s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:42    569s] [ MISC                   ]          0:00:02.7  (  23.3 % )     0:00:02.7 /  0:00:04.0    1.5
[07/11 20:33:42    569s] ---------------------------------------------------------------------------------------------
[07/11 20:33:42    569s]  TnsOpt #1 TOTAL                    0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:16.9    1.5
[07/11 20:33:42    569s] ---------------------------------------------------------------------------------------------
[07/11 20:33:42    569s] 
[07/11 20:33:42    569s] End: GigaOpt Optimization in post-eco TNS mode
[07/11 20:33:42    570s] Running postRoute recovery in postEcoRoute mode
[07/11 20:33:42    570s] **optDesign ... cpu = 0:08:40, real = 0:02:57, mem = 4075.1M, totSessionCpu=0:09:30 **
[07/11 20:33:42    571s]   Timing/DRV Snapshot: (TGT)
[07/11 20:33:42    571s]      Weighted WNS: -0.222
[07/11 20:33:42    571s]       All  PG WNS: -4.219
[07/11 20:33:42    571s]       High PG WNS: 0.000
[07/11 20:33:42    571s]       All  PG TNS: -8.925
[07/11 20:33:42    571s]       High PG TNS: 0.000
[07/11 20:33:42    571s]       Low  PG TNS: -8.925
[07/11 20:33:42    571s]          Tran DRV: 350 (351)
[07/11 20:33:42    571s]           Cap DRV: 1 (1)
[07/11 20:33:42    571s]        Fanout DRV: 0 (0)
[07/11 20:33:42    571s]            Glitch: 0 (0)
[07/11 20:33:42    571s]    Category Slack: { [L, -4.219] [H, 8.363] [H, 1.326] }
[07/11 20:33:42    571s] 
[07/11 20:33:42    571s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.13/main/lnx86_64_opt/20.13-s083_1/fe/src/coe/coeSetupOptimizer.cpp:25811:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
[07/11 20:33:42    571s] Checking setup slack degradation ...
[07/11 20:33:42    571s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.13/main/lnx86_64_opt/20.13-s083_1/fe/src/coe/coeSetupOptimizer.cpp:25811:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
[07/11 20:33:42    571s] 
[07/11 20:33:42    571s] Recovery Manager:
[07/11 20:33:42    571s]   Low  Effort WNS Jump: 4.219 (REF: 0.000, TGT: -4.219, Threshold: 0.150) - Trigger
[07/11 20:33:42    571s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, N/A, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:33:42    571s]   Low  Effort TNS Jump: 8.925 (REF: 0.000, TGT: -8.925, Threshold: 10.000) - Skip
[07/11 20:33:42    571s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/11 20:33:42    571s] 
[07/11 20:33:42    571s] Checking DRV degradation...
[07/11 20:33:42    571s] 
[07/11 20:33:42    571s] Recovery Manager:
[07/11 20:33:42    571s]     Tran DRV degradation : 60 (290 -> 350, Margin 10) - Trigger
[07/11 20:33:42    571s]      Cap DRV degradation : 1 (0 -> 1, Margin 10) - Skip
[07/11 20:33:42    571s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:33:42    571s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:33:42    571s] 
[07/11 20:33:42    571s] **INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
[07/11 20:33:42    571s] Begin: GigaOpt DRV Optimization
[07/11 20:33:42    571s] Glitch fixing enabled
[07/11 20:33:42    571s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -postEcoLefSafe -isRecovery -maxLocalDensity 1.0 -numThreads 16  -glitch -useAllActiveSetupViews -noTimingDegradeAllowed
[07/11 20:33:42    571s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:09:31.6/0:03:58.9 (2.4), mem = 4368.3M
[07/11 20:33:42    571s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:33:42    571s] End AAE Lib Interpolated Model. (MEM=4368.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:33:42    571s] Processing average sequential pin duty cycle 
[07/11 20:33:42    571s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.5
[07/11 20:33:42    571s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:33:43    572s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:33:43    572s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:33:43    572s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:33:43    572s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:33:43    572s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:33:43    572s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:33:43    572s] ### Creating PhyDesignMc. totSessionCpu=0:09:33 mem=4369.8M
[07/11 20:33:43    572s] OPERPROF: Starting DPlace-Init at level 1, MEM:4369.8M
[07/11 20:33:43    572s] z: 1, totalTracks: 1
[07/11 20:33:43    572s] z: 3, totalTracks: 1
[07/11 20:33:43    572s] z: 5, totalTracks: 1
[07/11 20:33:43    572s] #spOpts: N=130 mergeVia=F 
[07/11 20:33:43    572s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4369.8M
[07/11 20:33:43    573s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.440, REAL:0.432, MEM:4369.8M
[07/11 20:33:43    573s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=4369.8MB).
[07/11 20:33:43    573s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.780, REAL:0.779, MEM:4369.8M
[07/11 20:33:45    578s] TotalInstCnt at PhyDesignMc Initialization: 11,980
[07/11 20:33:45    578s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:38 mem=4369.9M
[07/11 20:33:45    578s] ### Creating RouteCongInterface, started
[07/11 20:33:45    578s] ### Creating RouteCongInterface, finished
[07/11 20:33:47    581s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
[07/11 20:33:47    581s] **INFO: Disabling fanout fix in postRoute stage.
[07/11 20:33:47    581s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4776.3M
[07/11 20:33:47    581s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.006, MEM:4776.3M
[07/11 20:33:48    582s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:48    582s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/11 20:33:48    582s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:48    582s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/11 20:33:48    582s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:48    582s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:48    583s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:48    583s] Info: violation cost 79.512177 (cap = 1.217179, tran = 78.294998, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:49    583s] |   351|   351|    -0.25|     1|     1|    -0.03|     0|     0|     0|     0|     0|     0|    -4.22|    -8.92|       0|       0|       0|100.00%|          |         |
[07/11 20:33:49    583s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:49    583s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:49    583s] Info: violation cost 79.512177 (cap = 1.217179, tran = 78.294998, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:49    584s] |   351|   351|    -0.25|     1|     1|    -0.03|     0|     0|     0|     0|     0|     0|    -4.22|    -8.92|       0|       0|       0|100.00%| 0:00:00.0|  5091.0M|
[07/11 20:33:49    584s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:49    584s] 
[07/11 20:33:49    584s] ###############################################################################
[07/11 20:33:49    584s] #
[07/11 20:33:49    584s] #  Large fanout net report:  
[07/11 20:33:49    584s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[07/11 20:33:49    584s] #     - current density: 100.00
[07/11 20:33:49    584s] #
[07/11 20:33:49    584s] #  List of high fanout nets:
[07/11 20:33:49    584s] #
[07/11 20:33:49    584s] ###############################################################################
[07/11 20:33:49    584s] Bottom Preferred Layer:
[07/11 20:33:49    584s] +-------------+------------+----------+
[07/11 20:33:49    584s] |    Layer    |    CLK     |   Rule   |
[07/11 20:33:49    584s] +-------------+------------+----------+
[07/11 20:33:49    584s] | met2 (z=3)  |        349 | default  |
[07/11 20:33:49    584s] +-------------+------------+----------+
[07/11 20:33:49    584s] Via Pillar Rule:
[07/11 20:33:49    584s]     None
[07/11 20:33:49    584s] Finished writing unified metrics of routing constraints.
[07/11 20:33:49    584s] 
[07/11 20:33:49    584s] 
[07/11 20:33:49    584s] =======================================================================
[07/11 20:33:49    584s]                 Reasons for remaining drv violations
[07/11 20:33:49    584s] =======================================================================
[07/11 20:33:49    584s] *info: Total 352 net(s) have violations which can't be fixed by DRV optimization.
[07/11 20:33:49    584s] 
[07/11 20:33:49    584s] 
[07/11 20:33:49    584s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:02.0 mem=5091.1M) ***
[07/11 20:33:49    584s] 
[07/11 20:33:49    584s] Begin: glitch net info
[07/11 20:33:49    584s] glitch slack range: number of glitch nets
[07/11 20:33:49    584s] glitch slack < -0.32 : 0
[07/11 20:33:49    584s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:33:49    584s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:33:49    584s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:33:49    584s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:33:49    584s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:33:49    584s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:33:49    584s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:33:49    584s] -0.04 < glitch slack : 0
[07/11 20:33:49    584s] End: glitch net info
[07/11 20:33:49    584s] Total-nets :: 13930, Stn-nets :: 0, ratio :: 0 %
[07/11 20:33:49    584s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4673.6M
[07/11 20:33:49    584s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.081, MEM:4362.1M
[07/11 20:33:49    584s] TotalInstCnt at PhyDesignMc Destruction: 11,980
[07/11 20:33:49    584s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:33:49    585s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:33:49    585s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:33:49    585s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:33:49    585s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:33:49    585s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:33:49    585s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.5
[07/11 20:33:49    585s] *** DrvOpt #2 [finish] : cpu/real = 0:00:13.5/0:00:07.2 (1.9), totSession cpu/real = 0:09:45.1/0:04:06.1 (2.4), mem = 4362.1M
[07/11 20:33:49    585s] 
[07/11 20:33:49    585s] =============================================================================================
[07/11 20:33:49    585s]  Step TAT Report for DrvOpt #2                                                  20.13-s083_1
[07/11 20:33:49    585s] =============================================================================================
[07/11 20:33:49    585s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:33:49    585s] ---------------------------------------------------------------------------------------------
[07/11 20:33:49    585s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 20:33:49    585s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 20:33:49    585s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (  29.7 % )     0:00:02.1 /  0:00:05.7    2.7
[07/11 20:33:49    585s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.4    2.9
[07/11 20:33:49    585s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:49    585s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.0
[07/11 20:33:49    585s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:49    585s] [ OptEval                ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.2
[07/11 20:33:49    585s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:49    585s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 20:33:49    585s] [ DrvFindVioNets         ]      2   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:01.3    5.7
[07/11 20:33:49    585s] [ DrvComputeSummary      ]      2   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.1
[07/11 20:33:49    585s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/11 20:33:49    585s] [ MISC                   ]          0:00:04.1  (  56.9 % )     0:00:04.1 /  0:00:05.4    1.3
[07/11 20:33:49    585s] ---------------------------------------------------------------------------------------------
[07/11 20:33:49    585s]  DrvOpt #2 TOTAL                    0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:13.5    1.9
[07/11 20:33:49    585s] ---------------------------------------------------------------------------------------------
[07/11 20:33:49    585s] 
[07/11 20:33:49    585s] drv optimizer changes nothing and skips refinePlace
[07/11 20:33:49    585s] End: GigaOpt DRV Optimization
[07/11 20:33:49    585s] **optDesign ... cpu = 0:08:55, real = 0:03:04, mem = 4091.8M, totSessionCpu=0:09:45 **
[07/11 20:33:50    586s]   Timing/DRV Snapshot: (TGT)
[07/11 20:33:50    586s]      Weighted WNS: -0.222
[07/11 20:33:50    586s]       All  PG WNS: -4.219
[07/11 20:33:50    586s]       High PG WNS: 0.000
[07/11 20:33:50    586s]       All  PG TNS: -8.925
[07/11 20:33:50    586s]       High PG TNS: 0.000
[07/11 20:33:50    586s]       Low  PG TNS: -8.925
[07/11 20:33:50    586s]          Tran DRV: 350 (351)
[07/11 20:33:50    586s]           Cap DRV: 1 (1)
[07/11 20:33:50    586s]        Fanout DRV: 0 (0)
[07/11 20:33:50    586s]            Glitch: 0 (0)
[07/11 20:33:50    586s]    Category Slack: { [L, -4.219] [H, 8.363] [H, 1.326] }
[07/11 20:33:50    586s] 
[07/11 20:33:50    586s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.13/main/lnx86_64_opt/20.13-s083_1/fe/src/coe/coeSetupOptimizer.cpp:25811:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
[07/11 20:33:50    586s] Checking setup slack degradation ...
[07/11 20:33:50    586s] **DIAG[/icd/cm_t1nb_001/INNOVUS201/Rel/20.13/main/lnx86_64_opt/20.13-s083_1/fe/src/coe/coeSetupOptimizer.cpp:25811:getMaxTimingJump]: Assert "viewPrunedAfter || tomIsSlackValid(categorySlackAfter)"
[07/11 20:33:50    586s] 
[07/11 20:33:50    586s] Recovery Manager:
[07/11 20:33:50    586s]   Low  Effort WNS Jump: 4.219 (REF: 0.000, TGT: -4.219, Threshold: 0.150) - Trigger
[07/11 20:33:50    586s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, N/A, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:33:50    586s]   Low  Effort TNS Jump: 8.925 (REF: 0.000, TGT: -8.925, Threshold: 10.000) - Skip
[07/11 20:33:50    586s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/11 20:33:50    586s] 
[07/11 20:33:50    586s] Checking DRV degradation...
[07/11 20:33:50    586s] 
[07/11 20:33:50    586s] Recovery Manager:
[07/11 20:33:50    586s]     Tran DRV degradation : 60 (290 -> 350, Margin 10) - Trigger
[07/11 20:33:50    586s]      Cap DRV degradation : 1 (0 -> 1, Margin 10) - Skip
[07/11 20:33:50    586s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:33:50    586s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/11 20:33:50    586s] 
[07/11 20:33:50    586s] **INFO: Triggering DRV recovery as drv degraded beyond margin
[07/11 20:33:50    586s] New Signature Flow (doPostRouteRecovery) ....
[07/11 20:33:50    586s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:4360.6M
[07/11 20:33:50    586s] Deleted 93621 physical insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
[07/11 20:33:50    586s] Deleted 13892 physical insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
[07/11 20:33:50    586s] Deleted 36921 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
[07/11 20:33:50    586s] Deleted 40132 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
[07/11 20:33:52    588s] Total physical insts deleted = 184566.
[07/11 20:33:52    588s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:2.100, REAL:2.094, MEM:4360.6M
[07/11 20:33:52    588s] Begin: GigaOpt DRV Optimization
[07/11 20:33:52    588s] Glitch fixing enabled
[07/11 20:33:52    588s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -isRecovery -maxLocalDensity 1.0 -numThreads 16  -glitch -useAllActiveSetupViews -noTimingDegradeAllowed
[07/11 20:33:52    588s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:09:48.5/0:04:08.6 (2.4), mem = 4360.6M
[07/11 20:33:52    588s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:33:52    588s] End AAE Lib Interpolated Model. (MEM=4360.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:33:52    588s] Processing average sequential pin duty cycle 
[07/11 20:33:52    588s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.6
[07/11 20:33:52    588s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:33:52    588s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:33:52    588s] (I,S,L,T): analysis_default: NA, NA, 4.64871e-05, 4.64871e-05
[07/11 20:33:52    588s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:33:52    588s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:33:52    588s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:33:52    588s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:33:52    588s] ### Creating PhyDesignMc. totSessionCpu=0:09:49 mem=4362.1M
[07/11 20:33:52    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:4362.1M
[07/11 20:33:52    588s] z: 1, totalTracks: 1
[07/11 20:33:52    588s] z: 3, totalTracks: 1
[07/11 20:33:52    588s] z: 5, totalTracks: 1
[07/11 20:33:52    588s] #spOpts: N=130 
[07/11 20:33:52    589s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4362.1M
[07/11 20:33:52    589s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.356, MEM:4362.1M
[07/11 20:33:52    589s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4362.1MB).
[07/11 20:33:52    589s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.424, MEM:4362.1M
[07/11 20:33:53    590s] TotalInstCnt at PhyDesignMc Initialization: 11,980
[07/11 20:33:53    590s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:51 mem=4362.1M
[07/11 20:33:53    590s] ### Creating RouteCongInterface, started
[07/11 20:33:53    591s] ### Creating RouteCongInterface, finished
[07/11 20:33:55    593s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
[07/11 20:33:55    593s] **INFO: Disabling fanout fix in postRoute stage.
[07/11 20:33:55    593s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4768.5M
[07/11 20:33:55    593s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:4768.5M
[07/11 20:33:55    593s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:55    593s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/11 20:33:55    593s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:55    593s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/11 20:33:55    593s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:55    593s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:55    594s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:55    594s] Info: violation cost 79.512177 (cap = 1.217179, tran = 78.294998, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:56    594s] |   351|   351|    -0.25|     1|     1|    -0.03|     0|     0|     0|     0|     0|     0|    -4.22|    -8.92|       0|       0|       0| 10.01%|          |         |
[07/11 20:33:57    601s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:57    601s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:57    601s] Info: violation cost 64.395012 (cap = 0.000000, tran = 64.395012, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:57    602s] |   351|   351|    -0.24|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -4.22|    -9.01|      31|       0|       2| 10.05%| 0:00:01.0|  5512.9M|
[07/11 20:33:57    607s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:57    607s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:57    607s] Info: violation cost 46.442501 (cap = 0.000000, tran = 46.442501, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:57    607s] |   348|   348|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -4.22|    -9.01|       2|       0|      14| 10.05%| 0:00:00.0|  5512.9M|
[07/11 20:33:58    612s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:58    612s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:58    612s] Info: violation cost 44.760002 (cap = 0.000000, tran = 44.760002, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:58    612s] |   348|   348|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -4.22|    -9.01|       0|       0|       2| 10.05%| 0:00:01.0|  5514.4M|
[07/11 20:33:58    617s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:33:58    617s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:33:58    617s] Info: violation cost 44.760002 (cap = 0.000000, tran = 44.760002, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:33:58    617s] |   348|   348|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -4.22|    -9.01|       0|       0|       0| 10.05%| 0:00:00.0|  5514.4M|
[07/11 20:33:58    617s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 20:33:58    617s] 
[07/11 20:33:58    617s] ###############################################################################
[07/11 20:33:58    617s] #
[07/11 20:33:58    617s] #  Large fanout net report:  
[07/11 20:33:58    617s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[07/11 20:33:58    617s] #     - current density: 10.05
[07/11 20:33:58    617s] #
[07/11 20:33:58    617s] #  List of high fanout nets:
[07/11 20:33:58    617s] #
[07/11 20:33:58    617s] ###############################################################################
[07/11 20:33:58    617s] Bottom Preferred Layer:
[07/11 20:33:58    617s] +-------------+------------+----------+
[07/11 20:33:58    617s] |    Layer    |    CLK     |   Rule   |
[07/11 20:33:58    617s] +-------------+------------+----------+
[07/11 20:33:58    617s] | met2 (z=3)  |        349 | default  |
[07/11 20:33:58    617s] +-------------+------------+----------+
[07/11 20:33:58    617s] Via Pillar Rule:
[07/11 20:33:58    617s]     None
[07/11 20:33:58    617s] Finished writing unified metrics of routing constraints.
[07/11 20:33:58    617s] 
[07/11 20:33:58    617s] 
[07/11 20:33:58    617s] =======================================================================
[07/11 20:33:58    617s]                 Reasons for remaining drv violations
[07/11 20:33:58    617s] =======================================================================
[07/11 20:33:58    617s] *info: Total 348 net(s) have violations which can't be fixed by DRV optimization.
[07/11 20:33:58    617s] 
[07/11 20:33:58    617s] 
[07/11 20:33:58    617s] *** Finish DRV Fixing (cpu=0:00:24.3 real=0:00:03.0 mem=5514.5M) ***
[07/11 20:33:58    617s] 
[07/11 20:33:58    617s] Begin: glitch net info
[07/11 20:33:58    617s] glitch slack range: number of glitch nets
[07/11 20:33:58    617s] glitch slack < -0.32 : 0
[07/11 20:33:58    617s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:33:58    617s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:33:58    617s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:33:58    617s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:33:58    617s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:33:58    617s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:33:58    617s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:33:58    617s] -0.04 < glitch slack : 0
[07/11 20:33:58    617s] End: glitch net info
[07/11 20:33:58    617s] Total-nets :: 13963, Stn-nets :: 65, ratio :: 0.465516 %
[07/11 20:33:58    617s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5097.0M
[07/11 20:33:58    617s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.064, MEM:4424.6M
[07/11 20:33:58    617s] TotalInstCnt at PhyDesignMc Destruction: 12,013
[07/11 20:33:58    617s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:33:58    618s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:33:58    618s] (I,S,L,T): analysis_default: NA, NA, 4.67596e-05, 4.67596e-05
[07/11 20:33:58    618s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:33:58    618s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:33:58    618s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:33:58    618s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.6
[07/11 20:33:58    618s] *** DrvOpt #3 [finish] : cpu/real = 0:00:29.6/0:00:06.5 (4.6), totSession cpu/real = 0:10:18.1/0:04:15.0 (2.4), mem = 4424.5M
[07/11 20:33:58    618s] 
[07/11 20:33:58    618s] =============================================================================================
[07/11 20:33:58    618s]  Step TAT Report for DrvOpt #3                                                  20.13-s083_1
[07/11 20:33:58    618s] =============================================================================================
[07/11 20:33:58    618s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:33:58    618s] ---------------------------------------------------------------------------------------------
[07/11 20:33:58    618s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/11 20:33:58    618s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:58    618s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (  10.5 % )     0:00:00.7 /  0:00:01.8    2.6
[07/11 20:33:58    618s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.4    3.0
[07/11 20:33:58    618s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:58    618s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:02.0 /  0:00:22.2   10.8
[07/11 20:33:58    618s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:33:58    618s] [ OptEval                ]      8   0:00:01.7  (  26.4 % )     0:00:01.7 /  0:00:21.4   12.5
[07/11 20:33:58    618s] [ OptCommit              ]      8   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 20:33:58    618s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.3    2.4
[07/11 20:33:58    618s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.3    2.6
[07/11 20:33:58    618s] [ IncrDelayCalc          ]     16   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.3    3.2
[07/11 20:33:58    618s] [ AAESlewUpdate          ]      4   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 20:33:58    618s] [ DrvFindVioNets         ]      5   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:01.3    5.9
[07/11 20:33:58    618s] [ DrvComputeSummary      ]      5   0:00:00.4  (   6.3 % )     0:00:00.4 /  0:00:00.4    0.9
[07/11 20:33:58    618s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 20:33:58    618s] [ MISC                   ]          0:00:02.7  (  41.4 % )     0:00:02.7 /  0:00:03.2    1.2
[07/11 20:33:58    618s] ---------------------------------------------------------------------------------------------
[07/11 20:33:58    618s]  DrvOpt #3 TOTAL                    0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:29.6    4.6
[07/11 20:33:58    618s] ---------------------------------------------------------------------------------------------
[07/11 20:33:58    618s] 
[07/11 20:33:58    618s] Running refinePlace -preserveRouting true -hardFence false
[07/11 20:33:58    618s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4424.5M
[07/11 20:33:58    618s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4424.5M
[07/11 20:33:58    618s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4424.5M
[07/11 20:33:58    618s] z: 1, totalTracks: 1
[07/11 20:33:58    618s] z: 3, totalTracks: 1
[07/11 20:33:58    618s] z: 5, totalTracks: 1
[07/11 20:33:58    618s] #spOpts: N=130 
[07/11 20:33:58    618s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4424.5M
[07/11 20:33:59    618s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.320, REAL:0.329, MEM:4424.5M
[07/11 20:33:59    618s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=4424.5MB).
[07/11 20:33:59    618s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.395, MEM:4424.5M
[07/11 20:33:59    618s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.390, REAL:0.396, MEM:4424.5M
[07/11 20:33:59    618s] TDRefine: refinePlace mode is spiral
[07/11 20:33:59    618s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26570.3
[07/11 20:33:59    618s] OPERPROF:   Starting RefinePlace at level 2, MEM:4424.5M
[07/11 20:33:59    618s] *** Starting refinePlace (0:10:19 mem=4424.5M) ***
[07/11 20:33:59    618s] Total net bbox length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.500e+04)
[07/11 20:33:59    618s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4424.5M
[07/11 20:33:59    618s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.006, MEM:4424.5M
[07/11 20:33:59    618s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4424.5M
[07/11 20:33:59    618s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.006, MEM:4424.5M
[07/11 20:33:59    618s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4424.5M
[07/11 20:33:59    618s] Starting refinePlace ...
[07/11 20:33:59    618s] One DDP V2 for no tweak run.
[07/11 20:33:59    619s]   Spread Effort: high, post-route mode, useDDP on.
[07/11 20:33:59    619s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4429.4MB) @(0:10:19 - 0:10:19).
[07/11 20:33:59    619s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:33:59    619s] wireLenOptFixPriorityInst 1472 inst fixed
[07/11 20:33:59    619s] 
[07/11 20:33:59    619s] Running Spiral MT with 16 threads  fetchWidth=1024 
[07/11 20:34:00    620s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 20:34:00    620s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=4429.4MB) @(0:10:19 - 0:10:20).
[07/11 20:34:00    620s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:34:00    620s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4429.4MB
[07/11 20:34:00    620s] Statistics of distance of Instance movement in refine placement:
[07/11 20:34:00    620s]   maximum (X+Y) =         0.00 um
[07/11 20:34:00    620s]   mean    (X+Y) =         0.00 um
[07/11 20:34:00    620s] Summary Report:
[07/11 20:34:00    620s] Instances move: 0 (out of 11666 movable)
[07/11 20:34:00    620s] Instances flipped: 0
[07/11 20:34:00    620s] Mean displacement: 0.00 um
[07/11 20:34:00    620s] Max displacement: 0.00 um 
[07/11 20:34:00    620s] Total instances moved : 0
[07/11 20:34:00    620s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.710, REAL:1.031, MEM:4429.4M
[07/11 20:34:00    620s] Total net bbox length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.500e+04)
[07/11 20:34:00    620s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4429.4MB
[07/11 20:34:00    620s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=4429.4MB) @(0:10:19 - 0:10:20).
[07/11 20:34:00    620s] *** Finished refinePlace (0:10:20 mem=4429.4M) ***
[07/11 20:34:00    620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26570.3
[07/11 20:34:00    620s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.850, REAL:1.172, MEM:4429.4M
[07/11 20:34:00    620s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4429.4M
[07/11 20:34:00    620s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.120, REAL:0.053, MEM:4424.5M
[07/11 20:34:00    620s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.360, REAL:1.622, MEM:4424.5M
[07/11 20:34:00    620s] End: GigaOpt DRV Optimization
[07/11 20:34:00    620s] **optDesign ... cpu = 0:09:31, real = 0:03:15, mem = 4108.1M, totSessionCpu=0:10:21 **
[07/11 20:34:00    621s]   Timing/DRV Snapshot: (TGT)
[07/11 20:34:00    621s]      Weighted WNS: -0.151
[07/11 20:34:00    621s]       All  PG WNS: -4.219
[07/11 20:34:00    621s]       High PG WNS: 0.000
[07/11 20:34:00    621s]       All  PG TNS: -9.008
[07/11 20:34:00    621s]       High PG TNS: 0.000
[07/11 20:34:00    621s]       Low  PG TNS: -9.008
[07/11 20:34:00    621s]          Tran DRV: 347 (348)
[07/11 20:34:00    621s]           Cap DRV: 0 (0)
[07/11 20:34:00    621s]        Fanout DRV: 0 (0)
[07/11 20:34:00    621s]            Glitch: 0 (0)
[07/11 20:34:00    621s]    Category Slack: { [L, -4.219] [H, 8.363] [H, 1.904] [H, 1.326] }
[07/11 20:34:00    621s] 
[07/11 20:34:00    621s] Checking setup slack degradation ...
[07/11 20:34:00    621s] 
[07/11 20:34:00    621s] Recovery Manager:
[07/11 20:34:00    621s]   Low  Effort WNS Jump: 4.219 (REF: 0.000, TGT: -4.219, Threshold: 0.150) - Trigger
[07/11 20:34:00    621s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, 0.000, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:34:00    621s]   Low  Effort TNS Jump: 9.008 (REF: 0.000, TGT: -9.008, Threshold: 10.000) - Skip
[07/11 20:34:00    621s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/11 20:34:00    621s] 
[07/11 20:34:00    621s] Begin: GigaOpt WNS recovery
[07/11 20:34:00    621s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[07/11 20:34:00    621s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 16 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 5433 1 131575 2 10154 3 13314 }
[07/11 20:34:00    621s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:34:00    621s] End AAE Lib Interpolated Model. (MEM=4422.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:34:00    621s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:10:21.9/0:04:17.1 (2.4), mem = 4422.9M
[07/11 20:34:00    621s] Processing average sequential pin duty cycle 
[07/11 20:34:00    621s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.7
[07/11 20:34:00    621s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:34:01    622s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:34:01    622s] (I,S,L,T): analysis_default: NA, NA, 4.67596e-05, 4.67596e-05
[07/11 20:34:01    622s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:34:01    622s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:34:01    622s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:34:01    622s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:34:01    622s] ### Creating PhyDesignMc. totSessionCpu=0:10:22 mem=4424.4M
[07/11 20:34:01    622s] OPERPROF: Starting DPlace-Init at level 1, MEM:4424.4M
[07/11 20:34:01    622s] z: 1, totalTracks: 1
[07/11 20:34:01    622s] z: 3, totalTracks: 1
[07/11 20:34:01    622s] z: 5, totalTracks: 1
[07/11 20:34:01    622s] #spOpts: N=130 
[07/11 20:34:01    622s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4424.4M
[07/11 20:34:01    622s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.267, MEM:4424.4M
[07/11 20:34:01    622s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4424.4MB).
[07/11 20:34:01    622s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.350, REAL:0.350, MEM:4424.4M
[07/11 20:34:01    623s] TotalInstCnt at PhyDesignMc Initialization: 12,013
[07/11 20:34:01    623s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:24 mem=4424.5M
[07/11 20:34:01    623s] ### Creating RouteCongInterface, started
[07/11 20:34:01    624s] ### Creating RouteCongInterface, finished
[07/11 20:34:04    626s] *info: 349 clock nets excluded
[07/11 20:34:04    626s] *info: 10 special nets excluded.
[07/11 20:34:04    626s] *info: 790 no-driver nets excluded.
[07/11 20:34:04    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.26570.2
[07/11 20:34:04    627s] PathGroup :  All2Macro  TargetSlack : 0 
[07/11 20:34:04    627s] PathGroup :  In2Out  TargetSlack : 0 
[07/11 20:34:04    627s] PathGroup :  In2Reg  TargetSlack : 0 
[07/11 20:34:04    627s] PathGroup :  Macro2All  TargetSlack : 0 
[07/11 20:34:04    627s] PathGroup :  Reg2ClkGate  TargetSlack : 0 
[07/11 20:34:04    627s] PathGroup :  Reg2Out  TargetSlack : 0 
[07/11 20:34:04    627s] PathGroup :  Reg2Reg  TargetSlack : 0 
[07/11 20:34:04    627s] ** GigaOpt Optimizer WNS Slack -4.219 TNS Slack -9.008 Density 10.05
[07/11 20:34:04    627s] Optimizer WNS Pass 0
[07/11 20:34:04    627s] OptDebug: Start of Optimizer WNS Pass 0:
+--------------------------------+------+------+
|Path Group                      |   WNS|   TNS|
+--------------------------------+------+------+
|In2Out In2Reg R..Reg2Out default|-4.219|-9.008|
|All2Macro                       | 8.363| 0.000|
|Macro2All                       | 1.904| 0.000|
|Reg2Reg                         | 1.326| 0.000|
|HEPG                            | 1.326| 0.000|
|All Paths                       |-4.219|-9.008|
+--------------------------------+------+------+

[07/11 20:34:04    627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4836.9M
[07/11 20:34:04    627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:4836.9M
[07/11 20:34:04    627s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[07/11 20:34:04    627s] Info: End MT loop @oiCellDelayCachingJob.
[07/11 20:34:04    627s]   Timing Snapshot: (TGT)
[07/11 20:34:04    627s]      Weighted WNS: -0.151
[07/11 20:34:04    627s]       All  PG WNS: -4.219
[07/11 20:34:04    627s]       High PG WNS: 0.000
[07/11 20:34:04    627s]       All  PG TNS: -9.008
[07/11 20:34:04    627s]       High PG TNS: 0.000
[07/11 20:34:04    627s]       Low  PG TNS: -9.008
[07/11 20:34:04    627s]    Category Slack: { [L, -4.219] [H, 8.363] [H, 1.904] [H, 1.326] }
[07/11 20:34:04    627s] 
[07/11 20:34:04    627s] Checking setup slack degradation ...
[07/11 20:34:04    627s] 
[07/11 20:34:04    627s] Recovery Manager:
[07/11 20:34:04    627s]   Low  Effort WNS Jump: 4.219 (REF: 0.000, TGT: -4.219, Threshold: 0.150) - Trigger
[07/11 20:34:04    627s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000, 0.000 }, TGT: { 0.000, 0.000, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:34:04    627s]   Low  Effort TNS Jump: 9.008 (REF: 0.000, TGT: -9.008, Threshold: 10.000) - Skip
[07/11 20:34:04    627s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/11 20:34:04    627s] 
[07/11 20:34:04    627s] Active Path Group: In2Out In2Reg Reg2ClkGate Reg2Out default 
[07/11 20:34:04    627s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:04    627s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                     End Point                      |
[07/11 20:34:04    627s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:04    627s] |  -4.219|   -4.219|  -9.008|   -9.008|   10.05%|   0:00:00.0| 4837.8M|analysis_default|     In2Reg| tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |
[07/11 20:34:04    627s] |        |         |        |         |         |            |        |                |           | enblk1_genblk1_sram_2kb_inst_3/wmask0[2]           |
[07/11 20:34:05    629s] |  -2.095|   -2.095|  -2.276|   -2.276|   10.05%|   0:00:01.0| 5488.3M|analysis_default|     In2Reg| tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |
[07/11 20:34:05    629s] |        |         |        |         |         |            |        |                |           | enblk1_genblk1_sram_2kb_inst_3/wmask0[2]           |
[07/11 20:34:05    631s] |  -1.192|   -1.192|  -1.192|   -1.192|   10.05%|   0:00:00.0| 5491.3M|analysis_default|     In2Reg| tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |
[07/11 20:34:05    631s] |        |         |        |         |         |            |        |                |           | enblk1_genblk1_sram_2kb_inst_3/wmask0[2]           |
[07/11 20:34:06    632s] |  -0.870|   -0.870|  -0.870|   -0.870|   10.05%|   0:00:01.0| 5492.3M|analysis_default|     In2Reg| tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |
[07/11 20:34:06    632s] |        |         |        |         |         |            |        |                |           | enblk1_genblk1_sram_2kb_inst_3/wmask0[2]           |
[07/11 20:34:06    633s] |   0.000|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 5494.3M|              NA|         NA| NA                                                 |
[07/11 20:34:06    633s] |   0.000|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 5494.3M|analysis_default|         NA| NA                                                 |
[07/11 20:34:06    633s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:06    633s] 
[07/11 20:34:06    633s] *** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:02.0 mem=5494.3M) ***
[07/11 20:34:06    633s] 
[07/11 20:34:06    633s] *** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:02.0 mem=5494.3M) ***
[07/11 20:34:06    633s] OptDebug: End of Optimizer WNS Pass 0:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.161|0.000|
|All2Macro                       |12.770|0.000|
|Macro2All                       | 1.904|0.000|
|Reg2Reg                         | 1.326|0.000|
|HEPG                            | 1.326|0.000|
|All Paths                       | 0.161|0.000|
+--------------------------------+------+-----+

[07/11 20:34:06    633s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 10.05
[07/11 20:34:06    633s] Update Timing Windows (Threshold 0.044) ...
[07/11 20:34:06    633s] Re Calculate Delays on 0 Nets
[07/11 20:34:06    633s] OptDebug: End of Setup Fixing:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.161|0.000|
|All2Macro                       |12.770|0.000|
|Macro2All                       | 1.904|0.000|
|Reg2Reg                         | 1.326|0.000|
|HEPG                            | 1.326|0.000|
|All Paths                       | 0.161|0.000|
+--------------------------------+------+-----+

[07/11 20:34:06    633s] Bottom Preferred Layer:
[07/11 20:34:06    633s] +-------------+------------+----------+
[07/11 20:34:06    633s] |    Layer    |    CLK     |   Rule   |
[07/11 20:34:06    633s] +-------------+------------+----------+
[07/11 20:34:06    633s] | met2 (z=3)  |        349 | default  |
[07/11 20:34:06    633s] +-------------+------------+----------+
[07/11 20:34:06    633s] Via Pillar Rule:
[07/11 20:34:06    633s]     None
[07/11 20:34:06    633s] Finished writing unified metrics of routing constraints.
[07/11 20:34:06    633s] 
[07/11 20:34:06    633s] *** Finish Post Route Setup Fixing (cpu=0:00:06.6 real=0:00:02.0 mem=5494.4M) ***
[07/11 20:34:06    633s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.26570.2
[07/11 20:34:06    633s] Total-nets :: 13963, Stn-nets :: 65, ratio :: 0.465516 %
[07/11 20:34:06    633s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5086.5M
[07/11 20:34:06    633s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.073, MEM:4463.0M
[07/11 20:34:06    633s] TotalInstCnt at PhyDesignMc Destruction: 12,013
[07/11 20:34:06    633s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:34:06    634s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:34:06    634s] (I,S,L,T): analysis_default: NA, NA, 4.67716e-05, 4.67716e-05
[07/11 20:34:06    634s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:34:06    634s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:34:06    634s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:34:06    634s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.7
[07/11 20:34:06    634s] *** WnsOpt #1 [finish] : cpu/real = 0:00:12.3/0:00:06.0 (2.1), totSession cpu/real = 0:10:34.2/0:04:23.1 (2.4), mem = 4462.9M
[07/11 20:34:06    634s] 
[07/11 20:34:06    634s] =============================================================================================
[07/11 20:34:06    634s]  Step TAT Report for WnsOpt #1                                                  20.13-s083_1
[07/11 20:34:06    634s] =============================================================================================
[07/11 20:34:06    634s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:34:06    634s] ---------------------------------------------------------------------------------------------
[07/11 20:34:06    634s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/11 20:34:06    634s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:06    634s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  10.3 % )     0:00:00.6 /  0:00:01.7    2.8
[07/11 20:34:06    634s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.4    3.0
[07/11 20:34:06    634s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:06    634s] [ TransformInit          ]      1   0:00:02.6  (  43.2 % )     0:00:02.6 /  0:00:02.6    1.0
[07/11 20:34:06    634s] [ OptimizationStep       ]      1   0:00:00.2  (   3.0 % )     0:00:01.8 /  0:00:06.1    3.4
[07/11 20:34:06    634s] [ OptSingleIteration     ]      4   0:00:00.1  (   0.9 % )     0:00:01.6 /  0:00:05.8    3.7
[07/11 20:34:06    634s] [ OptGetWeight           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:06    634s] [ OptEval                ]      4   0:00:01.1  (  18.2 % )     0:00:01.1 /  0:00:04.9    4.5
[07/11 20:34:06    634s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:06    634s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.1
[07/11 20:34:06    634s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[07/11 20:34:06    634s] [ IncrDelayCalc          ]     16   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.7
[07/11 20:34:06    634s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 20:34:06    634s] [ SetupOptGetWorkingSet  ]     12   0:00:00.3  (   4.5 % )     0:00:00.3 /  0:00:00.5    1.9
[07/11 20:34:06    634s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:06    634s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:06    634s] [ MISC                   ]          0:00:00.6  (   9.5 % )     0:00:00.6 /  0:00:01.2    2.1
[07/11 20:34:06    634s] ---------------------------------------------------------------------------------------------
[07/11 20:34:06    634s]  WnsOpt #1 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:12.3    2.1
[07/11 20:34:06    634s] ---------------------------------------------------------------------------------------------
[07/11 20:34:06    634s] 
[07/11 20:34:06    634s] Running refinePlace -preserveRouting true -hardFence false
[07/11 20:34:06    634s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4462.9M
[07/11 20:34:06    634s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4462.9M
[07/11 20:34:06    634s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4462.9M
[07/11 20:34:06    634s] z: 1, totalTracks: 1
[07/11 20:34:06    634s] z: 3, totalTracks: 1
[07/11 20:34:06    634s] z: 5, totalTracks: 1
[07/11 20:34:06    634s] #spOpts: N=130 
[07/11 20:34:06    634s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4462.9M
[07/11 20:34:07    634s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.330, REAL:0.329, MEM:4462.9M
[07/11 20:34:07    634s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=4462.9MB).
[07/11 20:34:07    634s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.390, REAL:0.397, MEM:4462.9M
[07/11 20:34:07    634s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.390, REAL:0.398, MEM:4462.9M
[07/11 20:34:07    634s] TDRefine: refinePlace mode is spiral
[07/11 20:34:07    634s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26570.4
[07/11 20:34:07    634s] OPERPROF:   Starting RefinePlace at level 2, MEM:4462.9M
[07/11 20:34:07    634s] *** Starting refinePlace (0:10:35 mem=4462.9M) ***
[07/11 20:34:07    634s] Total net bbox length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.500e+04)
[07/11 20:34:07    634s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4462.9M
[07/11 20:34:07    634s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.007, MEM:4462.9M
[07/11 20:34:07    634s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4462.9M
[07/11 20:34:07    634s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.006, MEM:4462.9M
[07/11 20:34:07    634s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4462.9M
[07/11 20:34:07    634s] Starting refinePlace ...
[07/11 20:34:07    634s] One DDP V2 for no tweak run.
[07/11 20:34:07    635s]   Spread Effort: high, post-route mode, useDDP on.
[07/11 20:34:07    635s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4467.9MB) @(0:10:35 - 0:10:35).
[07/11 20:34:07    635s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:34:07    635s] wireLenOptFixPriorityInst 1472 inst fixed
[07/11 20:34:07    635s] 
[07/11 20:34:07    635s] Running Spiral MT with 16 threads  fetchWidth=1024 
[07/11 20:34:08    636s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 20:34:08    636s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=4467.9MB) @(0:10:35 - 0:10:36).
[07/11 20:34:08    636s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:34:08    636s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4467.9MB
[07/11 20:34:08    636s] Statistics of distance of Instance movement in refine placement:
[07/11 20:34:08    636s]   maximum (X+Y) =         0.00 um
[07/11 20:34:08    636s]   mean    (X+Y) =         0.00 um
[07/11 20:34:08    636s] Summary Report:
[07/11 20:34:08    636s] Instances move: 0 (out of 11666 movable)
[07/11 20:34:08    636s] Instances flipped: 0
[07/11 20:34:08    636s] Mean displacement: 0.00 um
[07/11 20:34:08    636s] Max displacement: 0.00 um 
[07/11 20:34:08    636s] Total instances moved : 0
[07/11 20:34:08    636s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.670, REAL:1.019, MEM:4467.9M
[07/11 20:34:08    636s] Total net bbox length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.500e+04)
[07/11 20:34:08    636s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4467.9MB
[07/11 20:34:08    636s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=4467.9MB) @(0:10:35 - 0:10:36).
[07/11 20:34:08    636s] *** Finished refinePlace (0:10:36 mem=4467.9M) ***
[07/11 20:34:08    636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26570.4
[07/11 20:34:08    636s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.820, REAL:1.164, MEM:4467.9M
[07/11 20:34:08    636s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4467.9M
[07/11 20:34:08    636s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.110, REAL:0.050, MEM:4463.9M
[07/11 20:34:08    636s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.320, REAL:1.613, MEM:4463.9M
[07/11 20:34:08    636s] End: GigaOpt Optimization in WNS mode
[07/11 20:34:08    636s] End: GigaOpt WNS recovery
[07/11 20:34:08    636s] Running post route harden opt
[07/11 20:34:08    636s] Begin: GigaOpt harden opt (Recovery)
[07/11 20:34:08    636s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 16 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[07/11 20:34:08    636s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:34:08    636s] End AAE Lib Interpolated Model. (MEM=4463.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:34:08    636s] *** HardenOpt #1 [begin] : totSession cpu/real = 0:10:36.6/0:04:24.8 (2.4), mem = 4463.9M
[07/11 20:34:08    636s] Processing average sequential pin duty cycle 
[07/11 20:34:08    636s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.8
[07/11 20:34:08    636s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:34:08    636s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:34:08    636s] (I,S,L,T): analysis_default: NA, NA, 4.67716e-05, 4.67716e-05
[07/11 20:34:08    636s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:34:08    636s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:34:08    636s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:34:08    636s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:34:08    636s] ### Creating PhyDesignMc. totSessionCpu=0:10:37 mem=4463.9M
[07/11 20:34:08    636s] OPERPROF: Starting DPlace-Init at level 1, MEM:4463.9M
[07/11 20:34:08    636s] z: 1, totalTracks: 1
[07/11 20:34:08    636s] z: 3, totalTracks: 1
[07/11 20:34:08    636s] z: 5, totalTracks: 1
[07/11 20:34:08    636s] #spOpts: N=130 
[07/11 20:34:08    636s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4463.9M
[07/11 20:34:09    637s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.262, MEM:4463.9M
[07/11 20:34:09    637s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4463.9MB).
[07/11 20:34:09    637s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.328, MEM:4463.9M
[07/11 20:34:09    638s] TotalInstCnt at PhyDesignMc Initialization: 12,013
[07/11 20:34:09    638s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:39 mem=4463.9M
[07/11 20:34:09    638s] ### Creating RouteCongInterface, started
[07/11 20:34:09    639s] ### Creating RouteCongInterface, finished
[07/11 20:34:11    641s] *info: 349 clock nets excluded
[07/11 20:34:11    641s] *info: 10 special nets excluded.
[07/11 20:34:11    641s] *info: 790 no-driver nets excluded.
[07/11 20:34:12    641s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4872.3M
[07/11 20:34:12    641s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:4872.3M
[07/11 20:34:12    641s] Active Path Group: Reg2Reg  
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                     End Point                      |
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] |   0.264|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 4872.3M|analysis_default|         NA| NA                                                 |
[07/11 20:34:12    642s] |   0.264|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 4874.3M|              NA|         NA| NA                                                 |
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] 
[07/11 20:34:12    642s] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4874.3M) ***
[07/11 20:34:12    642s] Active Path Group: Macro2All  
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                     End Point                      |
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] |   0.264|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 4874.3M|analysis_default|         NA| NA                                                 |
[07/11 20:34:12    642s] |   0.264|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 4874.3M|              NA|         NA| NA                                                 |
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] 
[07/11 20:34:12    642s] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4874.3M) ***
[07/11 20:34:12    642s] Active Path Group: All2Macro  
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                     End Point                      |
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] |   0.264|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 4874.3M|analysis_default|         NA| NA                                                 |
[07/11 20:34:12    642s] |   0.264|    0.161|   0.000|    0.000|   10.05%|   0:00:00.0| 4874.3M|              NA|         NA| NA                                                 |
[07/11 20:34:12    642s] +--------+---------+--------+---------+---------+------------+--------+----------------+-----------+----------------------------------------------------+
[07/11 20:34:12    642s] 
[07/11 20:34:12    642s] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4874.3M) ***
[07/11 20:34:12    642s] 
[07/11 20:34:12    642s] *** Finish post-Route Setup Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=4874.3M) ***
[07/11 20:34:12    642s] Bottom Preferred Layer:
[07/11 20:34:12    642s] +-------------+------------+----------+
[07/11 20:34:12    642s] |    Layer    |    CLK     |   Rule   |
[07/11 20:34:12    642s] +-------------+------------+----------+
[07/11 20:34:12    642s] | met2 (z=3)  |        349 | default  |
[07/11 20:34:12    642s] +-------------+------------+----------+
[07/11 20:34:12    642s] Via Pillar Rule:
[07/11 20:34:12    642s]     None
[07/11 20:34:12    642s] Finished writing unified metrics of routing constraints.
[07/11 20:34:12    642s] Total-nets :: 13963, Stn-nets :: 65, ratio :: 0.465516 %
[07/11 20:34:12    642s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4466.4M
[07/11 20:34:12    642s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.071, MEM:4463.9M
[07/11 20:34:12    642s] TotalInstCnt at PhyDesignMc Destruction: 12,013
[07/11 20:34:12    642s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:34:13    642s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:34:13    642s] (I,S,L,T): analysis_default: NA, NA, 4.67716e-05, 4.67716e-05
[07/11 20:34:13    642s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:34:13    642s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:34:13    642s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:34:13    642s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.8
[07/11 20:34:13    642s] *** HardenOpt #1 [finish] : cpu/real = 0:00:06.4/0:00:04.5 (1.4), totSession cpu/real = 0:10:43.0/0:04:29.2 (2.4), mem = 4463.9M
[07/11 20:34:13    643s] 
[07/11 20:34:13    643s] =============================================================================================
[07/11 20:34:13    643s]  Step TAT Report for HardenOpt #1                                               20.13-s083_1
[07/11 20:34:13    643s] =============================================================================================
[07/11 20:34:13    643s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:34:13    643s] ---------------------------------------------------------------------------------------------
[07/11 20:34:13    643s] [ SlackTraversorInit     ]      4   0:00:00.5  (  10.8 % )     0:00:00.5 /  0:00:00.5    1.1
[07/11 20:34:13    643s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  13.1 % )     0:00:00.6 /  0:00:01.7    2.9
[07/11 20:34:13    643s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.4    3.1
[07/11 20:34:13    643s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ TransformInit          ]      1   0:00:02.6  (  57.6 % )     0:00:02.6 /  0:00:02.6    1.0
[07/11 20:34:13    643s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[07/11 20:34:13    643s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ OptEval                ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:34:13    643s] [ MISC                   ]          0:00:00.6  (  14.5 % )     0:00:00.6 /  0:00:01.2    1.9
[07/11 20:34:13    643s] ---------------------------------------------------------------------------------------------
[07/11 20:34:13    643s]  HardenOpt #1 TOTAL                 0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:06.5    1.4
[07/11 20:34:13    643s] ---------------------------------------------------------------------------------------------
[07/11 20:34:13    643s] 
[07/11 20:34:13    643s] Running refinePlace -preserveRouting true -hardFence false
[07/11 20:34:13    643s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4463.9M
[07/11 20:34:13    643s] z: 1, totalTracks: 1
[07/11 20:34:13    643s] z: 3, totalTracks: 1
[07/11 20:34:13    643s] z: 5, totalTracks: 1
[07/11 20:34:13    643s] #spOpts: N=130 
[07/11 20:34:13    643s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.330, REAL:0.332, MEM:4463.9M
[07/11 20:34:13    643s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=4463.9MB).
[07/11 20:34:13    643s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.400, REAL:0.399, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.400, REAL:0.399, MEM:4463.9M
[07/11 20:34:13    643s] TDRefine: refinePlace mode is spiral
[07/11 20:34:13    643s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.26570.5
[07/11 20:34:13    643s] OPERPROF:   Starting RefinePlace at level 2, MEM:4463.9M
[07/11 20:34:13    643s] *** Starting refinePlace (0:10:43 mem=4463.9M) ***
[07/11 20:34:13    643s] Total net bbox length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.500e+04)
[07/11 20:34:13    643s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.006, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:     Starting CellHaloInit at level 3, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.006, MEM:4463.9M
[07/11 20:34:13    643s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4463.9M
[07/11 20:34:13    643s] Starting refinePlace ...
[07/11 20:34:13    643s] One DDP V2 for no tweak run.
[07/11 20:34:13    643s]   Spread Effort: high, post-route mode, useDDP on.
[07/11 20:34:13    643s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4468.8MB) @(0:10:44 - 0:10:44).
[07/11 20:34:13    643s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:34:13    643s] wireLenOptFixPriorityInst 1472 inst fixed
[07/11 20:34:13    643s] 
[07/11 20:34:13    643s] Running Spiral MT with 16 threads  fetchWidth=1024 
[07/11 20:34:14    645s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 20:34:14    645s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=4468.8MB) @(0:10:44 - 0:10:45).
[07/11 20:34:14    645s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 20:34:14    645s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4468.8MB
[07/11 20:34:14    645s] Statistics of distance of Instance movement in refine placement:
[07/11 20:34:14    645s]   maximum (X+Y) =         0.00 um
[07/11 20:34:14    645s]   mean    (X+Y) =         0.00 um
[07/11 20:34:14    645s] Summary Report:
[07/11 20:34:14    645s] Instances move: 0 (out of 11666 movable)
[07/11 20:34:14    645s] Instances flipped: 0
[07/11 20:34:14    645s] Mean displacement: 0.00 um
[07/11 20:34:14    645s] Max displacement: 0.00 um 
[07/11 20:34:14    645s] Total instances moved : 0
[07/11 20:34:14    645s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.660, REAL:1.009, MEM:4468.8M
[07/11 20:34:14    645s] Total net bbox length = 1.072e+06 (5.368e+05 5.355e+05) (ext = 2.500e+04)
[07/11 20:34:14    645s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4468.8MB
[07/11 20:34:14    645s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=4468.8MB) @(0:10:43 - 0:10:45).
[07/11 20:34:14    645s] *** Finished refinePlace (0:10:45 mem=4468.8M) ***
[07/11 20:34:14    645s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.26570.5
[07/11 20:34:14    645s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.800, REAL:1.153, MEM:4468.8M
[07/11 20:34:14    645s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4468.8M
[07/11 20:34:14    645s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.049, MEM:4464.8M
[07/11 20:34:14    645s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.300, REAL:1.603, MEM:4464.8M
[07/11 20:34:14    645s] End: GigaOpt harden opt
[07/11 20:34:14    645s] GigaOpt: Skipping TNS recovery
[07/11 20:34:14    645s] ### Creating LA Mngr. totSessionCpu=0:10:45 mem=4464.8M
[07/11 20:34:14    645s] ### Creating LA Mngr, finished. totSessionCpu=0:10:45 mem=4464.8M
[07/11 20:34:14    645s] Default Rule : ""
[07/11 20:34:14    645s] Non Default Rules :
[07/11 20:34:14    645s] Worst Slack : 1.326 ns
[07/11 20:34:14    645s] 
[07/11 20:34:14    645s] Start Assign Priority Nets ...
[07/11 20:34:14    645s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/11 20:34:14    645s] Existing Priority Nets 0 (0.0%)
[07/11 20:34:14    645s] Assigned Priority Nets 0 (0.0%)
[07/11 20:34:14    645s] ### Creating LA Mngr. totSessionCpu=0:10:46 mem=4464.8M
[07/11 20:34:14    645s] ### Creating LA Mngr, finished. totSessionCpu=0:10:46 mem=4464.8M
[07/11 20:34:14    645s] #optDebug: Start CG creation (mem=4464.8M)
[07/11 20:34:15    645s]  ...processing cgPrt (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s]  ...processing cgEgp (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s]  ...processing cgPbk (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s]  ...processing cgNrb(cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s]  ...processing cgObs (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s]  ...processing cgCon (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s]  ...processing cgPdm (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    645s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=4519.5M)
[07/11 20:34:15    646s] Default Rule : ""
[07/11 20:34:15    646s] Non Default Rules :
[07/11 20:34:15    646s] Worst Slack : 0.161 ns
[07/11 20:34:15    646s] 
[07/11 20:34:15    646s] Start Assign Priority Nets ...
[07/11 20:34:15    646s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/11 20:34:15    646s] Existing Priority Nets 0 (0.0%)
[07/11 20:34:15    646s] Total Assign Priority Nets 15 (0.1%)
[07/11 20:34:15    646s] ** Profile ** Start :  cpu=0:00:00.0, mem=4519.5M
[07/11 20:34:15    646s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4519.5M
[07/11 20:34:15    646s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.255, MEM:4519.5M
[07/11 20:34:15    646s] ** Profile ** Other data :  cpu=0:00:00.4, mem=4519.5M
[07/11 20:34:16    647s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=4527.5M
[07/11 20:34:16    648s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=4526.0M
[07/11 20:34:16    648s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.161  |  0.000  | 12.770  |   N/A   |  0.161  |  1.904  | 16.157  | 17.907  |  1.326  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |    1    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    347 (347)     |   -0.017   |    348 (348)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.054%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4526.0M
[07/11 20:34:16    648s] **optDesign ... cpu = 0:09:59, real = 0:03:31, mem = 4055.5M, totSessionCpu=0:10:49 **
[07/11 20:34:16    648s] **INFO: flowCheckPoint #8 GlobalDetailRoute
[07/11 20:34:16    648s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4427.0M
[07/11 20:34:16    648s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4427.0M
[07/11 20:34:16    648s] z: 1, totalTracks: 1
[07/11 20:34:16    648s] z: 3, totalTracks: 1
[07/11 20:34:16    648s] z: 5, totalTracks: 1
[07/11 20:34:16    648s] #spOpts: N=130 
[07/11 20:34:16    648s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4427.0M
[07/11 20:34:16    648s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.013, MEM:4427.0M
[07/11 20:34:16    648s] All LLGs are deleted
[07/11 20:34:16    648s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4427.0M
[07/11 20:34:16    648s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:4427.0M
[07/11 20:34:16    648s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4427.0M
[07/11 20:34:16    648s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:4427.0M
[07/11 20:34:16    648s] Core basic site is unithd
[07/11 20:34:16    648s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:4427.0M
[07/11 20:34:16    651s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:2.440, REAL:0.186, MEM:4428.5M
[07/11 20:34:16    651s] SiteArray: non-trimmed site array dimensions = 922 x 5460
[07/11 20:34:16    651s] SiteArray: use 20,770,816 bytes
[07/11 20:34:16    651s] SiteArray: current memory after site array memory allocation 4428.5M
[07/11 20:34:16    651s] SiteArray: FP blocked sites are writable
[07/11 20:34:16    651s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/11 20:34:16    651s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:4428.5M
[07/11 20:34:16    654s] Process 302360 wires and vias for routing blockage analysis
[07/11 20:34:16    654s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:3.450, REAL:0.230, MEM:4428.5M
[07/11 20:34:16    654s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:6.130, REAL:0.512, MEM:4428.5M
[07/11 20:34:17    655s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:6.320, REAL:0.706, MEM:4428.5M
[07/11 20:34:17    655s] [CPU] DPlace-Init (cpu=0:00:06.4, real=0:00:01.0, mem=4428.5MB).
[07/11 20:34:17    655s] OPERPROF:   Finished DPlace-Init at level 2, CPU:6.410, REAL:0.796, MEM:4428.5M
[07/11 20:34:17    655s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4428.5M
[07/11 20:34:17    655s]   Signal wire search tree: 259801 elements. (cpu=0:00:00.1, mem=0.0M)
[07/11 20:34:17    655s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.120, REAL:0.112, MEM:4428.5M
[07/11 20:34:25    662s] *INFO: Total 184466 filler insts restored.
[07/11 20:34:25    663s] For 184466 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.2)
[07/11 20:34:25    663s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4428.5M
[07/11 20:34:25    663s] AddFiller init all instances time CPU:0.010, REAL:0.014
[07/11 20:34:25    663s] AddFiller main function time CPU:0.158, REAL:0.071
[07/11 20:34:25    663s] Filler instance commit time CPU:0.005, REAL:0.005
[07/11 20:34:25    663s] *INFO: Adding fillers to top-module.
[07/11 20:34:25    663s] *INFO:   Added 93562 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
[07/11 20:34:25    663s] *INFO:   Added 13891 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
[07/11 20:34:25    663s] *INFO:   Added 36920 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
[07/11 20:34:25    663s] *INFO:   Added 40145 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
[07/11 20:34:25    663s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.260, REAL:0.118, MEM:4428.5M
[07/11 20:34:25    663s] *INFO: Total 184518 filler insts added - prefix FILL (CPU: 0:00:15.2).
[07/11 20:34:25    663s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.260, REAL:0.119, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4428.5M
[07/11 20:34:25    663s] For 52 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[07/11 20:34:25    663s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.009, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.280, REAL:0.135, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.280, REAL:0.135, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4428.5M
[07/11 20:34:25    663s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:4428.5M
[07/11 20:34:25    664s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.130, REAL:0.132, MEM:4428.5M
[07/11 20:34:25    664s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.280, REAL:0.227, MEM:4428.5M
[07/11 20:34:25    664s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:15.480, REAL:9.659, MEM:4428.5M
[07/11 20:34:25    664s] -routeWithEco false                       # bool, default=false, user setting
[07/11 20:34:25    664s] -routeWithEco true                        # bool, default=false, user setting
[07/11 20:34:25    664s] -routeSelectedNetOnly false               # bool, default=false
[07/11 20:34:25    664s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/11 20:34:25    664s] -routeWithSiDriven false                  # bool, default=false
[07/11 20:34:25    664s] Existing Dirty Nets : 65
[07/11 20:34:25    664s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/11 20:34:26    664s] Reset Dirty Nets : 65
[07/11 20:34:26    664s] *** EcoRoute #2 [begin] : totSession cpu/real = 0:11:04.2/0:04:42.2 (2.4), mem = 4428.5M
[07/11 20:34:26    664s] 
[07/11 20:34:26    664s] globalDetailRoute
[07/11 20:34:26    664s] 
[07/11 20:34:26    664s] ### Time Record (globalDetailRoute) is installed.
[07/11 20:34:26    664s] #Start globalDetailRoute on Sun Jul 11 20:34:26 2021
[07/11 20:34:26    664s] #
[07/11 20:34:26    664s] ### Time Record (Pre Callback) is installed.
[07/11 20:34:26    664s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 27514 access done (mem: 4428.527M)
[07/11 20:34:26    664s] ### Time Record (Pre Callback) is uninstalled.
[07/11 20:34:26    664s] ### Time Record (DB Import) is installed.
[07/11 20:34:26    664s] ### Time Record (Timing Data Generation) is installed.
[07/11 20:34:26    664s] ### Time Record (Timing Data Generation) is uninstalled.
[07/11 20:34:27    666s] ### Net info: total nets: 15137
[07/11 20:34:27    666s] ### Net info: dirty nets: 0
[07/11 20:34:27    666s] ### Net info: marked as disconnected nets: 0
[07/11 20:34:27    667s] #num needed restored net=0
[07/11 20:34:27    667s] #need_extraction net=0 (total=15137)
[07/11 20:34:27    667s] ### Net info: fully routed nets: 13963
[07/11 20:34:27    667s] ### Net info: trivial (< 2 pins) nets: 1174
[07/11 20:34:27    667s] ### Net info: unrouted nets: 0
[07/11 20:34:27    667s] ### Net info: re-extraction nets: 0
[07/11 20:34:27    667s] ### Net info: ignored nets: 0
[07/11 20:34:27    667s] ### Net info: skip routing nets: 0
[07/11 20:34:28    669s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[07/11 20:34:28    669s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[07/11 20:34:29    669s] #Processed 195/0 dirty instances, 32/6 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(91 insts marked dirty, reset pre-exisiting dirty flag on 91 insts, 0 nets marked need extraction)
[07/11 20:34:29    669s] ### import design signature (39): route=2136384557 flt_obj=0 vio=267952575 swire=939365456 shield_wire=1 net_attr=954903081 dirty_area=1142707208 del_dirty_area=0 cell=2134182106 placement=1605423545 pin_access=1329846029 inst_pattern=1 halo=0
[07/11 20:34:29    670s] ### Time Record (DB Import) is uninstalled.
[07/11 20:34:29    670s] #NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
[07/11 20:34:29    670s] #RTESIG:78da8d91cb6ac3301045bbee570c4e162e24a966fcd4b6d04221b425b4dd0a35921fd4b1
[07/11 20:34:29    670s] #       c19217f9fb0a170a0db1652d678e66eebdb35a7f3e1e2020b6c3686b581e098497033124
[07/11 20:34:29    670s] #       c22dcb08ef8909d7fa78086e57ebd7b777ca6228646334845f5dd76c409d5b79aa8fa074
[07/11 20:34:29    670s] #       2187c682d1d6d66d79f78ba7c42118f90042637bd7d9c060747fc9a50904555d56f31847
[07/11 20:34:29    670s] #       fcbffd0a83312510c73b363e088ba69376824c18d87e989fe694795726b440574a0481f9
[07/11 20:34:29    670s] #       3e63c444a184398a4a09a1ea4e6941f3be31c3d4fdb5b255b2578ed5ed709a22b3bf2467
[07/11 20:34:29    670s] #       28f23bcf3879993c8afc4cee143d3deff71e8f39e7de597ccce132c3a26e1a91c3f57a3c
[07/11 20:34:29    670s] #       51a7893a7a647217b0f7d63c4b2185b06ead2e753fc1b85cbc7e392e60f2050c9f137df3
[07/11 20:34:29    670s] #       03e3d33fe2
[07/11 20:34:29    670s] #
[07/11 20:34:29    670s] #Skip comparing routing design signature in db-snapshot flow
[07/11 20:34:29    670s] ### Time Record (Data Preparation) is installed.
[07/11 20:34:29    670s] #RTESIG:78da8d924d6bc3300c8677deaf10690f19b49da57c38be0e3618946d946d5793d5ce074b
[07/11 20:34:29    670s] #       13889d43fffd4c068395268e8fd223e9d52bafd69f8f070888ed30da1a964512e1e5400c
[07/11 20:34:29    670s] #       8970cb38e13d31e9521f0fc1ed6afdfaf64e3c86226f8c86f0abeb9a0da8739b9fea2328
[07/11 20:34:29    670s] #       5de44363c1686bebb6bcfbc55312108c7c00a1b1bdcb6c6030babfe4d20482aa2eab794c
[07/11 20:34:29    670s] #       20fe9f7e85c1981288e31d1b1f8445d3e576824c18d87e98efe694794726b440574a0481
[07/11 20:34:29    670s] #       f93e63c464a1a439ca4a49a9ea4e6949f37b23c7d4d5dabc5579af1cabdbe13445f23f27
[07/11 20:34:29    670s] #       6728f26fce9378d1ed900bf236cba2c8cf644efad3f37eef999709e1ed2546c32ecd2eea
[07/11 20:34:29    670s] #       a691195c8fc713719a88a347a67097f07e0ac1534821ac5bab4bdd4f30ce17efbe021730
[07/11 20:34:29    670s] #       d90246cc89bef9017b9c4c97
[07/11 20:34:29    670s] #
[07/11 20:34:29    670s] ### Time Record (Data Preparation) is uninstalled.
[07/11 20:34:29    670s] ### Time Record (Global Routing) is installed.
[07/11 20:34:29    670s] ### Time Record (Global Routing) is uninstalled.
[07/11 20:34:29    670s] #Total number of trivial nets (e.g. < 2 pins) = 1174 (skipped).
[07/11 20:34:29    670s] #Total number of routable nets = 13963.
[07/11 20:34:29    670s] #Total number of nets in the design = 15137.
[07/11 20:34:29    670s] #75 routable nets do not have any wires.
[07/11 20:34:29    670s] #13888 routable nets have routed wires.
[07/11 20:34:29    670s] #75 nets will be global routed.
[07/11 20:34:29    670s] #349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/11 20:34:29    670s] #Using multithreading with 16 threads.
[07/11 20:34:29    670s] ### Time Record (Data Preparation) is installed.
[07/11 20:34:29    670s] #Start routing data preparation on Sun Jul 11 20:34:29 2021
[07/11 20:34:29    670s] #
[07/11 20:34:29    670s] #Minimum voltage of a net in the design = 0.000.
[07/11 20:34:29    670s] #Maximum voltage of a net in the design = 1.800.
[07/11 20:34:29    670s] #Voltage range [0.000 - 1.800] has 15127 nets.
[07/11 20:34:29    670s] #Voltage range [1.800 - 1.800] has 6 nets.
[07/11 20:34:29    670s] #Voltage range [0.000 - 0.000] has 4 nets.
[07/11 20:34:29    670s] ### Time Record (Cell Pin Access) is installed.
[07/11 20:34:29    670s] #Initial pin access analysis.
[07/11 20:34:30    671s] #Detail pin access analysis.
[07/11 20:34:30    671s] ### Time Record (Cell Pin Access) is uninstalled.
[07/11 20:34:30    671s] # li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/11 20:34:30    671s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[07/11 20:34:30    671s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[07/11 20:34:30    671s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[07/11 20:34:30    671s] # met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
[07/11 20:34:30    671s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[07/11 20:34:30    671s] #Monitoring time of adding inner blkg by smac
[07/11 20:34:30    671s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4182.57 (MB), peak = 4546.68 (MB)
[07/11 20:34:31    672s] #Regenerating Ggrids automatically.
[07/11 20:34:31    672s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
[07/11 20:34:31    672s] #Using automatically generated G-grids.
[07/11 20:34:31    672s] #Done routing data preparation.
[07/11 20:34:31    672s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4185.23 (MB), peak = 4546.68 (MB)
[07/11 20:34:31    672s] #Found 0 nets for post-route si or timing fixing.
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #Finished routing data preparation on Sun Jul 11 20:34:31 2021
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #Cpu time = 00:00:03
[07/11 20:34:31    672s] #Elapsed time = 00:00:02
[07/11 20:34:31    672s] #Increased memory = 9.75 (MB)
[07/11 20:34:31    672s] #Total memory = 4185.23 (MB)
[07/11 20:34:31    672s] #Peak memory = 4546.68 (MB)
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] ### Time Record (Data Preparation) is uninstalled.
[07/11 20:34:31    672s] ### Time Record (Global Routing) is installed.
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #Start global routing on Sun Jul 11 20:34:31 2021
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #Start global routing initialization on Sun Jul 11 20:34:31 2021
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #Number of eco nets is 75
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] #Start global routing data preparation on Sun Jul 11 20:34:31 2021
[07/11 20:34:31    672s] #
[07/11 20:34:31    672s] ### build_merged_routing_blockage_rect_list starts on Sun Jul 11 20:34:31 2021 with memory = 4185.52 (MB), peak = 4546.68 (MB)
[07/11 20:34:31    673s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:31    673s] #Start routing resource analysis on Sun Jul 11 20:34:31 2021
[07/11 20:34:31    673s] #
[07/11 20:34:31    673s] ### init_is_bin_blocked starts on Sun Jul 11 20:34:31 2021 with memory = 4186.01 (MB), peak = 4546.68 (MB)
[07/11 20:34:31    673s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:31    673s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Jul 11 20:34:31 2021 with memory = 4196.99 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:04, real:00:00:00, mem:4.1 GB, peak:4.4 GB --9.90 [16]--
[07/11 20:34:32    676s] ### adjust_flow_cap starts on Sun Jul 11 20:34:32 2021 with memory = 4199.77 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.61 [16]--
[07/11 20:34:32    676s] ### adjust_partial_route_blockage starts on Sun Jul 11 20:34:32 2021 with memory = 4203.56 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.99 [16]--
[07/11 20:34:32    676s] ### set_via_blocked starts on Sun Jul 11 20:34:32 2021 with memory = 4203.56 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --3.14 [16]--
[07/11 20:34:32    676s] ### copy_flow starts on Sun Jul 11 20:34:32 2021 with memory = 4203.71 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --3.80 [16]--
[07/11 20:34:32    676s] #Routing resource analysis is done on Sun Jul 11 20:34:32 2021
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] ### report_flow_cap starts on Sun Jul 11 20:34:32 2021 with memory = 4193.93 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] #  Resource Analysis:
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/11 20:34:32    676s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/11 20:34:32    676s] #  --------------------------------------------------------------
[07/11 20:34:32    676s] #  li1            V        1736        3848      139876    87.89%
[07/11 20:34:32    676s] #  met1           H        2342        5202      139876    67.14%
[07/11 20:34:32    676s] #  met2           V        1738        3846      139876    67.31%
[07/11 20:34:32    676s] #  met3           H        1300        2793      139876    68.81%
[07/11 20:34:32    676s] #  met4           V         887        2835      139876    69.00%
[07/11 20:34:32    676s] #  met5           H         611          88      139876     9.20%
[07/11 20:34:32    676s] #  --------------------------------------------------------------
[07/11 20:34:32    676s] #  Total                   8615      60.61%      839256    61.56%
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] #  349 nets (2.31%) with 1 preferred extra spacing.
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.54 [16]--
[07/11 20:34:32    676s] ### analyze_m2_tracks starts on Sun Jul 11 20:34:32 2021 with memory = 4194.13 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:32    676s] ### report_initial_resource starts on Sun Jul 11 20:34:32 2021 with memory = 4194.13 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:32    676s] ### mark_pg_pins_accessibility starts on Sun Jul 11 20:34:32 2021 with memory = 4194.13 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.99 [16]--
[07/11 20:34:32    676s] ### set_net_region starts on Sun Jul 11 20:34:32 2021 with memory = 4194.13 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] #Global routing data preparation is done on Sun Jul 11 20:34:32 2021
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4193.94 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] #
[07/11 20:34:32    676s] ### prepare_level starts on Sun Jul 11 20:34:32 2021 with memory = 4193.94 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### init level 1 starts on Sun Jul 11 20:34:32 2021 with memory = 4193.94 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.97 [16]--
[07/11 20:34:32    676s] ### Level 1 hgrid = 374 X 374
[07/11 20:34:32    676s] ### prepare_level_flow starts on Sun Jul 11 20:34:32 2021 with memory = 4193.94 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    676s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:32    676s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --0.97 [16]--
[07/11 20:34:32    677s] #
[07/11 20:34:32    677s] #Global routing initialization is done on Sun Jul 11 20:34:32 2021
[07/11 20:34:32    677s] #
[07/11 20:34:32    677s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4193.94 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    677s] #
[07/11 20:34:32    677s] #start global routing iteration 1...
[07/11 20:34:32    677s] ### init_flow_edge starts on Sun Jul 11 20:34:32 2021 with memory = 4193.94 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    677s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.93 [16]--
[07/11 20:34:32    677s] ### routing at level 1 (topmost level) iter 0
[07/11 20:34:32    677s] ### measure_qor starts on Sun Jul 11 20:34:32 2021 with memory = 4195.14 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    677s] ### measure_congestion starts on Sun Jul 11 20:34:32 2021 with memory = 4195.14 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    677s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:32    677s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.14 [16]--
[07/11 20:34:32    677s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4194.45 (MB), peak = 4546.68 (MB)
[07/11 20:34:32    677s] #
[07/11 20:34:32    677s] #start global routing iteration 2...
[07/11 20:34:32    677s] ### routing at level 1 (topmost level) iter 1
[07/11 20:34:33    677s] ### measure_qor starts on Sun Jul 11 20:34:33 2021 with memory = 4194.96 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### measure_congestion starts on Sun Jul 11 20:34:33 2021 with memory = 4194.96 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    677s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.18 [16]--
[07/11 20:34:33    677s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4194.45 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] ### route_end starts on Sun Jul 11 20:34:33 2021 with memory = 4194.45 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #Total number of trivial nets (e.g. < 2 pins) = 1174 (skipped).
[07/11 20:34:33    677s] #Total number of routable nets = 13963.
[07/11 20:34:33    677s] #Total number of nets in the design = 15137.
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #13963 routable nets have routed wires.
[07/11 20:34:33    677s] #349 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #Routed nets constraints summary:
[07/11 20:34:33    677s] #-----------------------------
[07/11 20:34:33    677s] #        Rules   Unconstrained  
[07/11 20:34:33    677s] #-----------------------------
[07/11 20:34:33    677s] #      Default              75  
[07/11 20:34:33    677s] #-----------------------------
[07/11 20:34:33    677s] #        Total              75  
[07/11 20:34:33    677s] #-----------------------------
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #Routing constraints summary of the whole design:
[07/11 20:34:33    677s] #------------------------------------------------
[07/11 20:34:33    677s] #        Rules   Pref Extra Space   Unconstrained  
[07/11 20:34:33    677s] #------------------------------------------------
[07/11 20:34:33    677s] #      Default                349           13614  
[07/11 20:34:33    677s] #------------------------------------------------
[07/11 20:34:33    677s] #        Total                349           13614  
[07/11 20:34:33    677s] #------------------------------------------------
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] ### cal_base_flow starts on Sun Jul 11 20:34:33 2021 with memory = 4194.46 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### init_flow_edge starts on Sun Jul 11 20:34:33 2021 with memory = 4194.46 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.71 [16]--
[07/11 20:34:33    677s] ### cal_flow starts on Sun Jul 11 20:34:33 2021 with memory = 4194.64 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    677s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.96 [16]--
[07/11 20:34:33    677s] ### report_overcon starts on Sun Jul 11 20:34:33 2021 with memory = 4194.64 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #                 OverCon          
[07/11 20:34:33    677s] #                  #Gcell    %Gcell
[07/11 20:34:33    677s] #     Layer           (1)   OverCon  Flow/Cap
[07/11 20:34:33    677s] #  ----------------------------------------------
[07/11 20:34:33    677s] #  li1           0(0.00%)   (0.00%)     0.26  
[07/11 20:34:33    677s] #  met1          0(0.00%)   (0.00%)     0.30  
[07/11 20:34:33    677s] #  met2          0(0.00%)   (0.00%)     0.25  
[07/11 20:34:33    677s] #  met3          0(0.00%)   (0.00%)     0.17  
[07/11 20:34:33    677s] #  met4          0(0.00%)   (0.00%)     0.07  
[07/11 20:34:33    677s] #  met5          0(0.00%)   (0.00%)     0.05  
[07/11 20:34:33    677s] #  ----------------------------------------------
[07/11 20:34:33    677s] #     Total      0(0.00%)   (0.00%)
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/11 20:34:33    677s] #  Overflow after GR: 0.00% H + 0.00% V
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    677s] ### cal_base_flow starts on Sun Jul 11 20:34:33 2021 with memory = 4194.64 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### init_flow_edge starts on Sun Jul 11 20:34:33 2021 with memory = 4194.64 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.72 [16]--
[07/11 20:34:33    677s] ### cal_flow starts on Sun Jul 11 20:34:33 2021 with memory = 4194.64 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    677s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.01 [16]--
[07/11 20:34:33    677s] ### export_cong_map starts on Sun Jul 11 20:34:33 2021 with memory = 4194.64 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### PDZT_Export::export_cong_map starts on Sun Jul 11 20:34:33 2021 with memory = 4195.06 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.01 [16]--
[07/11 20:34:33    677s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --2.96 [16]--
[07/11 20:34:33    677s] ### import_cong_map starts on Sun Jul 11 20:34:33 2021 with memory = 4195.06 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    677s] ### update starts on Sun Jul 11 20:34:33 2021 with memory = 4195.06 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] #Complete Global Routing.
[07/11 20:34:33    677s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:34:33    677s] #Total wire length = 1248097 um.
[07/11 20:34:33    677s] #Total half perimeter of net bounding box = 1111519 um.
[07/11 20:34:33    677s] #Total wire length on LAYER li1 = 106146 um.
[07/11 20:34:33    677s] #Total wire length on LAYER met1 = 418495 um.
[07/11 20:34:33    677s] #Total wire length on LAYER met2 = 417501 um.
[07/11 20:34:33    677s] #Total wire length on LAYER met3 = 149314 um.
[07/11 20:34:33    677s] #Total wire length on LAYER met4 = 88221 um.
[07/11 20:34:33    677s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:34:33    677s] #Total number of vias = 86386
[07/11 20:34:33    677s] #Up-Via Summary (total 86386):
[07/11 20:34:33    677s] #           
[07/11 20:34:33    677s] #-----------------------
[07/11 20:34:33    677s] # li1             37182
[07/11 20:34:33    677s] # met1            38717
[07/11 20:34:33    677s] # met2             6286
[07/11 20:34:33    677s] # met3             3645
[07/11 20:34:33    677s] # met4              556
[07/11 20:34:33    677s] #-----------------------
[07/11 20:34:33    677s] #                 86386 
[07/11 20:34:33    677s] #
[07/11 20:34:33    677s] ### update cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.90 [16]--
[07/11 20:34:33    677s] ### report_overcon starts on Sun Jul 11 20:34:33 2021 with memory = 4202.23 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    677s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    677s] ### report_overcon starts on Sun Jul 11 20:34:33 2021 with memory = 4202.23 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    678s] #Max overcon = 0 track.
[07/11 20:34:33    678s] #Total overcon = 0.00%.
[07/11 20:34:33    678s] #Worst layer Gcell overcon rate = 0.00%.
[07/11 20:34:33    678s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.00 [16]--
[07/11 20:34:33    678s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.35 [16]--
[07/11 20:34:33    678s] ### global_route design signature (42): route=588194268 net_attr=1920975752
[07/11 20:34:33    678s] #
[07/11 20:34:33    678s] #Global routing statistics:
[07/11 20:34:33    678s] #Cpu time = 00:00:05
[07/11 20:34:33    678s] #Elapsed time = 00:00:02
[07/11 20:34:33    678s] #Increased memory = 9.69 (MB)
[07/11 20:34:33    678s] #Total memory = 4194.93 (MB)
[07/11 20:34:33    678s] #Peak memory = 4546.68 (MB)
[07/11 20:34:33    678s] #
[07/11 20:34:33    678s] #Finished global routing on Sun Jul 11 20:34:33 2021
[07/11 20:34:33    678s] #
[07/11 20:34:33    678s] #
[07/11 20:34:33    678s] ### Time Record (Global Routing) is uninstalled.
[07/11 20:34:33    678s] ### Time Record (Data Preparation) is installed.
[07/11 20:34:33    678s] ### Time Record (Data Preparation) is uninstalled.
[07/11 20:34:33    678s] ### track-assign external-init starts on Sun Jul 11 20:34:33 2021 with memory = 4183.96 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    678s] ### Time Record (Track Assignment) is installed.
[07/11 20:34:33    678s] ### Time Record (Track Assignment) is uninstalled.
[07/11 20:34:33    678s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.42 [16]--
[07/11 20:34:33    678s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4183.96 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    678s] ### track-assign engine-init starts on Sun Jul 11 20:34:33 2021 with memory = 4183.96 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    678s] ### Time Record (Track Assignment) is installed.
[07/11 20:34:33    678s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.4 GB --1.23 [16]--
[07/11 20:34:33    678s] ### track-assign core-engine starts on Sun Jul 11 20:34:33 2021 with memory = 4183.96 (MB), peak = 4546.68 (MB)
[07/11 20:34:33    678s] #Start Track Assignment.
[07/11 20:34:35    685s] #Done with 42 horizontal wires in 12 hboxes and 31 vertical wires in 12 hboxes.
[07/11 20:34:37    691s] #Done with 2 horizontal wires in 12 hboxes and 2 vertical wires in 12 hboxes.
[07/11 20:34:38    691s] #Complete Track Assignment.
[07/11 20:34:38    691s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:34:38    691s] #Total wire length = 1248398 um.
[07/11 20:34:38    691s] #Total half perimeter of net bounding box = 1111519 um.
[07/11 20:34:38    691s] #Total wire length on LAYER li1 = 106174 um.
[07/11 20:34:38    691s] #Total wire length on LAYER met1 = 418577 um.
[07/11 20:34:38    691s] #Total wire length on LAYER met2 = 417595 um.
[07/11 20:34:38    691s] #Total wire length on LAYER met3 = 149371 um.
[07/11 20:34:38    691s] #Total wire length on LAYER met4 = 88259 um.
[07/11 20:34:38    691s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:34:38    691s] #Total number of vias = 86386
[07/11 20:34:38    691s] #Up-Via Summary (total 86386):
[07/11 20:34:38    691s] #           
[07/11 20:34:38    691s] #-----------------------
[07/11 20:34:38    691s] # li1             37182
[07/11 20:34:38    691s] # met1            38717
[07/11 20:34:38    691s] # met2             6286
[07/11 20:34:38    691s] # met3             3645
[07/11 20:34:38    691s] # met4              556
[07/11 20:34:38    691s] #-----------------------
[07/11 20:34:38    691s] #                 86386 
[07/11 20:34:38    691s] #
[07/11 20:34:38    691s] ### track_assign design signature (45): route=361917766
[07/11 20:34:38    691s] ### track-assign core-engine cpu:00:00:13, real:00:00:04, mem:4.5 GB, peak:4.5 GB --3.03 [16]--
[07/11 20:34:38    691s] ### Time Record (Track Assignment) is uninstalled.
[07/11 20:34:38    691s] #cpu time = 00:00:13, elapsed time = 00:00:05, memory = 4182.86 (MB), peak = 4635.66 (MB)
[07/11 20:34:38    691s] #
[07/11 20:34:38    691s] #number of short segments in preferred routing layers
[07/11 20:34:38    691s] #	
[07/11 20:34:38    691s] #	
[07/11 20:34:38    691s] #
[07/11 20:34:38    692s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/11 20:34:38    692s] #Cpu time = 00:00:22
[07/11 20:34:38    692s] #Elapsed time = 00:00:09
[07/11 20:34:38    692s] #Increased memory = 7.73 (MB)
[07/11 20:34:38    692s] #Total memory = 4183.21 (MB)
[07/11 20:34:38    692s] #Peak memory = 4635.66 (MB)
[07/11 20:34:38    692s] #Using multithreading with 16 threads.
[07/11 20:34:38    692s] ### Time Record (Detail Routing) is installed.
[07/11 20:34:38    692s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/11 20:34:38    692s] #
[07/11 20:34:38    692s] #Start Detail Routing..
[07/11 20:34:38    692s] #
[07/11 20:34:38    692s] #Start litho driven routing to prevent litho hotspot patterns.
[07/11 20:34:38    692s] #start initial detail routing ...
[07/11 20:34:38    692s] ### Design has 0 dirty nets, 491 dirty-areas)
[07/11 20:34:38    692s] #   Improving pin accessing ...
[07/11 20:34:38    692s] #    elapsed time = 00:00:00, memory = 4192.34 (MB)
[07/11 20:34:38    693s] #   Improving pin accessing ...
[07/11 20:34:38    693s] #    elapsed time = 00:00:00, memory = 4239.19 (MB)
[07/11 20:34:38    695s] #   Improving pin accessing ...
[07/11 20:34:38    695s] #    elapsed time = 00:00:00, memory = 4590.81 (MB)
[07/11 20:34:39    696s] #   Improving pin accessing ...
[07/11 20:34:39    696s] #    elapsed time = 00:00:00, memory = 4591.19 (MB)
[07/11 20:34:39    696s] #   Improving pin accessing ...
[07/11 20:34:39    696s] #    elapsed time = 00:00:00, memory = 4591.61 (MB)
[07/11 20:34:39    697s] #    completing 60% with 1 violations
[07/11 20:34:39    698s] #    elapsed time = 00:00:01, memory = 4591.45 (MB)
[07/11 20:34:39    698s] #    completing 70% with 1 violations
[07/11 20:34:39    698s] #    elapsed time = 00:00:01, memory = 4591.38 (MB)
[07/11 20:34:39    699s] #    completing 80% with 1 violations
[07/11 20:34:39    699s] #    elapsed time = 00:00:01, memory = 4601.62 (MB)
[07/11 20:34:39    700s] #    completing 90% with 2 violations
[07/11 20:34:39    700s] #    elapsed time = 00:00:01, memory = 4621.86 (MB)
[07/11 20:34:39    700s] #    completing 100% with 2 violations
[07/11 20:34:39    700s] #    elapsed time = 00:00:01, memory = 4621.51 (MB)
[07/11 20:34:39    701s] # ECO: 0.4% of the total area was rechecked for DRC, and 1.1% required routing.
[07/11 20:34:39    701s] #   number of violations = 2
[07/11 20:34:39    701s] #
[07/11 20:34:39    701s] #    By Layer and Type :
[07/11 20:34:39    701s] #	         MetSpc   Totals
[07/11 20:34:39    701s] #	li1           2        2
[07/11 20:34:39    701s] #	Totals        2        2
[07/11 20:34:39    701s] #91 out of 239303 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[07/11 20:34:39    701s] #0.0% of the total area is being checked for drcs
[07/11 20:34:39    701s] #0.0% of the total area was checked
[07/11 20:34:39    701s] #   number of violations = 2
[07/11 20:34:39    701s] #
[07/11 20:34:39    701s] #    By Layer and Type :
[07/11 20:34:39    701s] #	         MetSpc   Totals
[07/11 20:34:39    701s] #	li1           2        2
[07/11 20:34:39    701s] #	Totals        2        2
[07/11 20:34:39    701s] #cpu time = 00:00:09, elapsed time = 00:00:01, memory = 4203.17 (MB), peak = 4635.66 (MB)
[07/11 20:34:39    702s] #start 1st optimization iteration ...
[07/11 20:34:39    702s] #   number of violations = 0
[07/11 20:34:39    702s] #    number of process antenna violations = 9
[07/11 20:34:39    702s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4202.93 (MB), peak = 4635.66 (MB)
[07/11 20:34:40    703s] #Complete Detail Routing.
[07/11 20:34:40    703s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:34:40    703s] #Total wire length = 1248120 um.
[07/11 20:34:40    703s] #Total half perimeter of net bounding box = 1111519 um.
[07/11 20:34:40    703s] #Total wire length on LAYER li1 = 106102 um.
[07/11 20:34:40    703s] #Total wire length on LAYER met1 = 418474 um.
[07/11 20:34:40    703s] #Total wire length on LAYER met2 = 417541 um.
[07/11 20:34:40    703s] #Total wire length on LAYER met3 = 149358 um.
[07/11 20:34:40    703s] #Total wire length on LAYER met4 = 88224 um.
[07/11 20:34:40    703s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:34:40    703s] #Total number of vias = 86437
[07/11 20:34:40    703s] #Up-Via Summary (total 86437):
[07/11 20:34:40    703s] #           
[07/11 20:34:40    703s] #-----------------------
[07/11 20:34:40    703s] # li1             37195
[07/11 20:34:40    703s] # met1            38759
[07/11 20:34:40    703s] # met2             6284
[07/11 20:34:40    703s] # met3             3643
[07/11 20:34:40    703s] # met4              556
[07/11 20:34:40    703s] #-----------------------
[07/11 20:34:40    703s] #                 86437 
[07/11 20:34:40    703s] #
[07/11 20:34:40    703s] #Total number of DRC violations = 0
[07/11 20:34:40    703s] ### Time Record (Detail Routing) is uninstalled.
[07/11 20:34:40    703s] #Cpu time = 00:00:11
[07/11 20:34:40    703s] #Elapsed time = 00:00:02
[07/11 20:34:40    703s] #Increased memory = 17.06 (MB)
[07/11 20:34:40    703s] #Total memory = 4200.27 (MB)
[07/11 20:34:40    703s] #Peak memory = 4635.66 (MB)
[07/11 20:34:40    703s] ### Time Record (Antenna Fixing) is installed.
[07/11 20:34:40    703s] #
[07/11 20:34:40    703s] #start routing for process antenna violation fix ...
[07/11 20:34:40    703s] ### drc_pitch = 5600 (  5.6000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 7040 (  7.0400 um) top_pin_layer = 6
[07/11 20:34:40    704s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4203.50 (MB), peak = 4635.66 (MB)
[07/11 20:34:40    704s] #
[07/11 20:34:40    704s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:34:40    704s] #Total wire length = 1248124 um.
[07/11 20:34:40    704s] #Total half perimeter of net bounding box = 1111519 um.
[07/11 20:34:40    704s] #Total wire length on LAYER li1 = 106102 um.
[07/11 20:34:40    704s] #Total wire length on LAYER met1 = 418461 um.
[07/11 20:34:40    704s] #Total wire length on LAYER met2 = 417546 um.
[07/11 20:34:40    704s] #Total wire length on LAYER met3 = 149371 um.
[07/11 20:34:40    704s] #Total wire length on LAYER met4 = 88224 um.
[07/11 20:34:40    704s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:34:40    704s] #Total number of vias = 86449
[07/11 20:34:40    704s] #Up-Via Summary (total 86449):
[07/11 20:34:40    704s] #           
[07/11 20:34:40    704s] #-----------------------
[07/11 20:34:40    704s] # li1             37195
[07/11 20:34:40    704s] # met1            38767
[07/11 20:34:40    704s] # met2             6288
[07/11 20:34:40    704s] # met3             3643
[07/11 20:34:40    704s] # met4              556
[07/11 20:34:40    704s] #-----------------------
[07/11 20:34:40    704s] #                 86449 
[07/11 20:34:40    704s] #
[07/11 20:34:40    704s] #Total number of DRC violations = 0
[07/11 20:34:40    704s] #Total number of process antenna violations = 1
[07/11 20:34:40    704s] #Total number of net violated process antenna rule = 1 ant fix stage
[07/11 20:34:40    704s] #
[07/11 20:34:40    705s] #
[07/11 20:34:40    705s] # start diode insertion for process antenna violation fix ...
[07/11 20:34:40    705s] # output diode eco list to '.nano_eco_diode.list1'.
[07/11 20:34:40    705s] #
[07/11 20:34:40    705s] OPERPROF: Starting DPlace-Init at level 1, MEM:4577.1M
[07/11 20:34:40    705s] z: 1, totalTracks: 1
[07/11 20:34:40    705s] z: 3, totalTracks: 1
[07/11 20:34:40    705s] z: 5, totalTracks: 1
[07/11 20:34:40    705s] #spOpts: N=130 mergeVia=F 
[07/11 20:34:41    706s] All LLGs are deleted
[07/11 20:34:41    706s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4577.1M
[07/11 20:34:41    706s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:4577.1M
[07/11 20:34:41    706s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4577.1M
[07/11 20:34:41    706s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4577.1M
[07/11 20:34:41    706s] Core basic site is unithd
[07/11 20:34:41    706s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4577.1M
[07/11 20:34:41    707s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.910, REAL:0.085, MEM:4577.1M
[07/11 20:34:41    707s] SiteArray: non-trimmed site array dimensions = 922 x 5460
[07/11 20:34:41    707s] SiteArray: use 20,770,816 bytes
[07/11 20:34:41    707s] SiteArray: current memory after site array memory allocation 4577.1M
[07/11 20:34:41    707s] SiteArray: FP blocked sites are writable
[07/11 20:34:41    707s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/11 20:34:41    707s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4577.1M
[07/11 20:34:41    708s] Process 42727 wires and vias for routing blockage analysis
[07/11 20:34:41    708s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.110, REAL:0.091, MEM:4577.1M
[07/11 20:34:41    708s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:2.280, REAL:0.307, MEM:4577.1M
[07/11 20:34:41    708s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.560, REAL:0.596, MEM:4577.1M
[07/11 20:34:41    708s] [CPU] DPlace-Init (cpu=0:00:03.0, real=0:00:01.0, mem=4577.1MB).
[07/11 20:34:41    708s] OPERPROF: Finished DPlace-Init at level 1, CPU:3.030, REAL:1.058, MEM:4577.1M
[07/11 20:34:42    709s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4577.1M
[07/11 20:34:42    710s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.058, MEM:4575.1M
[07/11 20:34:42    710s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4575.1M
[07/11 20:34:42    710s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4575.1M
[07/11 20:34:43    710s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4575.1M
[07/11 20:34:43    710s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.120, REAL:0.117, MEM:4575.1M
[07/11 20:34:43    710s] All LLGs are deleted
[07/11 20:34:43    710s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4575.1M
[07/11 20:34:43    710s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:4575.1M
[07/11 20:34:43    710s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4575.1M
[07/11 20:34:43    710s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:4575.1M
[07/11 20:34:43    710s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:4575.1M
[07/11 20:34:43    711s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.030, REAL:0.083, MEM:4575.1M
[07/11 20:34:43    711s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:4575.1M
[07/11 20:34:43    713s] Process 42743 wires and vias for routing blockage analysis
[07/11 20:34:43    713s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.400, REAL:0.100, MEM:4575.1M
[07/11 20:34:43    713s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:2.700, REAL:0.314, MEM:4575.1M
[07/11 20:34:43    713s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:2.950, REAL:0.564, MEM:4575.1M
[07/11 20:34:43    713s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.410, REAL:1.009, MEM:4575.1M
[07/11 20:34:43    713s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4575.1M
[07/11 20:34:43    713s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4575.1M
[07/11 20:34:44    714s] AddFiller init all instances time CPU:0.020, REAL:0.019
[07/11 20:34:44    714s] AddFiller main function time CPU:0.139, REAL:0.065
[07/11 20:34:44    714s] Filler instance commit time CPU:0.000, REAL:0.000
[07/11 20:34:44    714s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.250, REAL:0.121, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.250, REAL:0.121, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.250, REAL:0.122, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.250, REAL:0.122, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4575.1M
[07/11 20:34:44    714s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:4575.1M
[07/11 20:34:45    714s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.120, REAL:0.119, MEM:4575.1M
[07/11 20:34:45    714s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.180, REAL:0.187, MEM:4575.1M
[07/11 20:34:45    714s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.660, REAL:2.141, MEM:4575.1M
[07/11 20:34:45    714s] # 0 diode(s) added
[07/11 20:34:45    714s] # 0 old filler cell(s) deleted
[07/11 20:34:45    714s] # 0 new filler cell(s) added
[07/11 20:34:45    714s] #
[07/11 20:34:45    714s] ### after diode insertion design signature (56): cell=2134182106 placement=1605423545
[07/11 20:34:45    715s] #cpu time = 00:00:09, elapsed time = 00:00:04, memory = 4205.84 (MB), peak = 4635.66 (MB)
[07/11 20:34:45    715s] #
[07/11 20:34:45    715s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:34:45    715s] #Total wire length = 1248124 um.
[07/11 20:34:45    715s] #Total half perimeter of net bounding box = 1111519 um.
[07/11 20:34:45    715s] #Total wire length on LAYER li1 = 106102 um.
[07/11 20:34:45    715s] #Total wire length on LAYER met1 = 418461 um.
[07/11 20:34:45    715s] #Total wire length on LAYER met2 = 417546 um.
[07/11 20:34:45    715s] #Total wire length on LAYER met3 = 149371 um.
[07/11 20:34:45    715s] #Total wire length on LAYER met4 = 88224 um.
[07/11 20:34:45    715s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:34:45    715s] #Total number of vias = 86449
[07/11 20:34:45    715s] #Up-Via Summary (total 86449):
[07/11 20:34:45    715s] #           
[07/11 20:34:45    715s] #-----------------------
[07/11 20:34:45    715s] # li1             37195
[07/11 20:34:45    715s] # met1            38767
[07/11 20:34:45    715s] # met2             6288
[07/11 20:34:45    715s] # met3             3643
[07/11 20:34:45    715s] # met4              556
[07/11 20:34:45    715s] #-----------------------
[07/11 20:34:45    715s] #                 86449 
[07/11 20:34:45    715s] #
[07/11 20:34:45    715s] #Total number of DRC violations = 0
[07/11 20:34:45    715s] #Total number of process antenna violations = 1
[07/11 20:34:45    715s] #Total number of net violated process antenna rule = 1 
[07/11 20:34:45    715s] #
[07/11 20:34:45    716s] #
[07/11 20:34:45    716s] #Total number of nets with non-default rule or having extra spacing = 349
[07/11 20:34:45    716s] #Total wire length = 1248124 um.
[07/11 20:34:45    716s] #Total half perimeter of net bounding box = 1111519 um.
[07/11 20:34:45    716s] #Total wire length on LAYER li1 = 106102 um.
[07/11 20:34:45    716s] #Total wire length on LAYER met1 = 418461 um.
[07/11 20:34:45    716s] #Total wire length on LAYER met2 = 417546 um.
[07/11 20:34:45    716s] #Total wire length on LAYER met3 = 149371 um.
[07/11 20:34:45    716s] #Total wire length on LAYER met4 = 88224 um.
[07/11 20:34:45    716s] #Total wire length on LAYER met5 = 68421 um.
[07/11 20:34:45    716s] #Total number of vias = 86449
[07/11 20:34:45    716s] #Up-Via Summary (total 86449):
[07/11 20:34:45    716s] #           
[07/11 20:34:45    716s] #-----------------------
[07/11 20:34:45    716s] # li1             37195
[07/11 20:34:45    716s] # met1            38767
[07/11 20:34:45    716s] # met2             6288
[07/11 20:34:45    716s] # met3             3643
[07/11 20:34:45    716s] # met4              556
[07/11 20:34:45    716s] #-----------------------
[07/11 20:34:45    716s] #                 86449 
[07/11 20:34:45    716s] #
[07/11 20:34:45    716s] #Total number of DRC violations = 0
[07/11 20:34:45    716s] #Total number of process antenna violations = 1
[07/11 20:34:45    716s] #Total number of net violated process antenna rule = 1 
[07/11 20:34:45    716s] #
[07/11 20:34:45    716s] ### Time Record (Antenna Fixing) is uninstalled.
[07/11 20:34:45    716s] #detailRoute Statistics:
[07/11 20:34:45    716s] #Cpu time = 00:00:25
[07/11 20:34:45    716s] #Elapsed time = 00:00:07
[07/11 20:34:45    716s] #Increased memory = 22.63 (MB)
[07/11 20:34:45    716s] #Total memory = 4205.84 (MB)
[07/11 20:34:45    716s] #Peak memory = 4635.66 (MB)
[07/11 20:34:45    716s] #Skip updating routing design signature in db-snapshot flow
[07/11 20:34:45    716s] ### global_detail_route design signature (57): route=419834330 flt_obj=0 vio=1850859035 shield_wire=1
[07/11 20:34:45    716s] ### Time Record (DB Export) is installed.
[07/11 20:34:45    716s] ### export design design signature (58): route=419834330 flt_obj=0 vio=1850859035 swire=939365456 shield_wire=1 net_attr=2067406341 dirty_area=0 del_dirty_area=0 cell=2134182106 placement=1605423545 pin_access=1491923212 inst_pattern=1 halo=2089763550
[07/11 20:34:46    718s] ### Time Record (DB Export) is uninstalled.
[07/11 20:34:46    718s] ### Time Record (Post Callback) is installed.
[07/11 20:34:46    718s] ### Time Record (Post Callback) is uninstalled.
[07/11 20:34:46    718s] #
[07/11 20:34:46    718s] #globalDetailRoute statistics:
[07/11 20:34:46    718s] #Cpu time = 00:00:54
[07/11 20:34:46    718s] #Elapsed time = 00:00:21
[07/11 20:34:46    718s] #Increased memory = -253.07 (MB)
[07/11 20:34:46    718s] #Total memory = 3829.09 (MB)
[07/11 20:34:46    718s] #Peak memory = 4635.66 (MB)
[07/11 20:34:46    718s] #Number of warnings = 2
[07/11 20:34:46    718s] #Total number of warnings = 12
[07/11 20:34:46    718s] #Number of fails = 0
[07/11 20:34:46    718s] #Total number of fails = 0
[07/11 20:34:46    718s] #Complete globalDetailRoute on Sun Jul 11 20:34:46 2021
[07/11 20:34:46    718s] #
[07/11 20:34:46    718s] ### Time Record (globalDetailRoute) is uninstalled.
[07/11 20:34:46    718s] ### 
[07/11 20:34:46    718s] ###   Scalability Statistics
[07/11 20:34:46    718s] ### 
[07/11 20:34:46    718s] ### --------------------------------+----------------+----------------+----------------+
[07/11 20:34:46    718s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/11 20:34:46    718s] ### --------------------------------+----------------+----------------+----------------+
[07/11 20:34:46    718s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/11 20:34:46    718s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/11 20:34:46    718s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/11 20:34:46    718s] ###   DB Import                     |        00:00:06|        00:00:03|             1.8|
[07/11 20:34:46    718s] ###   DB Export                     |        00:00:02|        00:00:01|             1.6|
[07/11 20:34:46    718s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[07/11 20:34:46    718s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.2|
[07/11 20:34:46    718s] ###   Global Routing                |        00:00:05|        00:00:02|             3.0|
[07/11 20:34:46    718s] ###   Track Assignment              |        00:00:13|        00:00:05|             3.0|
[07/11 20:34:46    718s] ###   Detail Routing                |        00:00:11|        00:00:02|             6.5|
[07/11 20:34:46    718s] ###   Antenna Fixing                |        00:00:13|        00:00:05|             2.5|
[07/11 20:34:46    718s] ###   Entire Command                |        00:00:54|        00:00:21|             2.6|
[07/11 20:34:46    718s] ### --------------------------------+----------------+----------------+----------------+
[07/11 20:34:46    718s] ### 
[07/11 20:34:46    718s] *** EcoRoute #2 [finish] : cpu/real = 0:00:54.4/0:00:20.7 (2.6), totSession cpu/real = 0:11:58.6/0:05:02.9 (2.4), mem = 4406.9M
[07/11 20:34:46    718s] 
[07/11 20:34:46    718s] =============================================================================================
[07/11 20:34:46    718s]  Step TAT Report for EcoRoute #2                                                20.13-s083_1
[07/11 20:34:46    718s] =============================================================================================
[07/11 20:34:46    718s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:34:46    718s] ---------------------------------------------------------------------------------------------
[07/11 20:34:46    718s] [ GlobalRoute            ]      1   0:00:01.8  (   8.7 % )     0:00:01.8 /  0:00:05.5    3.0
[07/11 20:34:46    718s] [ DetailRoute            ]      1   0:00:01.7  (   8.3 % )     0:00:01.7 /  0:00:11.3    6.5
[07/11 20:34:46    718s] [ MISC                   ]          0:00:17.2  (  83.0 % )     0:00:17.2 /  0:00:37.7    2.2
[07/11 20:34:46    718s] ---------------------------------------------------------------------------------------------
[07/11 20:34:46    718s]  EcoRoute #2 TOTAL                  0:00:20.7  ( 100.0 % )     0:00:20.7 /  0:00:54.4    2.6
[07/11 20:34:46    718s] ---------------------------------------------------------------------------------------------
[07/11 20:34:46    718s] 
[07/11 20:34:46    718s] **optDesign ... cpu = 0:11:09, real = 0:04:01, mem = 3812.9M, totSessionCpu=0:11:59 **
[07/11 20:34:46    718s] -routeWithEco false                       # bool, default=false, user setting
[07/11 20:34:46    718s] -routeSelectedNetOnly false               # bool, default=false
[07/11 20:34:46    718s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/11 20:34:46    718s] -routeWithSiDriven false                  # bool, default=false
[07/11 20:34:46    718s] New Signature Flow (restoreNanoRouteOptions) ....
[07/11 20:34:46    718s] Extraction called for design 'deconv_kernel_estimator_top_level' of instances=239303 and nets=15137 using extraction engine 'postRoute' at effort level 'low' .
[07/11 20:34:46    718s] PostRoute (effortLevel low) RC Extraction called for design deconv_kernel_estimator_top_level.
[07/11 20:34:46    718s] RC Extraction called in multi-corner(1) mode.
[07/11 20:34:46    718s] Process corner(s) are loaded.
[07/11 20:34:46    718s]  Corner: typical
[07/11 20:34:46    718s] extractDetailRC Option : -outfile /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d -maxResLength 200  -extended
[07/11 20:34:46    718s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/11 20:34:46    718s]       RC Corner Indexes            0   
[07/11 20:34:46    718s] Capacitance Scaling Factor   : 1.00000 
[07/11 20:34:46    718s] Coupling Cap. Scaling Factor : 1.00000 
[07/11 20:34:46    718s] Resistance Scaling Factor    : 1.00000 
[07/11 20:34:46    718s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 20:34:46    718s] Clock Res. Scaling Factor    : 1.00000 
[07/11 20:34:46    718s] Shrink Factor                : 1.00000
[07/11 20:34:47    718s] LayerId::1 widthSet size::4
[07/11 20:34:47    718s] LayerId::2 widthSet size::4
[07/11 20:34:47    718s] LayerId::3 widthSet size::5
[07/11 20:34:47    718s] LayerId::4 widthSet size::4
[07/11 20:34:47    718s] LayerId::5 widthSet size::5
[07/11 20:34:47    718s] LayerId::6 widthSet size::2
[07/11 20:34:47    718s] Initializing multi-corner capacitance tables ... 
[07/11 20:34:47    718s] Initializing multi-corner resistance tables ...
[07/11 20:34:47    719s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300392 ; uaWl: 1.000000 ; uaWlH: 0.237873 ; aWlH: 0.000000 ; Pmax: 0.856100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:34:47    719s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4406.9M)
[07/11 20:34:47    719s] Creating parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for storing RC.
[07/11 20:34:48    719s] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 4444.5M)
[07/11 20:34:48    720s] Extracted 20.001% (CPU Time= 0:00:01.2  MEM= 4444.5M)
[07/11 20:34:48    720s] Extracted 30.0012% (CPU Time= 0:00:01.3  MEM= 4444.5M)
[07/11 20:34:48    720s] Extracted 40.0007% (CPU Time= 0:00:01.6  MEM= 4444.5M)
[07/11 20:34:49    720s] Extracted 50.0009% (CPU Time= 0:00:02.1  MEM= 4444.5M)
[07/11 20:34:49    721s] Extracted 60.0011% (CPU Time= 0:00:02.3  MEM= 4444.5M)
[07/11 20:34:49    721s] Extracted 70.0007% (CPU Time= 0:00:02.4  MEM= 4444.5M)
[07/11 20:34:49    721s] Extracted 80.0008% (CPU Time= 0:00:02.8  MEM= 4444.5M)
[07/11 20:34:50    722s] Extracted 90.001% (CPU Time= 0:00:03.3  MEM= 4448.5M)
[07/11 20:34:51    722s] Extracted 100% (CPU Time= 0:00:03.9  MEM= 4448.5M)
[07/11 20:34:51    722s] Number of Extracted Resistors     : 262918
[07/11 20:34:51    722s] Number of Extracted Ground Cap.   : 267579
[07/11 20:34:51    722s] Number of Extracted Coupling Cap. : 397780
[07/11 20:34:51    722s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 4452.512M)
[07/11 20:34:51    722s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[07/11 20:34:51    722s]  Corner: typical
[07/11 20:34:51    722s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4452.5M)
[07/11 20:34:51    722s] Creating parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb_Filter.rcdb.d' for storing RC.
[07/11 20:34:52    723s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 13963 access done (mem: 4452.512M)
[07/11 20:34:52    723s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4452.512M)
[07/11 20:34:52    723s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 4452.512M)
[07/11 20:34:52    723s] processing rcdb (/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d) for hinst (top) of cell (deconv_kernel_estimator_top_level);
[07/11 20:34:54    725s] Closing parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d': 0 access done (mem: 4452.512M)
[07/11 20:34:54    725s] Lumped Parasitic Loading Completed (total cpu=0:00:02.4, real=0:00:02.0, current mem=4452.512M)
[07/11 20:34:54    725s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:08.0  MEM: 4452.512M)
[07/11 20:34:54    725s] **INFO: flowCheckPoint #9 OptimizationRecovery
[07/11 20:34:54    725s] Starting delay calculation for Setup views
[07/11 20:34:55    725s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 20:34:55    725s] #################################################################################
[07/11 20:34:55    725s] # Design Stage: PostRoute
[07/11 20:34:55    725s] # Design Name: deconv_kernel_estimator_top_level
[07/11 20:34:55    725s] # Design Mode: 130nm
[07/11 20:34:55    725s] # Analysis Mode: MMMC OCV 
[07/11 20:34:55    725s] # Parasitics Mode: SPEF/RCDB 
[07/11 20:34:55    725s] # Signoff Settings: SI On 
[07/11 20:34:55    725s] #################################################################################
[07/11 20:34:55    727s] Topological Sorting (REAL = 0:00:00.0, MEM = 4454.7M, InitMEM = 4452.8M)
[07/11 20:34:56    729s] Setting infinite Tws ...
[07/11 20:34:56    729s] First Iteration Infinite Tw... 
[07/11 20:34:56    729s] Calculate early delays in OCV mode...
[07/11 20:34:56    729s] Calculate late delays in OCV mode...
[07/11 20:34:56    729s] Start delay calculation (fullDC) (16 T). (MEM=4454.69)
[07/11 20:34:56    729s] LayerId::1 widthSet size::4
[07/11 20:34:56    729s] LayerId::2 widthSet size::4
[07/11 20:34:56    729s] LayerId::3 widthSet size::5
[07/11 20:34:56    729s] LayerId::4 widthSet size::4
[07/11 20:34:56    729s] LayerId::5 widthSet size::5
[07/11 20:34:56    729s] LayerId::6 widthSet size::2
[07/11 20:34:56    729s] Initializing multi-corner capacitance tables ... 
[07/11 20:34:56    729s] Initializing multi-corner resistance tables ...
[07/11 20:34:56    729s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300392 ; uaWl: 1.000000 ; uaWlH: 0.237873 ; aWlH: 0.000000 ; Pmax: 0.856100 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 81 ; 
[07/11 20:34:56    729s] End AAE Lib Interpolated Model. (MEM=4466.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:34:56    729s] Opening parasitic data file '/tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/deconv_kernel_estimator_top_level_26570_SxSh1d.rcdb.d' for reading (mem: 4466.301M)
[07/11 20:34:56    729s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4468.3M)
[07/11 20:34:56    729s] AAE_INFO: 16 threads acquired from CTE.
[07/11 20:34:57    743s] Total number of fetched objects 14499
[07/11 20:34:57    743s] AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
[07/11 20:34:58    755s] Total number of fetched objects 14499
[07/11 20:34:58    755s] AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
[07/11 20:34:58    755s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[07/11 20:34:58    756s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[07/11 20:34:58    756s] End delay calculation. (MEM=5188.52 CPU=0:00:25.3 REAL=0:00:02.0)
[07/11 20:34:58    756s] End delay calculation (fullDC). (MEM=5188.52 CPU=0:00:27.1 REAL=0:00:02.0)
[07/11 20:34:58    756s] *** CDM Built up (cpu=0:00:30.4  real=0:00:03.0  mem= 5188.5M) ***
[07/11 20:34:59    762s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5156.5M)
[07/11 20:34:59    762s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 20:34:59    762s] Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 5188.5M)
[07/11 20:35:00    762s] Starting SI iteration 2
[07/11 20:35:00    762s] Calculate early delays in OCV mode...
[07/11 20:35:00    762s] Calculate late delays in OCV mode...
[07/11 20:35:00    762s] Start delay calculation (fullDC) (16 T). (MEM=4490.63)
[07/11 20:35:00    762s] End AAE Lib Interpolated Model. (MEM=4490.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:35:00    763s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/11 20:35:00    763s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/11 20:35:00    763s] Total number of fetched objects 14499
[07/11 20:35:00    763s] AAE_INFO-618: Total number of nets in the design is 15137,  1.5 percent of the nets selected for SI analysis
[07/11 20:35:00    764s] Total number of fetched objects 14499
[07/11 20:35:00    764s] AAE_INFO-618: Total number of nets in the design is 15137,  1.9 percent of the nets selected for SI analysis
[07/11 20:35:00    764s] End delay calculation. (MEM=5136.34 CPU=0:00:01.8 REAL=0:00:00.0)
[07/11 20:35:00    764s] End delay calculation (fullDC). (MEM=5136.34 CPU=0:00:01.9 REAL=0:00:00.0)
[07/11 20:35:00    764s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 5136.3M) ***
[07/11 20:35:02    771s] *** Done Building Timing Graph (cpu=0:00:46.4 real=0:00:08.0 totSessionCpu=0:12:52 mem=5102.3M)
[07/11 20:35:02    772s]   Timing Snapshot: (REF)
[07/11 20:35:02    772s]      Weighted WNS: 0.000
[07/11 20:35:02    772s]       All  PG WNS: 0.000
[07/11 20:35:02    772s]       High PG WNS: 0.000
[07/11 20:35:02    772s]       All  PG TNS: 0.000
[07/11 20:35:02    772s]       High PG TNS: 0.000
[07/11 20:35:02    772s]       Low  PG TNS: 0.000
[07/11 20:35:02    772s]    Category Slack: { [L, 0.162] [H, 12.771] [H, 1.326] }
[07/11 20:35:02    772s] 
[07/11 20:35:02    772s] **optDesign ... cpu = 0:12:03, real = 0:04:17, mem = 4130.5M, totSessionCpu=0:12:53 **
[07/11 20:35:02    772s] ** Profile ** Start :  cpu=0:00:00.0, mem=4490.3M
[07/11 20:35:02    772s] All LLGs are deleted
[07/11 20:35:02    772s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4490.3M
[07/11 20:35:02    772s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:4490.3M
[07/11 20:35:02    772s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4490.3M
[07/11 20:35:02    772s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4490.3M
[07/11 20:35:03    772s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4490.3M
[07/11 20:35:03    775s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:3.120, REAL:0.215, MEM:4522.3M
[07/11 20:35:03    776s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4522.3M
[07/11 20:35:03    779s] Process 302607 wires and vias for routing blockage analysis
[07/11 20:35:03    779s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:3.750, REAL:0.333, MEM:4522.3M
[07/11 20:35:03    779s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:7.130, REAL:0.681, MEM:4522.3M
[07/11 20:35:03    780s] OPERPROF: Finished spInitSiteArr at level 1, CPU:7.380, REAL:0.939, MEM:4522.3M
[07/11 20:35:04    780s] ** Profile ** Other data :  cpu=0:00:07.9, mem=4522.3M
[07/11 20:35:04    781s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=4621.8M
[07/11 20:35:04    782s] ** Profile ** DRVs :  cpu=0:00:01.2, mem=4618.3M
[07/11 20:35:04    782s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.162  |  0.000  | 12.771  |   N/A   |  0.162  |   N/A   | 16.126  | 17.907  |  1.326  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    350 (350)     |   -0.188   |    351 (351)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.054%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4618.3M
[07/11 20:35:04    782s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noUpsize -noDownsize -noDelBuf -noDeclone -total_power -skipMipr -accuratePCDU -noTimingUpdate -noViewPrune -noSeq -postRoute -leakage -nativePathGroupFlow
[07/11 20:35:04    782s] Info: 349 clock nets excluded from IPO operation.
[07/11 20:35:04    782s] ### Creating LA Mngr. totSessionCpu=0:13:02 mem=4618.3M
[07/11 20:35:04    782s] ### Creating LA Mngr, finished. totSessionCpu=0:13:02 mem=4618.3M
[07/11 20:35:04    782s] z: 1, totalTracks: 1
[07/11 20:35:04    782s] z: 3, totalTracks: 1
[07/11 20:35:04    782s] z: 5, totalTracks: 1
[07/11 20:35:04    782s] #spOpts: N=130 mergeVia=F 
[07/11 20:35:04    782s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4618.3M
[07/11 20:35:05    783s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.314, MEM:4618.3M
[07/11 20:35:05    783s] End AAE Lib Interpolated Model. (MEM=4618.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin: Leakage Power Optimization
[07/11 20:35:05    783s] Processing average sequential pin duty cycle 
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin Power Analysis
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s]              0V	    VSSE
[07/11 20:35:05    783s]              0V	    VSSPST
[07/11 20:35:05    783s]              0V	    VPW
[07/11 20:35:05    783s]              0V	    VSS
[07/11 20:35:05    783s]              0V	    VDDPE
[07/11 20:35:05    783s]              0V	    VDDCE
[07/11 20:35:05    783s]              0V	    POC
[07/11 20:35:05    783s]              0V	    VDDPST
[07/11 20:35:05    783s]              0V	    VNW
[07/11 20:35:05    783s]            1.8V	    VDD
[07/11 20:35:05    783s] Begin Processing Timing Library for Power Calculation
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin Processing Timing Library for Power Calculation
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin Processing Power Net/Grid for Power Calculation
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4228.73MB/5890.39MB/4290.29MB)
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin Processing Timing Window Data for Power Calculation
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4228.73MB/5890.39MB/4290.29MB)
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin Processing User Attributes
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4228.73MB/5890.39MB/4290.29MB)
[07/11 20:35:05    783s] 
[07/11 20:35:05    783s] Begin Processing Signal Activity
[07/11 20:35:05    783s] 
[07/11 20:35:06    784s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=4228.73MB/5890.39MB/4290.29MB)
[07/11 20:35:06    784s] 
[07/11 20:35:06    784s] Begin Power Computation
[07/11 20:35:06    784s] 
[07/11 20:35:06    784s]       ----------------------------------------------------------
[07/11 20:35:06    784s]       # of cell(s) missing both power/leakage table: 0
[07/11 20:35:06    784s]       # of cell(s) missing power table: 1
[07/11 20:35:06    784s]       # of cell(s) missing leakage table: 0
[07/11 20:35:06    784s]       # of MSMV cell(s) missing power_level: 0
[07/11 20:35:06    784s]       ----------------------------------------------------------
[07/11 20:35:06    784s] CellName                                  Missing Table(s)
[07/11 20:35:06    784s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/11 20:35:06    784s] 
[07/11 20:35:06    784s] 
[07/11 20:35:06    786s] Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=4237.84MB/5891.92MB/4290.29MB)
[07/11 20:35:06    786s] 
[07/11 20:35:06    786s] Begin Processing User Attributes
[07/11 20:35:06    786s] 
[07/11 20:35:06    786s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4237.84MB/5891.92MB/4290.29MB)
[07/11 20:35:06    786s] 
[07/11 20:35:06    786s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4237.84MB/5891.92MB/4290.29MB)
[07/11 20:35:06    786s] 
[07/11 20:35:07    786s] *



[07/11 20:35:07    786s] Total Power
[07/11 20:35:07    786s] -----------------------------------------------------------------------------------------
[07/11 20:35:07    786s] Total Leakage Power:         0.28366580
[07/11 20:35:07    786s] -----------------------------------------------------------------------------------------
[07/11 20:35:07    787s] Processing average sequential pin duty cycle 
[07/11 20:35:07    787s]   Timing Snapshot: (REF)
[07/11 20:35:07    787s]      Weighted WNS: 0.000
[07/11 20:35:07    787s]       All  PG WNS: 0.000
[07/11 20:35:07    787s]       High PG WNS: 0.000
[07/11 20:35:07    787s]       All  PG TNS: 0.000
[07/11 20:35:07    787s]       High PG TNS: 0.000
[07/11 20:35:07    787s]       Low  PG TNS: 0.000
[07/11 20:35:07    787s]    Category Slack: { [L, 0.162] [H, 12.771] [H, 1.326] }
[07/11 20:35:07    787s] 
[07/11 20:35:07    787s] OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.162|0.000|
|All2Macro                       |12.771|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.326|0.000|
|HEPG                            | 1.326|0.000|
|All Paths                       | 0.162|0.000|
+--------------------------------+------+-----+

[07/11 20:35:07    787s] Begin: Core Leakage Power Optimization
[07/11 20:35:07    787s] *** PowerOpt #2 [begin] : totSession cpu/real = 0:13:07.5/0:05:24.0 (2.4), mem = 5026.2M
[07/11 20:35:07    787s] Processing average sequential pin duty cycle 
[07/11 20:35:07    787s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.26570.9
[07/11 20:35:07    787s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:35:08    788s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:35:08    788s] (I,S,L,T): analysis_default: NA, NA, 4.67716e-05, 4.67716e-05
[07/11 20:35:08    788s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:35:08    788s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:35:08    788s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:35:08    788s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 20:35:08    788s] ### Creating PhyDesignMc. totSessionCpu=0:13:08 mem=5026.2M
[07/11 20:35:08    788s] OPERPROF: Starting DPlace-Init at level 1, MEM:5026.2M
[07/11 20:35:08    788s] z: 1, totalTracks: 1
[07/11 20:35:08    788s] z: 3, totalTracks: 1
[07/11 20:35:08    788s] z: 5, totalTracks: 1
[07/11 20:35:08    788s] #spOpts: N=130 mergeVia=F 
[07/11 20:35:08    788s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5026.2M
[07/11 20:35:08    788s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.328, MEM:5026.2M
[07/11 20:35:08    789s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=5026.2MB).
[07/11 20:35:08    789s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.630, REAL:0.627, MEM:5026.2M
[07/11 20:35:10    794s] TotalInstCnt at PhyDesignMc Initialization: 12,013
[07/11 20:35:10    794s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:14 mem=5026.2M
[07/11 20:35:10    794s] #optDebug: Start CG creation (mem=5026.2M)
[07/11 20:35:10    794s]  ...processing cgPrt (cpu=0:00:00.5, mem=5070.0M)
[07/11 20:35:10    794s]  ...processing cgEgp (cpu=0:00:00.5, mem=5070.0M)
[07/11 20:35:10    794s]  ...processing cgPbk (cpu=0:00:00.5, mem=5070.0M)
[07/11 20:35:10    794s]  ...processing cgNrb(cpu=0:00:00.5, mem=5070.0M)
[07/11 20:35:10    794s]  ...processing cgObs (cpu=0:00:00.8, mem=5070.0M)
[07/11 20:35:10    794s]  ...processing cgCon (cpu=0:00:00.8, mem=5070.0M)
[07/11 20:35:10    794s]  ...processing cgPdm (cpu=0:00:00.8, mem=5070.0M)
[07/11 20:35:11    794s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=5070.0M)
[07/11 20:35:11    794s] ### Creating RouteCongInterface, started
[07/11 20:35:11    795s] ### Creating RouteCongInterface, finished
[07/11 20:35:11    795s] Usable buffer cells for single buffer setup transform:
[07/11 20:35:11    795s] sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
[07/11 20:35:11    795s] Number of usable buffer cells above: 12
[07/11 20:35:12    796s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5070.0M
[07/11 20:35:12    796s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.006, MEM:5070.0M
[07/11 20:35:14    798s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:35:14    799s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:35:14    799s] Info: violation cost 56.729988 (cap = 0.000000, tran = 56.729988, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:35:14    799s] Begin: glitch net info
[07/11 20:35:14    799s] glitch slack range: number of glitch nets
[07/11 20:35:14    799s] glitch slack < -0.32 : 0
[07/11 20:35:14    799s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:35:14    799s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:35:14    799s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:35:14    799s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:35:14    799s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:35:14    799s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:35:14    799s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:35:14    799s] -0.04 < glitch slack : 0
[07/11 20:35:14    799s] End: glitch net info
[07/11 20:35:14    799s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[07/11 20:35:14    799s] +---------+---------+--------+--------+------------+--------+
[07/11 20:35:14    799s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/11 20:35:14    799s] +---------+---------+--------+--------+------------+--------+
[07/11 20:35:14    799s] |  100.00%|        -|   0.000|   0.000|   0:00:00.0| 5069.9M|
[07/11 20:35:14    799s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/11 20:35:14    799s] Running power reclaim iteration with 0.00001 cutoff 
[07/11 20:35:15    803s] |  100.00%|        0|   0.000|   0.000|   0:00:01.0| 5317.9M|
[07/11 20:35:15    803s] +---------+---------+--------+--------+------------+--------+
[07/11 20:35:15    803s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[07/11 20:35:15    803s] 
[07/11 20:35:15    803s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/11 20:35:15    803s] --------------------------------------------------------------
[07/11 20:35:15    803s] |                                   | Total     | Sequential |
[07/11 20:35:15    803s] --------------------------------------------------------------
[07/11 20:35:15    803s] | Num insts resized                 |       0  |       0    |
[07/11 20:35:15    803s] | Num insts undone                  |       0  |       0    |
[07/11 20:35:15    803s] | Num insts Downsized               |       0  |       0    |
[07/11 20:35:15    803s] | Num insts Samesized               |       0  |       0    |
[07/11 20:35:15    803s] | Num insts Upsized                 |       0  |       0    |
[07/11 20:35:15    803s] | Num multiple commits+uncommits    |       0  |       -    |
[07/11 20:35:15    803s] --------------------------------------------------------------
[07/11 20:35:15    804s] Bottom Preferred Layer:
[07/11 20:35:15    804s] +-------------+------------+----------+
[07/11 20:35:15    804s] |    Layer    |    CLK     |   Rule   |
[07/11 20:35:15    804s] +-------------+------------+----------+
[07/11 20:35:15    804s] | met2 (z=3)  |        349 | default  |
[07/11 20:35:15    804s] +-------------+------------+----------+
[07/11 20:35:15    804s] Via Pillar Rule:
[07/11 20:35:15    804s]     None
[07/11 20:35:15    804s] Finished writing unified metrics of routing constraints.
[07/11 20:35:15    804s] 
[07/11 20:35:15    804s] 
[07/11 20:35:15    804s] =======================================================================
[07/11 20:35:15    804s]                 Reasons for not reclaiming further
[07/11 20:35:15    804s] =======================================================================
[07/11 20:35:15    804s] *info: Total 1561 instance(s) which couldn't be reclaimed.
[07/11 20:35:15    804s] 
[07/11 20:35:15    804s] Resizing failure reasons
[07/11 20:35:15    804s] ------------------------------------------------
[07/11 20:35:15    804s] *info:    74 instance(s): Could not be reclaimed because of no valid cell for resizing.
[07/11 20:35:15    804s] *info:  1487 instance(s): Could not be reclaimed because instance not ok to be resized.
[07/11 20:35:15    804s] 
[07/11 20:35:15    804s] 
[07/11 20:35:15    804s] Number of insts committed for which the initial cell was dont use = 0
[07/11 20:35:15    804s] End: Core Leakage Power Optimization (cpu = 0:00:16.5) (real = 0:00:08.0) **
[07/11 20:35:15    804s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5318.0M
[07/11 20:35:15    804s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.074, MEM:5293.0M
[07/11 20:35:15    804s] TotalInstCnt at PhyDesignMc Destruction: 12,013
[07/11 20:35:15    804s] Info: Begin MT loop @coeiCollectCachedPower with 16 threads.
[07/11 20:35:15    804s] Info: End MT loop @coeiCollectCachedPower.
[07/11 20:35:15    805s] (I,S,L,T): analysis_default: NA, NA, 4.67716e-05, 4.67716e-05
[07/11 20:35:15    805s] (I,S,L) ClockInsts: analysis_default: NA, NA, 2.53474e-06
[07/11 20:35:15    805s] (I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.18473e-06
[07/11 20:35:15    805s] (I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 1.35001e-06
[07/11 20:35:15    805s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.26570.9
[07/11 20:35:15    805s] *** PowerOpt #2 [finish] : cpu/real = 0:00:17.5/0:00:07.7 (2.3), totSession cpu/real = 0:13:25.0/0:05:31.7 (2.4), mem = 5292.9M
[07/11 20:35:15    805s] 
[07/11 20:35:15    805s] =============================================================================================
[07/11 20:35:15    805s]  Step TAT Report for PowerOpt #2                                                20.13-s083_1
[07/11 20:35:15    805s] =============================================================================================
[07/11 20:35:15    805s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:35:15    805s] ---------------------------------------------------------------------------------------------
[07/11 20:35:15    805s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 20:35:15    805s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 20:35:15    805s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (  26.6 % )     0:00:02.1 /  0:00:05.6    2.7
[07/11 20:35:15    805s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.5    2.9
[07/11 20:35:15    805s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  10.1 % )     0:00:00.8 /  0:00:00.8    1.0
[07/11 20:35:15    805s] [ BottleneckAnalyzerInit ]      1   0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:02.7    7.1
[07/11 20:35:15    805s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:01.8   12.0
[07/11 20:35:15    805s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:35:15    805s] [ OptEval                ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:01.7   13.7
[07/11 20:35:15    805s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 20:35:15    805s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.8   12.1
[07/11 20:35:15    805s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[07/11 20:35:15    805s] [ MISC                   ]          0:00:04.0  (  51.0 % )     0:00:04.0 /  0:00:05.2    1.3
[07/11 20:35:15    805s] ---------------------------------------------------------------------------------------------
[07/11 20:35:15    805s]  PowerOpt #2 TOTAL                  0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:17.5    2.3
[07/11 20:35:15    805s] ---------------------------------------------------------------------------------------------
[07/11 20:35:15    805s] 
[07/11 20:35:15    805s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[07/11 20:35:15    806s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[07/11 20:35:15    806s] Info: violation cost 56.729988 (cap = 0.000000, tran = 56.729988, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 20:35:15    806s] Begin: glitch net info
[07/11 20:35:15    806s] glitch slack range: number of glitch nets
[07/11 20:35:15    806s] glitch slack < -0.32 : 0
[07/11 20:35:15    806s] -0.32 < glitch slack < -0.28 : 0
[07/11 20:35:15    806s] -0.28 < glitch slack < -0.24 : 0
[07/11 20:35:15    806s] -0.24 < glitch slack < -0.2 : 0
[07/11 20:35:15    806s] -0.2 < glitch slack < -0.16 : 0
[07/11 20:35:15    806s] -0.16 < glitch slack < -0.12 : 0
[07/11 20:35:15    806s] -0.12 < glitch slack < -0.08 : 0
[07/11 20:35:15    806s] -0.08 < glitch slack < -0.04 : 0
[07/11 20:35:15    806s] -0.04 < glitch slack : 0
[07/11 20:35:15    806s] End: glitch net info
[07/11 20:35:15    806s]   Timing Snapshot: (TGT)
[07/11 20:35:15    806s]      Weighted WNS: 0.000
[07/11 20:35:15    806s]       All  PG WNS: 0.000
[07/11 20:35:15    806s]       High PG WNS: 0.000
[07/11 20:35:15    806s]       All  PG TNS: 0.000
[07/11 20:35:15    806s]       High PG TNS: 0.000
[07/11 20:35:15    806s]       Low  PG TNS: 0.000
[07/11 20:35:15    806s]    Category Slack: { [L, 0.162] [H, 12.771] [H, 1.326] }
[07/11 20:35:15    806s] 
[07/11 20:35:15    806s] Checking setup slack degradation ...
[07/11 20:35:15    806s] 
[07/11 20:35:15    806s] Recovery Manager:
[07/11 20:35:15    806s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/11 20:35:15    806s]   High Effort WNS Jump: 0.000 (REF: { 0.000, N/A, 0.000 }, TGT: { 0.000, N/A, 0.000 }, Threshold: 0.075) - Skip
[07/11 20:35:15    806s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[07/11 20:35:15    806s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[07/11 20:35:15    806s] 
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Begin Power Analysis
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s]              0V	    VSSE
[07/11 20:35:16    806s]              0V	    VSSPST
[07/11 20:35:16    806s]              0V	    VPW
[07/11 20:35:16    806s]              0V	    VSS
[07/11 20:35:16    806s]              0V	    VDDPE
[07/11 20:35:16    806s]              0V	    VDDCE
[07/11 20:35:16    806s]              0V	    POC
[07/11 20:35:16    806s]              0V	    VDDPST
[07/11 20:35:16    806s]              0V	    VNW
[07/11 20:35:16    806s]            1.8V	    VDD
[07/11 20:35:16    806s] Begin Processing Timing Library for Power Calculation
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Begin Processing Timing Library for Power Calculation
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Begin Processing Power Net/Grid for Power Calculation
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4313.14MB/6565.05MB/4337.78MB)
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Begin Processing Timing Window Data for Power Calculation
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4313.14MB/6565.05MB/4337.78MB)
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Begin Processing User Attributes
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4313.14MB/6565.05MB/4337.78MB)
[07/11 20:35:16    806s] 
[07/11 20:35:16    806s] Begin Processing Signal Activity
[07/11 20:35:16    806s] 
[07/11 20:35:17    807s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4313.20MB/6565.05MB/4337.78MB)
[07/11 20:35:17    807s] 
[07/11 20:35:17    807s] Begin Power Computation
[07/11 20:35:17    807s] 
[07/11 20:35:17    807s]       ----------------------------------------------------------
[07/11 20:35:17    807s]       # of cell(s) missing both power/leakage table: 0
[07/11 20:35:17    807s]       # of cell(s) missing power table: 1
[07/11 20:35:17    807s]       # of cell(s) missing leakage table: 0
[07/11 20:35:17    807s]       # of MSMV cell(s) missing power_level: 0
[07/11 20:35:17    807s]       ----------------------------------------------------------
[07/11 20:35:17    807s] CellName                                  Missing Table(s)
[07/11 20:35:17    807s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/11 20:35:17    807s] 
[07/11 20:35:17    807s] 
[07/11 20:35:17    809s] Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=4321.80MB/6565.11MB/4337.78MB)
[07/11 20:35:17    809s] 
[07/11 20:35:17    809s] Begin Processing User Attributes
[07/11 20:35:17    809s] 
[07/11 20:35:17    809s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4321.80MB/6565.11MB/4337.78MB)
[07/11 20:35:17    809s] 
[07/11 20:35:17    809s] Ended Power Analysis: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4321.80MB/6565.11MB/4337.78MB)
[07/11 20:35:17    809s] 
[07/11 20:35:17    809s] *



[07/11 20:35:17    809s] Total Power
[07/11 20:35:17    809s] -----------------------------------------------------------------------------------------
[07/11 20:35:17    809s] Total Leakage Power:         0.28366580
[07/11 20:35:17    809s] -----------------------------------------------------------------------------------------
[07/11 20:35:18    810s] Processing average sequential pin duty cycle 
[07/11 20:35:18    810s] OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 0.162|0.000|
|All2Macro                       |12.771|0.000|
|Macro2All                       |     -|0.000|
|Reg2Reg                         | 1.326|0.000|
|HEPG                            | 1.326|0.000|
|All Paths                       | 0.162|0.000|
+--------------------------------+------+-----+

[07/11 20:35:18    810s] End: Leakage Power Optimization (cpu=0:00:23, real=0:00:11, mem=4578.05M, totSessionCpu=0:13:30).
[07/11 20:35:18    810s] **optDesign ... cpu = 0:12:40, real = 0:04:33, mem = 4250.9M, totSessionCpu=0:13:30 **
[07/11 20:35:18    810s] Finish postRoute recovery in postEcoRoute mode (cpu=0:04:00, real=0:01:36, mem=4578.05M, totSessionCpu=0:13:30).
[07/11 20:35:18    810s] **optDesign ... cpu = 0:12:40, real = 0:04:33, mem = 4250.9M, totSessionCpu=0:13:30 **
[07/11 20:35:18    810s] 
[07/11 20:35:18    810s] Latch borrow mode reset to max_borrow
[07/11 20:35:19    816s] **INFO: flowCheckPoint #10 FinalSummary
[07/11 20:35:19    816s] <optDesign CMD> Restore Using all VT Cells
[07/11 20:35:19    816s] cleaningup cpe interface
[07/11 20:35:19    816s] Reported timing to dir reports
[07/11 20:35:19    816s] **optDesign ... cpu = 0:12:47, real = 0:04:34, mem = 4245.0M, totSessionCpu=0:13:36 **
[07/11 20:35:19    816s] ** Profile ** Start :  cpu=0:00:00.0, mem=4543.5M
[07/11 20:35:20    816s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4543.5M
[07/11 20:35:20    817s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.440, REAL:0.436, MEM:4543.5M
[07/11 20:35:20    817s] ** Profile ** Other data :  cpu=0:00:00.9, mem=4543.5M
[07/11 20:35:20    817s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_YPUu8U/timingGraph.tgz -dir /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_YPUu8U -prefix timingGraph'
[07/11 20:35:22    819s] Done saveTimingGraph
[07/11 20:35:23    822s] Starting delay calculation for Hold views
[07/11 20:35:23    822s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 20:35:23    822s] #################################################################################
[07/11 20:35:23    822s] # Design Stage: PostRoute
[07/11 20:35:23    822s] # Design Name: deconv_kernel_estimator_top_level
[07/11 20:35:23    822s] # Design Mode: 130nm
[07/11 20:35:23    822s] # Analysis Mode: MMMC OCV 
[07/11 20:35:23    822s] # Parasitics Mode: SPEF/RCDB 
[07/11 20:35:23    822s] # Signoff Settings: SI On 
[07/11 20:35:23    822s] #################################################################################
[07/11 20:35:23    823s] Topological Sorting (REAL = 0:00:00.0, MEM = 5044.7M, InitMEM = 5044.7M)
[07/11 20:35:24    824s] Setting infinite Tws ...
[07/11 20:35:24    824s] First Iteration Infinite Tw... 
[07/11 20:35:24    824s] Calculate late delays in OCV mode...
[07/11 20:35:24    824s] Calculate early delays in OCV mode...
[07/11 20:35:24    824s] Start delay calculation (fullDC) (16 T). (MEM=5044.72)
[07/11 20:35:24    824s] *** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
[07/11 20:35:24    824s] End AAE Lib Interpolated Model. (MEM=5056.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:35:25    838s] Total number of fetched objects 14499
[07/11 20:35:25    838s] AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
[07/11 20:35:26    850s] Total number of fetched objects 14499
[07/11 20:35:26    850s] AAE_INFO-618: Total number of nets in the design is 15137,  95.8 percent of the nets selected for SI analysis
[07/11 20:35:26    850s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/11 20:35:26    850s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[07/11 20:35:26    850s] End delay calculation. (MEM=5238.96 CPU=0:00:24.8 REAL=0:00:02.0)
[07/11 20:35:26    850s] End delay calculation (fullDC). (MEM=5238.96 CPU=0:00:26.3 REAL=0:00:02.0)
[07/11 20:35:26    850s] *** CDM Built up (cpu=0:00:27.9  real=0:00:03.0  mem= 5239.0M) ***
[07/11 20:35:27    856s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5207.0M)
[07/11 20:35:27    856s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 20:35:27    856s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5239.0M)
[07/11 20:35:27    856s] Starting SI iteration 2
[07/11 20:35:27    857s] Calculate late delays in OCV mode...
[07/11 20:35:28    857s] Calculate early delays in OCV mode...
[07/11 20:35:28    857s] Start delay calculation (fullDC) (16 T). (MEM=4593.08)
[07/11 20:35:28    857s] End AAE Lib Interpolated Model. (MEM=4593.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 20:35:28    858s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[07/11 20:35:28    858s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
[07/11 20:35:28    858s] Total number of fetched objects 14499
[07/11 20:35:28    858s] AAE_INFO-618: Total number of nets in the design is 15137,  0.7 percent of the nets selected for SI analysis
[07/11 20:35:28    858s] Total number of fetched objects 14499
[07/11 20:35:28    858s] AAE_INFO-618: Total number of nets in the design is 15137,  0.3 percent of the nets selected for SI analysis
[07/11 20:35:28    858s] End delay calculation. (MEM=5238.78 CPU=0:00:01.4 REAL=0:00:00.0)
[07/11 20:35:28    858s] End delay calculation (fullDC). (MEM=5238.78 CPU=0:00:01.5 REAL=0:00:00.0)
[07/11 20:35:28    858s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 5238.8M) ***
[07/11 20:35:29    861s] *** Done Building Timing Graph (cpu=0:00:39.3 real=0:00:06.0 totSessionCpu=0:14:22 mem=5204.8M)
[07/11 20:35:29    862s] ** Profile ** Overall slacks :  cpu=0:00:45.5, mem=5206.8M
[07/11 20:35:30    863s] ** Profile ** Total reports :  cpu=0:00:01.1, mem=4595.8M
[07/11 20:35:32    867s] Running 'restoreTimingGraph -file /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_YPUu8U/timingGraph.tgz -dir /tmp/innovus_temp_26570_caddy13_nhpoole_eQxFjJ/opt_timing_graph_YPUu8U -prefix timingGraph'
[07/11 20:35:33    868s] Done restoreTimingGraph
[07/11 20:35:33    869s] ** Profile ** Overall slacks :  cpu=0:00:05.9, mem=5175.3M
[07/11 20:35:34    870s] ** Profile ** Total reports :  cpu=0:00:01.3, mem=4664.3M
[07/11 20:35:34    870s] Using report_power -leakage to report leakage power.
[07/11 20:35:34    870s] 
[07/11 20:35:34    870s] Begin Power Analysis
[07/11 20:35:34    870s] 
[07/11 20:35:34    871s]              0V	    VSSE
[07/11 20:35:34    871s]              0V	    VSSPST
[07/11 20:35:34    871s]              0V	    VPW
[07/11 20:35:34    871s]              0V	    VSS
[07/11 20:35:34    871s]              0V	    VDDPE
[07/11 20:35:34    871s]              0V	    VDDCE
[07/11 20:35:34    871s]              0V	    POC
[07/11 20:35:34    871s]              0V	    VDDPST
[07/11 20:35:34    871s]              0V	    VNW
[07/11 20:35:34    871s]            1.8V	    VDD
[07/11 20:35:35    871s] Begin Processing Timing Library for Power Calculation
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Begin Processing Timing Library for Power Calculation
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Begin Processing Power Net/Grid for Power Calculation
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4360.26MB/5936.42MB/4813.34MB)
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Begin Processing Timing Window Data for Power Calculation
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4360.26MB/5936.42MB/4813.34MB)
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Begin Processing User Attributes
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4360.93MB/5936.42MB/4813.34MB)
[07/11 20:35:35    871s] 
[07/11 20:35:35    871s] Begin Processing Signal Activity
[07/11 20:35:35    871s] 
[07/11 20:35:36    872s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4362.68MB/5936.42MB/4813.34MB)
[07/11 20:35:36    872s] 
[07/11 20:35:36    872s] Begin Power Computation
[07/11 20:35:36    872s] 
[07/11 20:35:36    872s]       ----------------------------------------------------------
[07/11 20:35:36    872s]       # of cell(s) missing both power/leakage table: 0
[07/11 20:35:36    872s]       # of cell(s) missing power table: 1
[07/11 20:35:36    872s]       # of cell(s) missing leakage table: 0
[07/11 20:35:36    872s]       # of MSMV cell(s) missing power_level: 0
[07/11 20:35:36    872s]       ----------------------------------------------------------
[07/11 20:35:36    872s] CellName                                  Missing Table(s)
[07/11 20:35:36    872s] sky130_fd_sc_hd__conb_1                   internal power, 
[07/11 20:35:36    872s] 
[07/11 20:35:36    872s] 
[07/11 20:35:37    874s] Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total/peak)=4967.44MB/6552.48MB/4967.44MB)
[07/11 20:35:37    874s] 
[07/11 20:35:37    874s] Begin Processing User Attributes
[07/11 20:35:37    874s] 
[07/11 20:35:37    874s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4967.44MB/6552.48MB/4967.44MB)
[07/11 20:35:37    874s] 
[07/11 20:35:37    874s] Ended Power Analysis: (cpu=0:00:04, real=0:00:02, mem(process/total/peak)=4967.44MB/6552.48MB/4967.44MB)
[07/11 20:35:37    874s] 
[07/11 20:35:37    875s] *



[07/11 20:35:37    875s] Total Power
[07/11 20:35:37    875s] -----------------------------------------------------------------------------------------
[07/11 20:35:37    875s] Total Leakage Power:         0.28366580
[07/11 20:35:37    875s] -----------------------------------------------------------------------------------------
[07/11 20:35:37    875s] Processing average sequential pin duty cycle 
[07/11 20:35:38    877s] ** Profile ** DRVs :  cpu=0:00:06.2, mem=5276.8M
[07/11 20:35:38    877s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 
Hold views included:
 analysis_default

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.162  |  0.000  | 12.771  |   N/A   |  0.162  |   N/A   | 16.126  | 17.907  |  1.326  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   N/A   |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |All2Macro| In2Out  | In2Reg  |Macro2All|1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.000  |  0.307  |   N/A   | 10.090  | 10.331  |  0.456  |  0.120  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  2501   |    0    |   912   |   N/A   |   443   |   97    |   108   |    3    |  1471   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    350 (350)     |   -0.188   |    351 (351)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.054%
       (100.000% with Fillers)
Total number of glitch violations: 1
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=5276.8M
[07/11 20:35:38    877s] *** Final Summary (holdfix) CPU=0:01:01, REAL=0:00:19.0, MEM=5276.8M
[07/11 20:35:38    877s] **optDesign ... cpu = 0:13:47, real = 0:04:53, mem = 4959.8M, totSessionCpu=0:14:37 **
[07/11 20:35:38    877s]  ReSet Options after AAE Based Opt flow 
[07/11 20:35:38    877s] Opt: RC extraction mode changed to 'detail'
[07/11 20:35:38    877s] *** Finished optDesign ***
[07/11 20:35:38    877s] cleaningup cpe interface
[07/11 20:35:38    877s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:35:38    877s] UM:*                                       0.000 ns          0.162 ns  final
[07/11 20:35:42    881s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5279.8M
[07/11 20:35:42    881s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.132, MEM:5279.8M
[07/11 20:35:43    881s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5279.8M
[07/11 20:35:43    881s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.011, MEM:5279.8M
[07/11 20:35:46    885s] ------------------------------------------------------------
[07/11 20:35:46    885s] 	Current design flip-flop statistics
[07/11 20:35:46    885s] 
[07/11 20:35:46    885s] Single-Bit FF Count  :         1471
[07/11 20:35:46    885s] Multi-Bit FF Count   :            0
[07/11 20:35:46    885s] Total Bit Count      :         1471
[07/11 20:35:46    885s] Total FF Count       :         1471
[07/11 20:35:46    885s] Bits Per Flop        :        1.000
[07/11 20:35:46    885s] ------------------------------------------------------------
[07/11 20:35:46    885s] OPERPROF: Starting HotSpotCal at level 1, MEM:5285.9M
[07/11 20:35:46    885s] [hotspot] +------------+---------------+---------------+
[07/11 20:35:46    885s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 20:35:46    885s] [hotspot] +------------+---------------+---------------+
[07/11 20:35:46    885s] [hotspot] | normalized |          3.21 |         14.22 |
[07/11 20:35:46    885s] [hotspot] +------------+---------------+---------------+
[07/11 20:35:46    885s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.21, normalized total congestion hotspot area = 14.22 (area is in unit of 4 std-cell row bins)
[07/11 20:35:46    885s] [hotspot] max/total 3.21/14.22, big hotspot (>10) total 3.82
[07/11 20:35:46    885s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] [hotspot] | top |            hotspot bbox             | hotspot score |
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] [hotspot] |  1  |   480.04   741.20   567.08   828.24 |        3.21   |
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] [hotspot] |  2  |   480.04   871.76   567.08   958.80 |        2.86   |
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] [hotspot] |  3  |   958.76   915.28  1045.80  1002.32 |        1.39   |
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] [hotspot] |  4  |   480.04   436.56   567.08   523.60 |        1.21   |
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] [hotspot] |  5  |  1481.00  1437.52  1568.04  1524.56 |        0.87   |
[07/11 20:35:46    885s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:46    885s] Top 5 hotspots total area: 9.54
[07/11 20:35:46    885s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.210, REAL:0.082, MEM:5290.7M
[07/11 20:35:47    885s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:35:47    885s] UM:         836.23            303                                      opt_design_postroute
[07/11 20:35:47    886s] cleaningup cpe interface
[07/11 20:35:47    886s] Info: pop threads available for lower-level modules during optimization.
[07/11 20:35:47    886s] Deleting Lib Analyzer.
[07/11 20:35:47    886s] Info: Destroy the CCOpt slew target map.
[07/11 20:35:47    886s] clean pInstBBox. size 0
[07/11 20:35:47    886s] All LLGs are deleted
[07/11 20:35:47    886s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5290.7M
[07/11 20:35:47    886s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:5290.7M
[07/11 20:35:47    886s] *** optDesign #1 [finish] : cpu/real = 0:13:55.5/0:05:01.4 (2.8), totSession cpu/real = 0:14:46.1/0:06:03.5 (2.4), mem = 5290.7M
[07/11 20:35:47    886s] 
[07/11 20:35:47    886s] =============================================================================================
[07/11 20:35:47    886s]  Final TAT Report for optDesign #1                                              20.13-s083_1
[07/11 20:35:47    886s] =============================================================================================
[07/11 20:35:47    886s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 20:35:47    886s] ---------------------------------------------------------------------------------------------
[07/11 20:35:47    886s] [ InitOpt                ]      1   0:00:05.9  (   2.0 % )     0:00:08.9 /  0:00:26.7    3.0
[07/11 20:35:47    886s] [ WnsOpt                 ]      1   0:00:06.0  (   2.0 % )     0:00:06.0 /  0:00:12.3    2.1
[07/11 20:35:47    886s] [ TnsOpt                 ]      1   0:00:10.1  (   3.4 % )     0:00:11.6 /  0:00:16.9    1.5
[07/11 20:35:47    886s] [ HardenOpt              ]      1   0:00:04.5  (   1.5 % )     0:00:04.5 /  0:00:06.5    1.4
[07/11 20:35:47    886s] [ DrvOpt                 ]      3   0:00:30.7  (  10.2 % )     0:00:32.4 /  0:01:58.0    3.6
[07/11 20:35:47    886s] [ HoldOpt                ]      1   0:00:03.0  (   1.0 % )     0:00:03.0 /  0:00:03.3    1.1
[07/11 20:35:47    886s] [ ClockDrv               ]      1   0:00:06.0  (   2.0 % )     0:00:06.0 /  0:00:11.4    1.9
[07/11 20:35:47    886s] [ PowerOpt               ]      2   0:00:11.4  (   3.8 % )     0:00:11.4 /  0:00:28.1    2.5
[07/11 20:35:47    886s] [ ViewPruning            ]     23   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[07/11 20:35:47    886s] [ CheckPlace             ]      1   0:00:02.9  (   1.0 % )     0:00:02.9 /  0:00:17.7    6.0
[07/11 20:35:47    886s] [ RefinePlace            ]      5   0:00:08.5  (   2.8 % )     0:00:08.5 /  0:00:12.5    1.5
[07/11 20:35:47    886s] [ LayerAssignment        ]      4   0:00:01.8  (   0.6 % )     0:00:01.8 /  0:00:01.8    1.0
[07/11 20:35:47    886s] [ AddFiller              ]      2   0:00:19.9  (   6.6 % )     0:00:19.9 /  0:00:31.3    1.6
[07/11 20:35:47    886s] [ EcoRoute               ]      2   0:00:53.0  (  17.6 % )     0:00:53.0 /  0:02:44.2    3.1
[07/11 20:35:47    886s] [ ExtractRC              ]      3   0:00:23.3  (   7.7 % )     0:00:23.3 /  0:00:20.1    0.9
[07/11 20:35:47    886s] [ TimingUpdate           ]     27   0:00:09.0  (   3.0 % )     0:00:38.5 /  0:04:07.7    6.4
[07/11 20:35:47    886s] [ FullDelayCalc          ]      6   0:00:29.1  (   9.7 % )     0:00:29.5 /  0:03:20.8    6.8
[07/11 20:35:47    886s] [ BuildHoldData          ]      2   0:00:09.0  (   3.0 % )     0:00:26.8 /  0:02:06.5    4.7
[07/11 20:35:47    886s] [ OptSummaryReport       ]      9   0:00:12.2  (   4.0 % )     0:00:27.3 /  0:01:35.4    3.5
[07/11 20:35:47    886s] [ TimingReport           ]     11   0:00:01.5  (   0.5 % )     0:00:01.5 /  0:00:09.6    6.4
[07/11 20:35:47    886s] [ DrvReport              ]     16   0:00:04.3  (   1.4 % )     0:00:04.3 /  0:00:19.8    4.6
[07/11 20:35:47    886s] [ PowerReport            ]      5   0:00:11.2  (   3.7 % )     0:00:11.2 /  0:00:19.2    1.7
[07/11 20:35:47    886s] [ GenerateReports        ]      2   0:00:02.7  (   0.9 % )     0:00:02.7 /  0:00:02.4    0.9
[07/11 20:35:47    886s] [ PropagateActivity      ]      2   0:00:03.2  (   1.1 % )     0:00:03.2 /  0:00:03.2    1.0
[07/11 20:35:47    886s] [ SlackTraversorInit     ]     20   0:00:02.8  (   0.9 % )     0:00:02.8 /  0:00:02.9    1.0
[07/11 20:35:47    886s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 20:35:47    886s] [ LibAnalyzerInit        ]      4   0:00:10.7  (   3.6 % )     0:00:10.7 /  0:00:11.0    1.0
[07/11 20:35:47    886s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[07/11 20:35:47    886s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:01.6   12.3
[07/11 20:35:47    886s] [ ReportGlitchViolation  ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 20:35:47    886s] [ MISC                   ]          0:00:18.0  (   6.0 % )     0:00:18.0 /  0:00:19.8    1.1
[07/11 20:35:47    886s] ---------------------------------------------------------------------------------------------
[07/11 20:35:47    886s]  optDesign #1 TOTAL                 0:05:01.4  ( 100.0 % )     0:05:01.4 /  0:13:55.5    2.8
[07/11 20:35:47    886s] ---------------------------------------------------------------------------------------------
[07/11 20:35:47    886s] 
[07/11 20:35:47    886s] 
[07/11 20:35:47    886s] TimeStamp Deleting Cell Server Begin ...
[07/11 20:35:47    886s] 
[07/11 20:35:47    886s] TimeStamp Deleting Cell Server End ...
[07/11 20:35:47    886s] # puts "<FF> Plugin -> post_postroute_tcl"
# um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[07/11 20:35:47    886s] # create_snapshot -name postroute -categories design
OPERPROF: Starting spInitSiteArr at level 1, MEM:5290.7M
[07/11 20:35:51    889s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5290.7M
[07/11 20:35:51    889s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5290.7M
[07/11 20:35:51    890s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.980, REAL:0.078, MEM:5290.7M
[07/11 20:35:51    891s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:5290.7M
[07/11 20:35:51    892s] Process 42727 wires and vias for routing blockage analysis
[07/11 20:35:51    892s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.300, REAL:0.094, MEM:5290.7M
[07/11 20:35:51    892s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.570, REAL:0.302, MEM:5290.7M
[07/11 20:35:51    892s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.610, REAL:0.346, MEM:5290.7M
[07/11 20:35:51    892s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5290.7M
[07/11 20:35:51    892s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.011, MEM:5290.7M
[07/11 20:35:55    896s] <CMD> reportMultiBitFFs -statistics
[07/11 20:35:55    896s] ------------------------------------------------------------
[07/11 20:35:55    896s] 	Current design flip-flop statistics
[07/11 20:35:55    896s] 
[07/11 20:35:55    896s] Single-Bit FF Count  :         1471
[07/11 20:35:55    896s] Multi-Bit FF Count   :            0
[07/11 20:35:55    896s] Total Bit Count      :         1471
[07/11 20:35:55    896s] Total FF Count       :         1471
[07/11 20:35:55    896s] Bits Per Flop        :        1.000
[07/11 20:35:55    896s] ------------------------------------------------------------
[07/11 20:35:55    896s] <CMD> reportCongestion -hotspot
[07/11 20:35:55    896s] OPERPROF: Starting HotSpotCal at level 1, MEM:5290.7M
[07/11 20:35:55    896s] [hotspot] +------------+---------------+---------------+
[07/11 20:35:55    896s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 20:35:55    896s] [hotspot] +------------+---------------+---------------+
[07/11 20:35:55    897s] [hotspot] | normalized |          3.21 |         14.22 |
[07/11 20:35:55    897s] [hotspot] +------------+---------------+---------------+
[07/11 20:35:55    897s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.21, normalized total congestion hotspot area = 14.22 (area is in unit of 4 std-cell row bins)
[07/11 20:35:55    897s] [hotspot] max/total 3.21/14.22, big hotspot (>10) total 3.82
[07/11 20:35:55    897s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] [hotspot] | top |            hotspot bbox             | hotspot score |
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] [hotspot] |  1  |   480.04   741.20   567.08   828.24 |        3.21   |
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] [hotspot] |  2  |   480.04   871.76   567.08   958.80 |        2.86   |
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] [hotspot] |  3  |   958.76   915.28  1045.80  1002.32 |        1.39   |
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] [hotspot] |  4  |   480.04   436.56   567.08   523.60 |        1.21   |
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] [hotspot] |  5  |  1481.00  1437.52  1568.04  1524.56 |        0.87   |
[07/11 20:35:55    897s] [hotspot] +-----+-------------------------------------+---------------+
[07/11 20:35:55    897s] Top 5 hotspots total area: 9.54
[07/11 20:35:55    897s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.370, REAL:0.092, MEM:5290.7M
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.PostConditioning.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Construction.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 2f54f097-1ff2-411b-bdc9-94bb3463b21d clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.PostConditioning.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Construction.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid f350695a-4aaf-4dc2-87f9-e74e70feb3ec clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.PostConditioning.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Construction.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid 6daa2b69-8061-47fb-982c-2f7b77250e08 clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.PostConditioning.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.eGRPC.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Routing.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Implementation.area.total
[07/11 20:35:55    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a5631ccb-51ba-45ff-a119-5191d1db8b51 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 81e2db4b-b6fa-4637-98c3-d7feba071f42 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 705845dd-cd56-468e-bb76-5625e7763540 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 333b10ae-0707-49a9-9711-ec701aeedeb4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6a42dc86-f624-4947-94d4-09abc0744e4e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6c1a8f-3d26-44ea-a5bc-184e20d5b509 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 32ae310f-7fa2-4879-a495-f59d5911fd0a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04fad17a-aa28-4449-a173-c05d9b75be65 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 677d8208-ca51-48c7-8e01-0dbecbedda47 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d44b01dd-ce3a-4eb2-8e2a-d385efe43a90 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a03a971b-6da5-4172-a94a-9b1c55a348ff clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3689ba02-e7e4-42fe-9b0e-127db4235dff clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 181097ab-060f-493a-a9a5-f9ac467ffbb2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6690dbc2-6879-46e4-906e-3ee0f9a4a046 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cac7261e-1965-4135-9a95-33b5231f62d6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 955e1324-32dd-475c-8f50-10bc212aa598 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 58d593f7-f166-4aa3-b9aa-a7af41c7339f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e85f307e-1fde-4260-b904-09798d67a120 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0db13805-376b-4348-bdb6-ab2cb96faea6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e5e376ba-93da-4342-9ba3-491536b0a619 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid f92db1c2-fba1-4941-b657-cb5c4396f57c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c7caa63f-becf-43e2-a83e-42dc7a2ea009 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9cf938e0-9a2f-4fee-958f-d112a7113960 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 39f9a539-8bf6-4ace-b269-6d4eb26fd88f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bb691822-e799-452a-b984-28a9fcf52806 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55975eb6-9904-4f08-994f-5a1511cf07ef clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 93ceed6d-6974-471b-bd77-7e2cc212efe6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c1aa9b8d-b2f8-451e-a10b-4b4b556c986f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5bb2f5f4-6882-49a5-b53d-67a5d0030fec clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid aebe29e1-33ab-4697-8134-bdddab1fefb4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c98a5573-b01f-47b7-b5f2-0b936cccbf9f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 90a3e1f5-f6b5-46a2-a9e9-833534983db4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6e13e66d-545c-49d8-b80a-dd9625d07fcc clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f23ad46-dee6-478e-ae73-f9c915e29ade clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 01bc89d7-c695-4494-8cfa-09dc96eaa736 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6bc82348-2f4d-4740-a4cd-7d4f4f7eb01d clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 13168ab1-0843-4190-a355-e8dc1da2b553 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4662afef-1d76-42f2-baed-39caa564e937 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8ef8b861-413d-4e72-b39a-6f2405464af2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6320ecac-67c1-43af-a830-610ed313b295 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 387d503b-d836-425c-a68a-c112ead4ddee clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5222f985-c758-404b-bf35-6880b8d0a6f9 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eb7e7459-3623-4d5e-aca0-d1f53a4150ec clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid d1c1c2a9-059d-4d5e-9330-7d184bd34ccd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5b6f4465-ac43-4ab3-9be2-3a092017a9ce clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1d29668b-953f-4b19-b225-5ca356ba581f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 020670c4-b033-4124-be7c-bfd07c3011a5 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a6368d8-f296-44c4-8339-49d11e829caf clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eaac839e-3e99-4595-92c5-3c645f8837de clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 92b399b1-3467-4c41-b655-8b2ac57b8187 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 54c29d39-00d0-4616-b926-0e570d6c64fc clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 774220df-3f59-43af-9ef8-ca79440436e7 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 0ab8276d-cd2f-4056-9c72-9436359247c4 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 75da913c-62c3-4ca0-9e66-e2860e47dd10 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7d83e1f4-edbc-4163-952e-2dcde7ac945d clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2b45174e-9497-46b7-bfcf-7ec9f50e8397 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c634447e-934f-4280-904f-72b287cb0088 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ede2c012-9f84-49fb-8515-85dce73cbb9f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ff50bb34-304a-4a01-8e1a-1338c68ccee6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9aae68b0-b75a-4d45-86d7-82f6696d11c7 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 452a85af-b460-47da-bc32-08bcf16bb761 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid dceac124-2689-4fdd-b8b0-21fc7eff3a6f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4d370e08-0b22-4752-81cc-054137089dfe clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef7c4d7f-b176-437d-8deb-c4001935d7d6 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid de58a362-68d8-416a-b45c-74c0ee769c65 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2cbd50e6-3212-460f-9f31-2c6cf1e1c9e5 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 6279f780-5d97-4c30-9b75-f4b65c0ff1fd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2a51f435-17c7-413e-a25a-040793283d28 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 8356f552-76df-4267-8085-9dbf7ee7fe9d clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 28c4fb50-fc57-4346-bdb5-4077808aefef clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid cae64e56-7de3-4d73-89c7-869d26b33a87 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bda19ca8-cbb7-4aea-a36c-4f87852c6a95 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 45fd162a-b2bd-425e-aff3-d032240fc9fe clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 47b299a5-490c-41ba-ba4b-57e0d6c08fb8 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2f87acb6-f74a-4a02-b79d-1b8e90bdf341 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9c47e4c7-5d2f-4217-bc20-a0b8639e086c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 68173020-7690-4579-89db-6fafe7f2b2ca clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 20a94410-6651-4009-a91e-68147d4f572c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 587d1944-a5c4-45ce-830a-084ad91009c2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5f6b021f-a3fb-48c4-b9be-472ad3a6c82e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 4096403f-fd52-457e-9e99-7ebfbab5cb4f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b90ac49f-3454-4848-9e25-97c4194e2d4c clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 720529ff-28ee-4068-92de-d5f770c91fe3 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid eadcb61b-502e-4a18-93ce-8ca725884383 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7a6be0c7-c028-4e1e-9d40-9b284672d577 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 3a9666ad-f39f-421f-986c-1ee46a810178 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1f03eb66-c3e0-472c-aa4f-627807d1331e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1ab7d79d-6546-41fc-afef-82c5be8f13de clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 5d4bd28e-336a-41e3-8096-72a3d2784bdd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b03cf7df-cdf3-4620-a344-8fa7bdee1860 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid fb6bd6ad-3bac-4bc0-ac71-cdb76496f697 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 55f4596d-f311-4d5b-be0d-f10f5cbeec25 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 896bbfc6-81c0-48de-bba2-f485fefaa74e clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 473fbd22-d4e3-4f6b-9fb2-37bfecd15468 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 04469ffb-b72e-4ef7-80ea-9bf120b94360 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid b3b7f8ca-757a-403a-aca7-7fefda18f048 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid c95ed971-d783-44b2-8d87-54d7af4853cc clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 7c759730-87da-463e-af30-e8b06bc8dd93 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid a2a4686b-ce86-45e2-92c2-e9d597dc92df clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ab51ccec-8c64-42b8-a658-a810679fc7b5 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 792bfd1d-0ee2-4d53-891a-fe9ceb82d558 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 9e41b675-394a-4e45-b1ce-ace3fcab595a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid bce00abe-2afd-42a2-864b-baf9d62da7c2 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid e7d6c255-b2c0-4514-9de3-844462fe42f0 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 2ddf0446-2952-4d9c-9532-0ee1ee307fff clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 1839e7d7-670c-4fd8-8a25-122a59eb48a1 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 769f9fbb-ad00-4368-bd9c-d3ba619b9ef9 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 666636c2-a594-447f-bce7-4242372ccdfd clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 76ab435a-8cf7-4d35-b5b2-feb34a585f86 clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid ef9bf320-14b0-43c1-bb85-90596d036a1a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 284c645e-f8c0-4775-9ed3-e35514aabc4f clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.PostConditioning.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.Routing.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.Implementation.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.eGRPC.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.Construction.area.total
[07/11 20:35:56    897s] <CMD> get_metric -raw -id current -uuid 568313d5-e5b1-4de1-9bc7-4477411e2b1a clock.Implementation.area.total
[07/11 20:35:56    897s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 20:35:56    897s] UM:         855.59            328                                      postroute
[07/11 20:35:56    897s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name *.drc.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name *.drc.type:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name check.drc
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name check.drc.antenna
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name check.place.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area.buffer
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area.clkgate
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area.inverter
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area.logic
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area.nonicg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.buffer
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.inverter
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.logic
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.nets.length.top
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.nets.length.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.always_on
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.blackbox
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.buffer
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.combinatorial
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.hinst:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.icg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.inverter
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.io
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.isolation
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.latch
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.level_shifter
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.logical
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.macro
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.physical
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.power_switch
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.register
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.std_cell
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.vth:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.blockages.place.area
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.blockages.route.area
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.density
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.floorplan.image
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.always_on
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.blackbox
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.buffer
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.icg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.inverter
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.io
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.isolation
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.latch
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.logical
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.macro
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.physical
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.power_switch
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.register
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.std_cell
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.vth:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.multibit.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.name
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name design.route.drc.image
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.cputime
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.cputime.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.log
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.hostname
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.load
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.os
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.memory
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.memory.resident
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.realtime
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.realtime.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.root_config
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.run_directory
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.run_tag
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.step.tcl
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.template.type
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.tool_list
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flow.user
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name flowtool.status
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name messages
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name name
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.clock
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.hinst:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.internal
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.internal.type:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.leakage
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.leakage.type:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.switching
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name power.switching.type:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.drc
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.drc.antenna
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.drc.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.map.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.overflow
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.overflow.vertical
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.shielding.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.multicut
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.singlecut
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.via.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name route.wirelength
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.feps
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.histogram
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.tns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.type
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.wns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.feps
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.histogram
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.tns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.type
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.wns
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.si.glitches
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name timing.si.noise
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name transition.*
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name transition.count
[07/11 20:35:57    898s] <CMD> um::get_metric_definition -name transition.max
[07/11 20:35:57    898s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_postroute.tcl'.
[07/11 20:35:57    898s] ### End verbose source output for 'scripts/main.tcl'.
[07/11 20:35:57    898s] <CMD> getVersion
[07/11 20:35:57    898s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[07/11 20:35:57    898s] The in-memory database contained RC information but was not saved. To save 
[07/11 20:35:57    898s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/11 20:35:57    898s] so it should only be saved when it is really desired.
[07/11 20:35:57    898s] #% Begin save design ... (date=07/11 20:35:57, mem=4916.2M)
[07/11 20:35:57    898s] % Begin Save ccopt configuration ... (date=07/11 20:35:57, mem=4918.2M)
[07/11 20:35:58    898s] % End Save ccopt configuration ... (date=07/11 20:35:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=4919.1M, current mem=4919.1M)
[07/11 20:35:58    898s] % Begin Save netlist data ... (date=07/11 20:35:58, mem=4919.1M)
[07/11 20:35:58    898s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/deconv_kernel_estimator_top_level.v.bin in multi-threaded mode...
[07/11 20:35:58    899s] % End Save netlist data ... (date=07/11 20:35:58, total cpu=0:00:00.2, real=0:00:00.0, peak res=4928.0M, current mem=4928.0M)
[07/11 20:35:58    899s] Saving symbol-table file in separate thread ...
[07/11 20:35:58    899s] Saving congestion map file in separate thread ...
[07/11 20:35:58    899s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.route.congmap.gz ...
[07/11 20:35:58    899s] % Begin Save AAE data ... (date=07/11 20:35:58, mem=4929.0M)
[07/11 20:35:58    899s] Saving AAE Data ...
[07/11 20:35:58    899s] % End Save AAE data ... (date=07/11 20:35:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=4929.0M, current mem=4929.0M)
[07/11 20:35:58    899s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/11 20:35:59    899s] Saving mode setting ...
[07/11 20:35:59    899s] Saving global file ...
[07/11 20:36:00    899s] Saving Drc markers ...
[07/11 20:36:01    899s] ... 1 markers are saved ...
[07/11 20:36:01    899s] ... 0 geometry drc markers are saved ...
[07/11 20:36:01    899s] ... 1 antenna drc markers are saved ...
[07/11 20:36:01    900s] Saving special route data file in separate thread ...
[07/11 20:36:01    900s] Saving PG file in separate thread ...
[07/11 20:36:01    900s] Saving placement file in separate thread ...
[07/11 20:36:01    900s] Saving route file in separate thread ...
[07/11 20:36:01    900s] Saving property file in separate thread ...
[07/11 20:36:01    900s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/11 20:36:01    900s] Saving property file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.prop
[07/11 20:36:01    900s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Sun Jul 11 20:36:01 2021)
[07/11 20:36:01    900s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/11 20:36:01    900s] *** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=5282.3M) ***
[07/11 20:36:01    900s] Save Adaptive View Pruning View Names to Binary file
[07/11 20:36:01    900s] *** Completed savePlace (cpu=0:00:00.4 real=0:00:00.0 mem=5282.3M) ***
[07/11 20:36:02    900s] *** Completed savePGFile (cpu=0:00:00.7 real=0:00:01.0 mem=5282.3M) ***
[07/11 20:36:02    900s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[07/11 20:36:02    900s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/11 20:36:02    900s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=5282.3M) ***
[07/11 20:36:02    900s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[07/11 20:36:02    900s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/11 20:36:05    901s] #Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/deconv_kernel_estimator_top_level.apa ...
[07/11 20:36:05    901s] #
[07/11 20:36:05    901s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[07/11 20:36:05    901s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[07/11 20:36:05    901s] % Begin Save power constraints data ... (date=07/11 20:36:05, mem=4947.1M)
[07/11 20:36:05    901s] % End Save power constraints data ... (date=07/11 20:36:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=4947.2M, current mem=4947.2M)
[07/11 20:36:08    902s] Generated self-contained design save.enc.dat
[07/11 20:36:08    902s] #% End save design ... (date=07/11 20:36:08, total cpu=0:00:04.3, real=0:00:11.0, peak res=4947.2M, current mem=4945.3M)
[07/11 20:36:08    902s] *** Message Summary: 0 warning(s), 0 error(s)
[07/11 20:36:08    902s] 
[07/11 20:36:08    902s] 
[07/11 20:36:08    902s] *** Memory Usage v#2 (Current mem = 5276.531M, initial mem = 267.605M) ***
[07/11 20:36:08    902s] 
[07/11 20:36:08    902s] *** Summary of all messages that are not suppressed in this session:
[07/11 20:36:08    902s] Severity  ID               Count  Summary                                  
[07/11 20:36:08    902s] WARNING   IMPLF-200           59  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/11 20:36:08    902s] WARNING   IMPLF-201           66  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/11 20:36:08    902s] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[07/11 20:36:08    902s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/11 20:36:08    902s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/11 20:36:08    902s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[07/11 20:36:08    902s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/11 20:36:08    902s] WARNING   IMPOPT-3602          7  The specified path group name %s is not ...
[07/11 20:36:08    902s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[07/11 20:36:08    902s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/11 20:36:08    902s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/11 20:36:08    902s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/11 20:36:08    902s] *** Message Summary: 166 warning(s), 0 error(s)
[07/11 20:36:08    902s] 
[07/11 20:36:08    902s] --- Ending "Innovus" (totcpu=0:15:03, real=0:06:27, mem=5276.5M) ---
