<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/dffsynth.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dffsynth.v</a>
defines: 
time_elapsed: 0.248s
ram usage: 10176 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/dffsynth.v.html" target="file-frame">third_party/tests/ivtest/ivltests/dffsynth.v</a>
module main;
	reg [3:0] count;
	reg CLOCK;
	reg RSTn;
	reg SETn;
	(* ivl_synthesis_off *) initial begin
		CLOCK = 0;
		RSTn = 0;
		SETn = 1;
		#(1) CLOCK = 1;
		#(1) CLOCK = 0;
		if (count !== 4&#39;b0000) begin
			$display(&#34;FAILED -- initial reset doesn&#39;t&#34;);
			$finish;
		end
		RSTn = 1;
		#(1) CLOCK = 1;
		#(1) CLOCK = 0;
		#(1) CLOCK = 1;
		#(1) CLOCK = 0;
		if (count !== 4&#39;b0010) begin
			$display(&#34;FAILED -- count up is %b&#34;, count);
			$finish;
		end
		SETn = 0;
		#(1)
			;
		if (count !== 4&#39;b1101) begin
			$display(&#34;FAILED -- Aset failed: count=%b&#34;, count);
			$finish;
		end
		SETn = 1;
		#(1) CLOCK = 1;
		#(1) CLOCK = 0;
		if (count !== 4&#39;b1110) begin
			$display(&#34;FAILED -- Aset didn&#39;t release: count=%b&#34;, count);
			$finish;
		end
		RSTn = 0;
		#(1)
			;
		if (count !== 4&#39;b0000) begin
			$display(&#34;FAILED -- Aclr failed: count=%b&#34;, count);
			$finish;
		end
		$display(&#34;PASSED&#34;);
		$finish;
	end
	(* ivl_synthesis_on *) always @(posedge CLOCK or negedge RSTn or negedge SETn)
		if (!RSTn)
			count = 0;
		else if (!SETn)
			count = 4&#39;b1101;
		else
			count = count + 1;
endmodule

</pre>
</body>