+incdir+$RIDECODE_PATH/src/test/singlecyc/verilog/
$RIDECODE_PATH/src/test/singlecyc/verilog/alu.v
$RIDECODE_PATH/src/test/singlecyc/verilog/decoder.v
$RIDECODE_PATH/src/test/singlecyc/verilog/imm_gen.v
$RIDECODE_PATH/src/test/singlecyc/verilog/multiplier.v
$RIDECODE_PATH/src/test/singlecyc/verilog/ram_sync_nolatch.v
$RIDECODE_PATH/src/test/singlecyc/verilog/singlecycproc_vivado.v
$RIDECODE_PATH/src/test/singlecyc/verilog/srcsel.v
