Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Oct 29 18:09:39 2018
| Host         : DESKTOP-DH1FU73 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.135        0.000                      0                  342        0.122        0.000                      0                  342        1.100        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 3.365}        6.731           148.571         
  clk_out2_video_pll  {0.000 5.000}        10.000          100.000         
  clkfbout_video_pll  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_video_pll        4.135        0.000                      0                  139        0.195        0.000                      0                  139        2.965        0.000                       0                    69  
  clk_out2_video_pll        7.342        0.000                      0                  203        0.122        0.000                      0                  203        4.600        0.000                       0                   127  
  clkfbout_video_pll                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.965ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.447ns (20.438%)  route 1.740ns (79.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.400 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.360     0.324    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.601     5.400    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism             -0.579     4.821    
                         clock uncertainty           -0.059     4.762    
    SLICE_X167Y327       FDRE (Setup_fdre_C_R)       -0.304     4.458    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.447ns (20.438%)  route 1.740ns (79.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.400 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.360     0.324    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.601     5.400    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/C
                         clock pessimism             -0.579     4.821    
                         clock uncertainty           -0.059     4.762    
    SLICE_X167Y327       FDRE (Setup_fdre_C_R)       -0.304     4.458    hdmi_color_bar/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.447ns (20.438%)  route 1.740ns (79.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.400 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.360     0.324    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.601     5.400    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism             -0.579     4.821    
                         clock uncertainty           -0.059     4.762    
    SLICE_X167Y327       FDRE (Setup_fdre_C_R)       -0.304     4.458    hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.447ns (20.438%)  route 1.740ns (79.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.400 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.360     0.324    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.601     5.400    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
                         clock pessimism             -0.579     4.821    
                         clock uncertainty           -0.059     4.762    
    SLICE_X167Y327       FDRE (Setup_fdre_C_R)       -0.304     4.458    hdmi_color_bar/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.828%)  route 1.699ns (79.172%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.399 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.319     0.283    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.600     5.399    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[0]/C
                         clock pessimism             -0.579     4.820    
                         clock uncertainty           -0.059     4.761    
    SLICE_X167Y326       FDRE (Setup_fdre_C_R)       -0.304     4.457    hdmi_color_bar/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.828%)  route 1.699ns (79.172%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.399 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.319     0.283    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.600     5.399    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism             -0.579     4.820    
                         clock uncertainty           -0.059     4.761    
    SLICE_X167Y326       FDRE (Setup_fdre_C_R)       -0.304     4.457    hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.828%)  route 1.699ns (79.172%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.399 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.319     0.283    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.600     5.399    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism             -0.579     4.820    
                         clock uncertainty           -0.059     4.761    
    SLICE_X167Y326       FDRE (Setup_fdre_C_R)       -0.304     4.457    hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.828%)  route 1.699ns (79.172%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.399 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.319     0.283    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.600     5.399    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/C
                         clock pessimism             -0.579     4.820    
                         clock uncertainty           -0.059     4.761    
    SLICE_X167Y326       FDRE (Setup_fdre_C_R)       -0.304     4.457    hdmi_color_bar/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.828%)  route 1.699ns (79.172%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.399 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.319     0.283    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.600     5.399    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
                         clock pessimism             -0.579     4.820    
                         clock uncertainty           -0.059     4.761    
    SLICE_X167Y326       FDRE (Setup_fdre_C_R)       -0.304     4.457    hdmi_color_bar/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.447ns (21.771%)  route 1.606ns (78.229%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 5.401 - 6.731 ) 
    Source Clock Delay      (SCD):    -1.863ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.830    -1.863    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.223    -1.640 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.580    -1.060    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X170Y326       LUT5 (Prop_lut5_I3_O)        0.047    -1.013 f  hdmi_color_bar/h_cnt[11]_i_4/O
                         net (fo=5, routed)           0.366    -0.647    hdmi_color_bar/h_cnt[11]_i_4_n_0
    SLICE_X170Y328       LUT6 (Prop_lut6_I5_O)        0.134    -0.513 r  hdmi_color_bar/v_cnt[11]_i_2/O
                         net (fo=14, routed)          0.434    -0.079    hdmi_color_bar/v_cnt
    SLICE_X166Y327       LUT6 (Prop_lut6_I0_O)        0.043    -0.036 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=12, routed)          0.226     0.190    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X167Y328       FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    C8                                                0.000     6.731 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.731    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727     7.458 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.444    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.928 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.716    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.799 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.602     5.401    hdmi_color_bar/clk_out1
    SLICE_X167Y328       FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism             -0.579     4.822    
                         clock uncertainty           -0.059     4.763    
    SLICE_X167Y328       FDRE (Setup_fdre_C_R)       -0.304     4.459    hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  4.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.151%)  route 0.094ns (33.849%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.414    hdmi_color_bar/clk_out1
    SLICE_X168Y328       FDRE                                         r  hdmi_color_bar/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y328       FDRE (Prop_fdre_C_Q)         0.100    -0.314 f  hdmi_color_bar/h_cnt_reg[9]/Q
                         net (fo=5, routed)           0.094    -0.220    hdmi_color_bar/h_cnt_reg_n_0_[9]
    SLICE_X169Y328       LUT1 (Prop_lut1_I0_O)        0.028    -0.192 r  hdmi_color_bar/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    -0.192    hdmi_color_bar/i__carry__1_i_3_n_0
    SLICE_X169Y328       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.137 r  hdmi_color_bar/active_x0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.137    hdmi_color_bar/active_x0[9]
    SLICE_X169Y328       FDRE                                         r  hdmi_color_bar/active_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.117    -0.408    hdmi_color_bar/clk_out1
    SLICE_X169Y328       FDRE                                         r  hdmi_color_bar/active_x_reg[9]/C
                         clock pessimism              0.006    -0.403    
    SLICE_X169Y328       FDRE (Hold_fdre_C_D)         0.071    -0.332    hdmi_color_bar/active_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.156ns (53.297%)  route 0.137ns (46.702%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.848    -0.417    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  hdmi_color_bar/v_cnt_reg[2]/Q
                         net (fo=4, routed)           0.083    -0.233    hdmi_color_bar/v_cnt_reg_n_0_[2]
    SLICE_X166Y326       LUT6 (Prop_lut6_I5_O)        0.028    -0.205 r  hdmi_color_bar/vs_reg_i_2/O
                         net (fo=1, routed)           0.054    -0.152    hdmi_color_bar/vs_reg_i_2_n_0
    SLICE_X166Y326       LUT4 (Prop_lut4_I0_O)        0.028    -0.124 r  hdmi_color_bar/vs_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.124    hdmi_color_bar/vs_reg_i_1_n_0
    SLICE_X166Y326       FDRE                                         r  hdmi_color_bar/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.113    -0.412    hdmi_color_bar/clk_out1
    SLICE_X166Y326       FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
                         clock pessimism              0.007    -0.406    
    SLICE_X166Y326       FDRE (Hold_fdre_C_D)         0.087    -0.319    hdmi_color_bar/vs_reg_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.078%)  route 0.094ns (33.922%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.850    -0.415    hdmi_color_bar/clk_out1
    SLICE_X168Y327       FDRE                                         r  hdmi_color_bar/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y327       FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  hdmi_color_bar/h_cnt_reg[5]/Q
                         net (fo=8, routed)           0.094    -0.221    hdmi_color_bar/h_cnt_reg_n_0_[5]
    SLICE_X169Y327       LUT1 (Prop_lut1_I0_O)        0.028    -0.193 r  hdmi_color_bar/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.193    hdmi_color_bar/i__carry__0_i_3_n_0
    SLICE_X169Y327       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.138 r  hdmi_color_bar/active_x0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.138    hdmi_color_bar/active_x0[5]
    SLICE_X169Y327       FDRE                                         r  hdmi_color_bar/active_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.116    -0.409    hdmi_color_bar/clk_out1
    SLICE_X169Y327       FDRE                                         r  hdmi_color_bar/active_x_reg[5]/C
                         clock pessimism              0.006    -0.404    
    SLICE_X169Y327       FDRE (Hold_fdre_C_D)         0.071    -0.333    hdmi_color_bar/active_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.177ns (62.334%)  route 0.107ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.849    -0.416    hdmi_color_bar/clk_out1
    SLICE_X168Y326       FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.107    -0.209    hdmi_color_bar/h_cnt_reg_n_0_[4]
    SLICE_X169Y326       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.132 r  hdmi_color_bar/active_x0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.132    hdmi_color_bar/active_x0[4]
    SLICE_X169Y326       FDRE                                         r  hdmi_color_bar/active_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.114    -0.411    hdmi_color_bar/clk_out1
    SLICE_X169Y326       FDRE                                         r  hdmi_color_bar/active_x_reg[4]/C
                         clock pessimism              0.007    -0.405    
    SLICE_X169Y326       FDRE (Hold_fdre_C_D)         0.071    -0.334    hdmi_color_bar/active_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.414    hdmi_color_bar/clk_out1
    SLICE_X171Y328       FDRE                                         r  hdmi_color_bar/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y328       FDRE (Prop_fdre_C_Q)         0.100    -0.314 r  hdmi_color_bar/h_active_reg/Q
                         net (fo=4, routed)           0.136    -0.177    hdmi_color_bar/h_active_reg_n_0
    SLICE_X171Y328       LUT6 (Prop_lut6_I5_O)        0.028    -0.149 r  hdmi_color_bar/h_active_i_1/O
                         net (fo=1, routed)           0.000    -0.149    hdmi_color_bar/h_active_i_1_n_0
    SLICE_X171Y328       FDRE                                         r  hdmi_color_bar/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.117    -0.408    hdmi_color_bar/clk_out1
    SLICE_X171Y328       FDRE                                         r  hdmi_color_bar/h_active_reg/C
                         clock pessimism             -0.005    -0.414    
    SLICE_X171Y328       FDRE (Hold_fdre_C_D)         0.060    -0.354    hdmi_color_bar/h_active_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.332%)  route 0.174ns (57.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.850    -0.415    hdmi_color_bar/clk_out1
    SLICE_X167Y328       FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y328       FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  hdmi_color_bar/v_cnt_reg[10]/Q
                         net (fo=4, routed)           0.174    -0.140    hdmi_color_bar/v_cnt_reg_n_0_[10]
    SLICE_X166Y327       LUT6 (Prop_lut6_I3_O)        0.028    -0.112 r  hdmi_color_bar/v_active_i_1/O
                         net (fo=1, routed)           0.000    -0.112    hdmi_color_bar/v_active_i_1_n_0
    SLICE_X166Y327       FDRE                                         r  hdmi_color_bar/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.115    -0.410    hdmi_color_bar/clk_out1
    SLICE_X166Y327       FDRE                                         r  hdmi_color_bar/v_active_reg/C
                         clock pessimism              0.007    -0.404    
    SLICE_X166Y327       FDRE (Hold_fdre_C_D)         0.087    -0.317    hdmi_color_bar/v_active_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.848    -0.417    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=3, routed)           0.101    -0.215    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X167Y326       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.138 r  hdmi_color_bar/v_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.138    hdmi_color_bar/v_cnt0_carry_n_4
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.113    -0.412    hdmi_color_bar/clk_out1
    SLICE_X167Y326       FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
                         clock pessimism             -0.004    -0.417    
    SLICE_X167Y326       FDRE (Hold_fdre_C_D)         0.071    -0.346    hdmi_color_bar/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.372%)  route 0.101ns (35.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.849    -0.416    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y327       FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  hdmi_color_bar/v_cnt_reg[5]/Q
                         net (fo=4, routed)           0.101    -0.214    hdmi_color_bar/v_cnt_reg_n_0_[5]
    SLICE_X167Y327       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.131 r  hdmi_color_bar/v_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.131    hdmi_color_bar/v_cnt0_carry__0_n_7
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.115    -0.410    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism             -0.005    -0.416    
    SLICE_X167Y327       FDRE (Hold_fdre_C_D)         0.071    -0.345    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.177ns (59.203%)  route 0.122ns (40.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.850    -0.415    hdmi_color_bar/clk_out1
    SLICE_X168Y327       FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y327       FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  hdmi_color_bar/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.122    -0.193    hdmi_color_bar/h_cnt_reg_n_0_[8]
    SLICE_X169Y327       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.116 r  hdmi_color_bar/active_x0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.116    hdmi_color_bar/active_x0[8]
    SLICE_X169Y327       FDRE                                         r  hdmi_color_bar/active_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.116    -0.409    hdmi_color_bar/clk_out1
    SLICE_X169Y327       FDRE                                         r  hdmi_color_bar/active_x_reg[8]/C
                         clock pessimism              0.006    -0.404    
    SLICE_X169Y327       FDRE (Hold_fdre_C_D)         0.071    -0.333    hdmi_color_bar/active_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.177ns (61.088%)  route 0.113ns (38.912%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.849    -0.416    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y327       FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  hdmi_color_bar/v_cnt_reg[8]/Q
                         net (fo=3, routed)           0.113    -0.203    hdmi_color_bar/v_cnt_reg_n_0_[8]
    SLICE_X167Y327       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.126 r  hdmi_color_bar/v_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.126    hdmi_color_bar/v_cnt0_carry__0_n_4
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.115    -0.410    hdmi_color_bar/clk_out1
    SLICE_X167Y327       FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
                         clock pessimism             -0.005    -0.416    
    SLICE_X167Y327       FDRE (Hold_fdre_C_D)         0.071    -0.345    hdmi_color_bar/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         6.731       5.322      BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.731       5.660      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         6.731       5.981      SLICE_X167Y326   hdmi_color_bar/v_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X171Y327   hdmi_color_bar/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X169Y328   hdmi_color_bar/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X169Y327   hdmi_color_bar/active_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X169Y327   hdmi_color_bar/active_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X169Y327   hdmi_color_bar/active_x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X169Y327   hdmi_color_bar/active_x_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.700         6.731       6.031      SLICE_X169Y328   hdmi_color_bar/active_x_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.731       206.629    MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.365       2.965      SLICE_X167Y326   hdmi_color_bar/v_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.365       2.965      SLICE_X167Y326   hdmi_color_bar/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X169Y328   hdmi_color_bar/active_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X169Y328   hdmi_color_bar/active_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y328   hdmi_color_bar/h_active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X168Y328   hdmi_color_bar/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X168Y328   hdmi_color_bar/h_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X168Y328   hdmi_color_bar/h_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y332   hdmi_color_bar/hs_reg_d0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y328   hdmi_color_bar/hs_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X169Y328   hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X169Y328   hdmi_color_bar/active_x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y328   hdmi_color_bar/h_active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X168Y328   hdmi_color_bar/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X168Y328   hdmi_color_bar/h_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X168Y328   hdmi_color_bar/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y332   hdmi_color_bar/hs_reg_d0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y328   hdmi_color_bar/hs_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y335   hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X171Y335   hdmi_color_bar/rgb_g_reg_reg[7]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.455ns (21.183%)  route 1.693ns (78.817%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.846    -1.847    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X166Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y306       FDRE (Prop_fdre_C_Q)         0.236    -1.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.533    -1.078    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X168Y306       LUT6 (Prop_lut6_I1_O)        0.123    -0.955 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.188    -0.767    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X167Y306       LUT6 (Prop_lut6_I0_O)        0.043    -0.724 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.382    -0.341    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X166Y306       LUT3 (Prop_lut3_I0_O)        0.053    -0.288 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.589     0.301    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X169Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.614     8.682    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X169Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism             -0.579     8.104    
                         clock uncertainty           -0.062     8.042    
    SLICE_X169Y306       FDRE (Setup_fdre_C_R)       -0.399     7.643    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.455ns (21.183%)  route 1.693ns (78.817%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.846    -1.847    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X166Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y306       FDRE (Prop_fdre_C_Q)         0.236    -1.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.533    -1.078    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X168Y306       LUT6 (Prop_lut6_I1_O)        0.123    -0.955 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.188    -0.767    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X167Y306       LUT6 (Prop_lut6_I0_O)        0.043    -0.724 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.382    -0.341    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X166Y306       LUT3 (Prop_lut3_I0_O)        0.053    -0.288 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.589     0.301    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X169Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.614     8.682    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X169Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism             -0.579     8.104    
                         clock uncertainty           -0.062     8.042    
    SLICE_X169Y306       FDRE (Setup_fdre_C_R)       -0.399     7.643    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.455ns (21.183%)  route 1.693ns (78.817%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 8.682 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.846    -1.847    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X166Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y306       FDRE (Prop_fdre_C_Q)         0.236    -1.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.533    -1.078    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X168Y306       LUT6 (Prop_lut6_I1_O)        0.123    -0.955 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.188    -0.767    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X167Y306       LUT6 (Prop_lut6_I0_O)        0.043    -0.724 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.382    -0.341    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X166Y306       LUT3 (Prop_lut3_I0_O)        0.053    -0.288 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.589     0.301    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X169Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.614     8.682    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X169Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[3]/C
                         clock pessimism             -0.579     8.104    
                         clock uncertainty           -0.062     8.042    
    SLICE_X169Y306       FDRE (Setup_fdre_C_R)       -0.399     7.643    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.388ns (19.533%)  route 1.598ns (80.467%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.845    -1.848    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y308       FDRE (Prop_fdre_C_Q)         0.259    -1.589 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.623    -0.967    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X165Y310       LUT6 (Prop_lut6_I1_O)        0.043    -0.924 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2/O
                         net (fo=1, routed)           0.432    -0.492    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2_n_0
    SLICE_X165Y309       LUT6 (Prop_lut6_I0_O)        0.043    -0.449 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1/O
                         net (fo=12, routed)          0.193    -0.256    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0
    SLICE_X165Y310       LUT2 (Prop_lut2_I0_O)        0.043    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1/O
                         net (fo=9, routed)           0.351     0.138    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.611     8.679    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
                         clock pessimism             -0.554     8.126    
                         clock uncertainty           -0.062     8.064    
    SLICE_X164Y310       FDRE (Setup_fdre_C_R)       -0.304     7.760    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.388ns (19.533%)  route 1.598ns (80.467%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.845    -1.848    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y308       FDRE (Prop_fdre_C_Q)         0.259    -1.589 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.623    -0.967    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X165Y310       LUT6 (Prop_lut6_I1_O)        0.043    -0.924 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2/O
                         net (fo=1, routed)           0.432    -0.492    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2_n_0
    SLICE_X165Y309       LUT6 (Prop_lut6_I0_O)        0.043    -0.449 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1/O
                         net (fo=12, routed)          0.193    -0.256    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0
    SLICE_X165Y310       LUT2 (Prop_lut2_I0_O)        0.043    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1/O
                         net (fo=9, routed)           0.351     0.138    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.611     8.679    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism             -0.554     8.126    
                         clock uncertainty           -0.062     8.064    
    SLICE_X164Y310       FDRE (Setup_fdre_C_R)       -0.304     7.760    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.388ns (19.533%)  route 1.598ns (80.467%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.845    -1.848    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y308       FDRE (Prop_fdre_C_Q)         0.259    -1.589 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.623    -0.967    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X165Y310       LUT6 (Prop_lut6_I1_O)        0.043    -0.924 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2/O
                         net (fo=1, routed)           0.432    -0.492    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2_n_0
    SLICE_X165Y309       LUT6 (Prop_lut6_I0_O)        0.043    -0.449 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1/O
                         net (fo=12, routed)          0.193    -0.256    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0
    SLICE_X165Y310       LUT2 (Prop_lut2_I0_O)        0.043    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1/O
                         net (fo=9, routed)           0.351     0.138    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.611     8.679    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
                         clock pessimism             -0.554     8.126    
                         clock uncertainty           -0.062     8.064    
    SLICE_X164Y310       FDRE (Setup_fdre_C_R)       -0.304     7.760    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.388ns (19.533%)  route 1.598ns (80.467%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.845    -1.848    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y308       FDRE (Prop_fdre_C_Q)         0.259    -1.589 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.623    -0.967    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X165Y310       LUT6 (Prop_lut6_I1_O)        0.043    -0.924 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2/O
                         net (fo=1, routed)           0.432    -0.492    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2_n_0
    SLICE_X165Y309       LUT6 (Prop_lut6_I0_O)        0.043    -0.449 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1/O
                         net (fo=12, routed)          0.193    -0.256    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0
    SLICE_X165Y310       LUT2 (Prop_lut2_I0_O)        0.043    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1/O
                         net (fo=9, routed)           0.351     0.138    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.611     8.679    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X164Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]/C
                         clock pessimism             -0.554     8.126    
                         clock uncertainty           -0.062     8.064    
    SLICE_X164Y310       FDRE (Setup_fdre_C_R)       -0.304     7.760    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.635ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.455ns (24.170%)  route 1.428ns (75.830%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.846    -1.847    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X166Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y306       FDRE (Prop_fdre_C_Q)         0.236    -1.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=16, routed)          0.533    -1.078    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/out[0]
    SLICE_X168Y306       LUT6 (Prop_lut6_I1_O)        0.123    -0.955 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4/O
                         net (fo=2, routed)           0.188    -0.767    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_4_n_0
    SLICE_X167Y306       LUT6 (Prop_lut6_I0_O)        0.043    -0.724 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_2/O
                         net (fo=8, routed)           0.382    -0.341    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state
    SLICE_X166Y306       LUT3 (Prop_lut3_I0_O)        0.053    -0.288 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[3]_i_1/O
                         net (fo=4, routed)           0.323     0.035    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_3
    SLICE_X167Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.613     8.681    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X167Y306       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism             -0.550     8.132    
                         clock uncertainty           -0.062     8.070    
    SLICE_X167Y306       FDRE (Setup_fdre_C_R)       -0.399     7.671    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  7.635    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.388ns (19.940%)  route 1.558ns (80.060%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.845    -1.848    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y308       FDRE (Prop_fdre_C_Q)         0.259    -1.589 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.623    -0.967    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X165Y310       LUT6 (Prop_lut6_I1_O)        0.043    -0.924 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2/O
                         net (fo=1, routed)           0.432    -0.492    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2_n_0
    SLICE_X165Y309       LUT6 (Prop_lut6_I0_O)        0.043    -0.449 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1/O
                         net (fo=12, routed)          0.193    -0.256    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0
    SLICE_X165Y310       LUT2 (Prop_lut2_I0_O)        0.043    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1/O
                         net (fo=9, routed)           0.310     0.097    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0
    SLICE_X164Y311       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.610     8.678    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X164Y311       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]/C
                         clock pessimism             -0.554     8.125    
                         clock uncertainty           -0.062     8.063    
    SLICE_X164Y311       FDRE (Setup_fdre_C_R)       -0.304     7.759    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.759    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.388ns (19.955%)  route 1.556ns (80.045%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.905    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.639    -5.734 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.948    -3.786    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.693 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.845    -1.848    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y308       FDRE (Prop_fdre_C_Q)         0.259    -1.589 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/Q
                         net (fo=3, routed)           0.623    -0.967    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[4]
    SLICE_X165Y310       LUT6 (Prop_lut6_I1_O)        0.043    -0.924 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2/O
                         net (fo=1, routed)           0.432    -0.492    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_2_n_0
    SLICE_X165Y309       LUT6 (Prop_lut6_I0_O)        0.043    -0.449 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1/O
                         net (fo=12, routed)          0.193    -0.256    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0
    SLICE_X165Y310       LUT2 (Prop_lut2_I0_O)        0.043    -0.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1/O
                         net (fo=9, routed)           0.309     0.096    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0
    SLICE_X164Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    C8                                                0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.713    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.516     5.197 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.788     6.985    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.068 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.612     8.680    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X164Y308       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism             -0.554     8.127    
                         clock uncertainty           -0.062     8.065    
    SLICE_X164Y308       FDRE (Setup_fdre_C_R)       -0.304     7.761    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  7.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.130ns (62.427%)  route 0.078ns (37.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.859    -0.406    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X168Y310       FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y310       FDSE (Prop_fdse_C_Q)         0.100    -0.306 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/Q
                         net (fo=2, routed)           0.078    -0.227    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[1]
    SLICE_X169Y310       LUT4 (Prop_lut4_I0_O)        0.030    -0.197 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1/O
                         net (fo=1, routed)           0.000    -0.197    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1_n_0
    SLICE_X169Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.127    -0.398    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X169Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                         clock pessimism              0.004    -0.395    
    SLICE_X169Y310       FDRE (Hold_fdre_C_D)         0.075    -0.320    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.859    -0.406    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X168Y310       FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y310       FDSE (Prop_fdse_C_Q)         0.100    -0.306 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/Q
                         net (fo=2, routed)           0.078    -0.227    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[1]
    SLICE_X169Y310       LUT4 (Prop_lut4_I0_O)        0.028    -0.199 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[2]_i_1_n_0
    SLICE_X169Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.127    -0.398    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X169Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism              0.004    -0.395    
    SLICE_X169Y310       FDRE (Hold_fdre_C_D)         0.061    -0.334    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.133ns (60.360%)  route 0.087ns (39.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.859    -0.406    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X168Y310       FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y310       FDSE (Prop_fdse_C_Q)         0.100    -0.306 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.087    -0.218    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X169Y310       LUT4 (Prop_lut4_I2_O)        0.033    -0.185 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1/O
                         net (fo=1, routed)           0.000    -0.185    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_i_1_n_0
    SLICE_X169Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.127    -0.398    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X169Y310       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
                         clock pessimism              0.004    -0.395    
    SLICE_X169Y310       FDRE (Hold_fdre_C_D)         0.075    -0.320    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.424%)  route 0.107ns (45.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.859    -0.406    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X167Y307       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y307       FDRE (Prop_fdre_C_Q)         0.100    -0.306 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/Q
                         net (fo=13, routed)          0.107    -0.198    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0[2]
    SLICE_X166Y307       LUT6 (Prop_lut6_I1_O)        0.028    -0.170 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2/O
                         net (fo=1, routed)           0.000    -0.170    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_2_n_0
    SLICE_X166Y307       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.127    -0.398    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X166Y307       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                         clock pessimism              0.004    -0.395    
    SLICE_X166Y307       FDRE (Hold_fdre_C_D)         0.087    -0.308    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.859    -0.406    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X171Y311       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y311       FDRE (Prop_fdre_C_Q)         0.091    -0.315 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/Q
                         net (fo=1, routed)           0.052    -0.263    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen
    SLICE_X171Y311       LUT4 (Prop_lut4_I1_O)        0.066    -0.197 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.000    -0.197    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X171Y311       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.127    -0.398    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X171Y311       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism             -0.007    -0.406    
    SLICE_X171Y311       FDRE (Hold_fdre_C_D)         0.060    -0.346    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.424%)  route 0.095ns (42.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.860    -0.405    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X169Y309       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y309       FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/Q
                         net (fo=6, routed)           0.095    -0.210    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
    SLICE_X168Y309       LUT4 (Prop_lut4_I1_O)        0.028    -0.182 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1/O
                         net (fo=1, routed)           0.000    -0.182    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1_n_0
    SLICE_X168Y309       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.128    -0.397    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X168Y309       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                         clock pessimism              0.004    -0.394    
    SLICE_X168Y309       FDRE (Hold_fdre_C_D)         0.060    -0.334    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.632%)  route 0.120ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.861    -0.404    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X169Y304       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y304       FDCE (Prop_fdce_C_Q)         0.100    -0.304 r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.184    i2c_config_m0/i2c_master_top_m0/byte_controller/out[3]
    SLICE_X167Y303       LUT6 (Prop_lut6_I2_O)        0.028    -0.156 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    i2c_config_m0/i2c_master_top_m0/byte_controller_n_13
    SLICE_X167Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.128    -0.397    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X167Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.028    -0.370    
    SLICE_X167Y303       FDCE (Hold_fdce_C_D)         0.060    -0.310    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.130ns (54.168%)  route 0.110ns (45.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.861    -0.404    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X169Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y303       FDCE (Prop_fdce_C_Q)         0.100    -0.304 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/Q
                         net (fo=6, routed)           0.110    -0.194    i2c_config_m0/i2c_master_top_m0/byte_controller/out[11]
    SLICE_X168Y303       LUT4 (Prop_lut4_I2_O)        0.030    -0.164 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    i2c_config_m0/i2c_master_top_m0/byte_controller_n_12
    SLICE_X168Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.129    -0.396    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X168Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.004    -0.393    
    SLICE_X168Y303       FDCE (Hold_fdce_C_D)         0.075    -0.318    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.840%)  route 0.105ns (45.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.860    -0.405    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X168Y307       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y307       FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/Q
                         net (fo=12, routed)          0.105    -0.199    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0[3]
    SLICE_X169Y307       LUT6 (Prop_lut6_I3_O)        0.028    -0.171 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[0]_i_1_n_0
    SLICE_X169Y307       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.128    -0.397    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X169Y307       FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism              0.004    -0.394    
    SLICE_X169Y307       FDRE (Hold_fdre_C_D)         0.060    -0.334    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.783%)  route 0.110ns (46.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122    -2.260 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.969    -1.291    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.265 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         0.861    -0.404    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X169Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y303       FDCE (Prop_fdce_C_Q)         0.100    -0.304 f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/Q
                         net (fo=6, routed)           0.110    -0.194    i2c_config_m0/i2c_master_top_m0/byte_controller/out[11]
    SLICE_X168Y303       LUT5 (Prop_lut5_I0_O)        0.028    -0.166 r  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    i2c_config_m0/i2c_master_top_m0/byte_controller_n_11
    SLICE_X168Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1_p
    C8                   IBUFDS (Prop_ibufds_I_O)     0.438     0.438 r  video_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.991    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.590    -2.599 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.044    -1.555    video_pll_m0/inst/clk_out2_video_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.525 r  video_pll_m0/inst/clkout2_buf/O
                         net (fo=125, routed)         1.129    -0.396    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X168Y303       FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.004    -0.393    
    SLICE_X168Y303       FDCE (Hold_fdce_C_D)         0.060    -0.333    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17   video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X165Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X165Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X169Y310   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X169Y310   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X164Y306   i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X166Y306   i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X169Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X171Y311   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X165Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X165Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X165Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X165Y309   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X169Y310   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X169Y310   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X169Y310   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X169Y310   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X164Y306   i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X166Y306   i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X164Y303   i2c_config_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X164Y303   i2c_config_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X164Y303   i2c_config_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X164Y303   i2c_config_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X163Y306   i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X169Y307   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X169Y307   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X170Y307   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X170Y307   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X167Y307   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



