
vario-software_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a06c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800a200  0800a200  0000b200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a340  0800a340  0000c068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a340  0800a340  0000b340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a348  0800a348  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a348  0800a348  0000b348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a34c  0800a34c  0000b34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800a350  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  20000068  0800a3b8  0000c068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  0800a3b8  0000c478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018545  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003061  00000000  00000000  000245dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001740  00000000  00000000  00027640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123b  00000000  00000000  00028d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a86c  00000000  00000000  00029fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001adab  00000000  00000000  00054827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c071  00000000  00000000  0006f5d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017b643  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007140  00000000  00000000  0017b688  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001827c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a1e4 	.word	0x0800a1e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800a1e4 	.word	0x0800a1e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2uiz>:
 8000b48:	004a      	lsls	r2, r1, #1
 8000b4a:	d211      	bcs.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d211      	bcs.n	8000b76 <__aeabi_d2uiz+0x2e>
 8000b52:	d50d      	bpl.n	8000b70 <__aeabi_d2uiz+0x28>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d40e      	bmi.n	8000b7c <__aeabi_d2uiz+0x34>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_d2uiz+0x3a>
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0000 	mov.w	r0, #0
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2f>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b90:	bf24      	itt	cs
 8000b92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9a:	d90d      	bls.n	8000bb8 <__aeabi_d2f+0x30>
 8000b9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb0:	bf08      	it	eq
 8000bb2:	f020 0001 	biceq.w	r0, r0, #1
 8000bb6:	4770      	bx	lr
 8000bb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bbc:	d121      	bne.n	8000c02 <__aeabi_d2f+0x7a>
 8000bbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc2:	bfbc      	itt	lt
 8000bc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	4770      	bxlt	lr
 8000bca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd2:	f1c2 0218 	rsb	r2, r2, #24
 8000bd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bde:	fa20 f002 	lsr.w	r0, r0, r2
 8000be2:	bf18      	it	ne
 8000be4:	f040 0001 	orrne.w	r0, r0, #1
 8000be8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf4:	ea40 000c 	orr.w	r0, r0, ip
 8000bf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c00:	e7cc      	b.n	8000b9c <__aeabi_d2f+0x14>
 8000c02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c06:	d107      	bne.n	8000c18 <__aeabi_d2f+0x90>
 8000c08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c0c:	bf1e      	ittt	ne
 8000c0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c16:	4770      	bxne	lr
 8000c18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop

08000c28 <__aeabi_ldivmod>:
 8000c28:	b97b      	cbnz	r3, 8000c4a <__aeabi_ldivmod+0x22>
 8000c2a:	b972      	cbnz	r2, 8000c4a <__aeabi_ldivmod+0x22>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bfbe      	ittt	lt
 8000c30:	2000      	movlt	r0, #0
 8000c32:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c36:	e006      	blt.n	8000c46 <__aeabi_ldivmod+0x1e>
 8000c38:	bf08      	it	eq
 8000c3a:	2800      	cmpeq	r0, #0
 8000c3c:	bf1c      	itt	ne
 8000c3e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c42:	f04f 30ff 	movne.w	r0, #4294967295
 8000c46:	f000 b9d3 	b.w	8000ff0 <__aeabi_idiv0>
 8000c4a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c4e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c52:	2900      	cmp	r1, #0
 8000c54:	db09      	blt.n	8000c6a <__aeabi_ldivmod+0x42>
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db1a      	blt.n	8000c90 <__aeabi_ldivmod+0x68>
 8000c5a:	f000 f84d 	bl	8000cf8 <__udivmoddi4>
 8000c5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c66:	b004      	add	sp, #16
 8000c68:	4770      	bx	lr
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db1b      	blt.n	8000cac <__aeabi_ldivmod+0x84>
 8000c74:	f000 f840 	bl	8000cf8 <__udivmoddi4>
 8000c78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c80:	b004      	add	sp, #16
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	4252      	negs	r2, r2
 8000c8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c8e:	4770      	bx	lr
 8000c90:	4252      	negs	r2, r2
 8000c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c96:	f000 f82f 	bl	8000cf8 <__udivmoddi4>
 8000c9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca2:	b004      	add	sp, #16
 8000ca4:	4240      	negs	r0, r0
 8000ca6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000caa:	4770      	bx	lr
 8000cac:	4252      	negs	r2, r2
 8000cae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb2:	f000 f821 	bl	8000cf8 <__udivmoddi4>
 8000cb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbe:	b004      	add	sp, #16
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__reg_write>:

// Write a new value to BMP280 register
// input:
//   reg - register number
//   value - new register value
static void __reg_write(uint8_t reg, uint8_t value) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460a      	mov	r2, r1
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { reg, value };
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	733b      	strb	r3, [r7, #12]
 8001008:	79bb      	ldrb	r3, [r7, #6]
 800100a:	737b      	strb	r3, [r7, #13]

	I2C_Transmit(BMP280_I2C_PORT, buf, sizeof(buf), BMP280_ADDR, I2C_GENSTOP_YES);
 800100c:	f107 010c 	add.w	r1, r7, #12
 8001010:	2300      	movs	r3, #0
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	23ec      	movs	r3, #236	@ 0xec
 8001016:	2202      	movs	r2, #2
 8001018:	4803      	ldr	r0, [pc, #12]	@ (8001028 <__reg_write+0x34>)
 800101a:	f000 fc9b 	bl	8001954 <I2C_Transmit>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40005400 	.word	0x40005400

0800102c <__reg_read>:

// Read a value of the BMP280 register
// input:
//   reg - register number
// return: register value (zero in case of error on I2C bus)
static uint8_t __reg_read(uint8_t reg) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af02      	add	r7, sp, #8
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
	uint8_t value = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	73fb      	strb	r3, [r7, #15]

	I2C_Transmit(BMP280_I2C_PORT, &reg, 1, BMP280_ADDR, I2C_GENSTOP_NO);
 800103a:	1df9      	adds	r1, r7, #7
 800103c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	23ec      	movs	r3, #236	@ 0xec
 8001044:	2201      	movs	r2, #1
 8001046:	4807      	ldr	r0, [pc, #28]	@ (8001064 <__reg_read+0x38>)
 8001048:	f000 fc84 	bl	8001954 <I2C_Transmit>
	I2C_Receive(BMP280_I2C_PORT, &value, 1, BMP280_ADDR);
 800104c:	f107 010f 	add.w	r1, r7, #15
 8001050:	23ec      	movs	r3, #236	@ 0xec
 8001052:	2201      	movs	r2, #1
 8001054:	4803      	ldr	r0, [pc, #12]	@ (8001064 <__reg_read+0x38>)
 8001056:	f000 fd31 	bl	8001abc <I2C_Receive>

	return value;
 800105a:	7bfb      	ldrb	r3, [r7, #15]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40005400 	.word	0x40005400

08001068 <__reg_read_bulk>:
// input:
//   reg - starting register number
//   buf - pointer to the buffer to store data
//   len - number of registers to read
// return: BMP280_ERROR in case of error on I2C bus, BMP280_SUCCESS otherwise
static BMP280_RESULT __reg_read_bulk(uint8_t reg, uint8_t *buf, uint32_t count) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af02      	add	r7, sp, #8
 800106e:	4603      	mov	r3, r0
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
 8001074:	73fb      	strb	r3, [r7, #15]
	if (I2C_Transmit(BMP280_I2C_PORT, &reg, 1, BMP280_ADDR, I2C_GENSTOP_NO) == I2C_SUCCESS) {
 8001076:	f107 010f 	add.w	r1, r7, #15
 800107a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	23ec      	movs	r3, #236	@ 0xec
 8001082:	2201      	movs	r2, #1
 8001084:	480a      	ldr	r0, [pc, #40]	@ (80010b0 <__reg_read_bulk+0x48>)
 8001086:	f000 fc65 	bl	8001954 <I2C_Transmit>
 800108a:	4603      	mov	r3, r0
 800108c:	2b01      	cmp	r3, #1
 800108e:	d10a      	bne.n	80010a6 <__reg_read_bulk+0x3e>
		if (I2C_Receive(BMP280_I2C_PORT, buf, count, BMP280_ADDR) == I2C_SUCCESS) {
 8001090:	23ec      	movs	r3, #236	@ 0xec
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	68b9      	ldr	r1, [r7, #8]
 8001096:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <__reg_read_bulk+0x48>)
 8001098:	f000 fd10 	bl	8001abc <I2C_Receive>
 800109c:	4603      	mov	r3, r0
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d101      	bne.n	80010a6 <__reg_read_bulk+0x3e>
			return BMP280_SUCCESS;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <__reg_read_bulk+0x40>
		}
	}

	return BMP280_ERROR;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40005400 	.word	0x40005400

080010b4 <BMP280_Check>:

// Check if BMP280 present on I2C bus
// return: BMP280_SUCCESS if BMP280 present, BMP280_ERROR otherwise
BMP280_RESULT BMP280_Check(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	switch (BMP280_GetVersion()) {
 80010b8:	f000 f809 	bl	80010ce <BMP280_GetVersion>
 80010bc:	4603      	mov	r3, r0
 80010be:	3b56      	subs	r3, #86	@ 0x56
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d801      	bhi.n	80010c8 <BMP280_Check+0x14>
		case BMP280_CHIP_ID1:
		case BMP280_CHIP_ID2:
		case BMP280_CHIP_ID3:
			return BMP280_SUCCESS;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <BMP280_Check+0x16>
		default:
			return BMP280_ERROR;
 80010c8:	2300      	movs	r3, #0
	}
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	bd80      	pop	{r7, pc}

080010ce <BMP280_GetVersion>:
	__reg_write(BMP280_REG_RESET, BMP280_SOFT_RESET_KEY);
}

// Get version of the BMP280 chip
// return: version of BMP280 chip or zero in case of chip absence or error on I2C bus
inline uint8_t BMP280_GetVersion(void) {
 80010ce:	b580      	push	{r7, lr}
 80010d0:	af00      	add	r7, sp, #0
	return __reg_read(BMP280_REG_ID);
 80010d2:	20d0      	movs	r0, #208	@ 0xd0
 80010d4:	f7ff ffaa 	bl	800102c <__reg_read>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	bd80      	pop	{r7, pc}

080010de <BMP280_SetMode>:

// Set sensor mode of the BMP280 chip
// input:
//   mode - new mode (one of BMP280_MODE_xx values)
// note: always set the power mode after sensor configuration is done
void BMP280_SetMode(uint8_t mode) {
 80010de:	b580      	push	{r7, lr}
 80010e0:	b084      	sub	sp, #16
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
	// Configure 'mode' bits in 'ctrl_meas' (0xF4) register
	mode &= BMP280_MODE_MSK;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	f003 0303 	and.w	r3, r3, #3
 80010ee:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = (uint8_t)(__reg_read(BMP280_REG_CTRL_MEAS) & ~BMP280_MODE_MSK);
 80010f0:	20f4      	movs	r0, #244	@ 0xf4
 80010f2:	f7ff ff9b 	bl	800102c <__reg_read>
 80010f6:	4603      	mov	r3, r0
 80010f8:	f023 0303 	bic.w	r3, r3, #3
 80010fc:	73fb      	strb	r3, [r7, #15]
	__reg_write(BMP280_REG_CTRL_MEAS, reg | mode);
 80010fe:	7bfa      	ldrb	r2, [r7, #15]
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	4313      	orrs	r3, r2
 8001104:	b2db      	uxtb	r3, r3
 8001106:	4619      	mov	r1, r3
 8001108:	20f4      	movs	r0, #244	@ 0xf4
 800110a:	f7ff ff73 	bl	8000ff4 <__reg_write>
}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <BMP280_SetFilter>:

// Set coefficient of the IIR filter
// input:
//   filter - new coefficient value (one of BMP280_FILTER_x values)
void BMP280_SetFilter(uint8_t filter) {
 8001116:	b580      	push	{r7, lr}
 8001118:	b084      	sub	sp, #16
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]
	// Configure 'filter' bits in 'config' (0xF5) register
	filter &= BMP280_FILTER_MSK;
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 031c 	and.w	r3, r3, #28
 8001126:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = (uint8_t)(__reg_read(BMP280_REG_CONFIG) & ~BMP280_FILTER_MSK);
 8001128:	20f5      	movs	r0, #245	@ 0xf5
 800112a:	f7ff ff7f 	bl	800102c <__reg_read>
 800112e:	4603      	mov	r3, r0
 8001130:	f023 031c 	bic.w	r3, r3, #28
 8001134:	73fb      	strb	r3, [r7, #15]
	__reg_write(BMP280_REG_CONFIG, reg | filter);
 8001136:	7bfa      	ldrb	r2, [r7, #15]
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	4313      	orrs	r3, r2
 800113c:	b2db      	uxtb	r3, r3
 800113e:	4619      	mov	r1, r3
 8001140:	20f5      	movs	r0, #245	@ 0xf5
 8001142:	f7ff ff57 	bl	8000ff4 <__reg_write>
}
 8001146:	bf00      	nop
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <BMP280_SetStandby>:

// Set inactive duration in normal mode (Tstandby)
// input:
//   tsb - new inactive duration (one of BMP280_STBY_x values)
void BMP280_SetStandby(uint8_t tsb) {
 800114e:	b580      	push	{r7, lr}
 8001150:	b084      	sub	sp, #16
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	71fb      	strb	r3, [r7, #7]
	// Configure 't_sb' bits in 'config' (0xF5) register
	tsb &= BMP280_STBY_MSK;
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	f023 031f 	bic.w	r3, r3, #31
 800115e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = (uint8_t)(__reg_read(BMP280_REG_CONFIG) & ~BMP280_STBY_MSK);
 8001160:	20f5      	movs	r0, #245	@ 0xf5
 8001162:	f7ff ff63 	bl	800102c <__reg_read>
 8001166:	4603      	mov	r3, r0
 8001168:	f003 031f 	and.w	r3, r3, #31
 800116c:	73fb      	strb	r3, [r7, #15]
	__reg_write(BMP280_REG_CONFIG, reg | tsb);
 800116e:	7bfa      	ldrb	r2, [r7, #15]
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	4313      	orrs	r3, r2
 8001174:	b2db      	uxtb	r3, r3
 8001176:	4619      	mov	r1, r3
 8001178:	20f5      	movs	r0, #245	@ 0xf5
 800117a:	f7ff ff3b 	bl	8000ff4 <__reg_write>
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <BMP280_SetOSRST>:

// Set oversampling of temperature data
// input:
//   osrs - new oversampling value (one of BMP280_OSRS_T_Xx values)
void BMP280_SetOSRST(uint8_t osrs) {
 8001186:	b580      	push	{r7, lr}
 8001188:	b084      	sub	sp, #16
 800118a:	af00      	add	r7, sp, #0
 800118c:	4603      	mov	r3, r0
 800118e:	71fb      	strb	r3, [r7, #7]
	// Configure 'osrs_t' bits in 'ctrl_meas' (0xF4) register
	osrs &= BMP280_OSRS_T_MSK;
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f023 031f 	bic.w	r3, r3, #31
 8001196:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = (uint8_t)(__reg_read(BMP280_REG_CTRL_MEAS) & ~BMP280_OSRS_T_MSK);
 8001198:	20f4      	movs	r0, #244	@ 0xf4
 800119a:	f7ff ff47 	bl	800102c <__reg_read>
 800119e:	4603      	mov	r3, r0
 80011a0:	f003 031f 	and.w	r3, r3, #31
 80011a4:	73fb      	strb	r3, [r7, #15]
	__reg_write(BMP280_REG_CTRL_MEAS, reg | osrs);
 80011a6:	7bfa      	ldrb	r2, [r7, #15]
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	4619      	mov	r1, r3
 80011b0:	20f4      	movs	r0, #244	@ 0xf4
 80011b2:	f7ff ff1f 	bl	8000ff4 <__reg_write>
}
 80011b6:	bf00      	nop
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <BMP280_SetOSRSP>:

// Set oversampling of pressure data
// input:
//   osrs - new oversampling value (one of BMP280_OSRS_P_Xx values)
void BMP280_SetOSRSP(uint8_t osrs) {
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4603      	mov	r3, r0
 80011c6:	71fb      	strb	r3, [r7, #7]
	// Configure 'osrs_p' bits in 'ctrl_meas' (0xF4) register
	osrs &= BMP280_OSRS_P_MSK;
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f003 031c 	and.w	r3, r3, #28
 80011ce:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = (uint8_t)(__reg_read(BMP280_REG_CTRL_MEAS) & ~BMP280_OSRS_P_MSK);
 80011d0:	20f4      	movs	r0, #244	@ 0xf4
 80011d2:	f7ff ff2b 	bl	800102c <__reg_read>
 80011d6:	4603      	mov	r3, r0
 80011d8:	f023 031c 	bic.w	r3, r3, #28
 80011dc:	73fb      	strb	r3, [r7, #15]
	__reg_write(BMP280_REG_CTRL_MEAS, reg | osrs);
 80011de:	7bfa      	ldrb	r2, [r7, #15]
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	4619      	mov	r1, r3
 80011e8:	20f4      	movs	r0, #244	@ 0xf4
 80011ea:	f7ff ff03 	bl	8000ff4 <__reg_write>
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <BMP280_Read_Calibration>:

// Read calibration data
// return: BMP280_ERROR in case of error on I2C bus, BMP280_SUCCESS otherwise
BMP280_RESULT BMP280_Read_Calibration(void) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	// Bulk read from 'calib00' to 'calib25'
	return __reg_read_bulk(BMP280_REG_CALIB00, (uint8_t *)&cal_param, sizeof(cal_param));
 80011fc:	2218      	movs	r2, #24
 80011fe:	4903      	ldr	r1, [pc, #12]	@ (800120c <BMP280_Read_Calibration+0x14>)
 8001200:	2088      	movs	r0, #136	@ 0x88
 8001202:	f7ff ff31 	bl	8001068 <__reg_read_bulk>
 8001206:	4603      	mov	r3, r0
}
 8001208:	4618      	mov	r0, r3
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000084 	.word	0x20000084

08001210 <BMP280_Read_UTP>:
//   UT - pointer to store temperature value (signed 32-bit)
//   UP - pointer to store pressure value (signed 32-bit)
// return: BMP280_ERROR in case of error on I2C bus, BMP280_SUCCESS otherwise
// note: the '0x80000' value means no data for this particular value is present,
//       i.e. that measurement is disabled or not ready yet
BMP280_RESULT BMP280_Read_UTP(int32_t *UT, int32_t *UP) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
	uint8_t buf[8];

	// Bulk read from 'press_msb' to 'temp_xlsb'
	if (__reg_read_bulk(BMP280_REG_PRESS_MSB, buf, sizeof(buf)) == BMP280_SUCCESS) {
 800121a:	f107 0308 	add.w	r3, r7, #8
 800121e:	2208      	movs	r2, #8
 8001220:	4619      	mov	r1, r3
 8001222:	20f7      	movs	r0, #247	@ 0xf7
 8001224:	f7ff ff20 	bl	8001068 <__reg_read_bulk>
 8001228:	4603      	mov	r3, r0
 800122a:	2b01      	cmp	r3, #1
 800122c:	d117      	bne.n	800125e <BMP280_Read_UTP+0x4e>
		*UP = (int32_t)((buf[0] << 12) | (buf[1] << 4) | (buf[2] >> 4));
 800122e:	7a3b      	ldrb	r3, [r7, #8]
 8001230:	031a      	lsls	r2, r3, #12
 8001232:	7a7b      	ldrb	r3, [r7, #9]
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	4313      	orrs	r3, r2
 8001238:	7aba      	ldrb	r2, [r7, #10]
 800123a:	0912      	lsrs	r2, r2, #4
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	431a      	orrs	r2, r3
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	601a      	str	r2, [r3, #0]
		*UT = (int32_t)((buf[3] << 12) | (buf[4] << 4) | (buf[5] >> 4));
 8001244:	7afb      	ldrb	r3, [r7, #11]
 8001246:	031a      	lsls	r2, r3, #12
 8001248:	7b3b      	ldrb	r3, [r7, #12]
 800124a:	011b      	lsls	r3, r3, #4
 800124c:	4313      	orrs	r3, r2
 800124e:	7b7a      	ldrb	r2, [r7, #13]
 8001250:	0912      	lsrs	r2, r2, #4
 8001252:	b2d2      	uxtb	r2, r2
 8001254:	431a      	orrs	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	601a      	str	r2, [r3, #0]
		return BMP280_SUCCESS;
 800125a:	2301      	movs	r3, #1
 800125c:	e008      	b.n	8001270 <BMP280_Read_UTP+0x60>
	}

	// Default result values
	*UT = BMP280_NO_TEMPERATURE;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001264:	601a      	str	r2, [r3, #0]
	*UP = BMP280_NO_PRESSURE;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800126c:	601a      	str	r2, [r3, #0]

	return BMP280_ERROR;
 800126e:	2300      	movs	r3, #0
}
 8001270:	4618      	mov	r0, r3
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <BMP280_CalcT>:
// Calculate temperature from raw value, resolution is 0.01 degree
// input:
//   UT - raw temperature value
// return: temperature in Celsius degrees (value of '5123' represents '51.23C')
// note: code from the BMP280 datasheet (rev 1.19)
int32_t BMP280_CalcT(int32_t UT) {
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
#if (BMP280_CALC_TYPE != 2)
	// Integer calculations

	t_fine  = ((((UT >> 3) - ((int32_t)cal_param.dig_T1 << 1))) \
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	10da      	asrs	r2, r3, #3
 8001284:	4b18      	ldr	r3, [pc, #96]	@ (80012e8 <BMP280_CalcT+0x70>)
 8001286:	881b      	ldrh	r3, [r3, #0]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	1ad3      	subs	r3, r2, r3
			* ((int32_t)cal_param.dig_T2)) >> 11;
 800128c:	4a16      	ldr	r2, [pc, #88]	@ (80012e8 <BMP280_CalcT+0x70>)
 800128e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001292:	fb02 f303 	mul.w	r3, r2, r3
 8001296:	12db      	asrs	r3, r3, #11
	t_fine  = ((((UT >> 3) - ((int32_t)cal_param.dig_T1 << 1))) \
 8001298:	4a14      	ldr	r2, [pc, #80]	@ (80012ec <BMP280_CalcT+0x74>)
 800129a:	6013      	str	r3, [r2, #0]
	t_fine += (((((UT >> 4) - ((int32_t)cal_param.dig_T1)) \
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	111b      	asrs	r3, r3, #4
 80012a0:	4a11      	ldr	r2, [pc, #68]	@ (80012e8 <BMP280_CalcT+0x70>)
 80012a2:	8812      	ldrh	r2, [r2, #0]
 80012a4:	1a9b      	subs	r3, r3, r2
			* ((UT >> 4) - ((int32_t)cal_param.dig_T1))) >> 12) \
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	1112      	asrs	r2, r2, #4
 80012aa:	490f      	ldr	r1, [pc, #60]	@ (80012e8 <BMP280_CalcT+0x70>)
 80012ac:	8809      	ldrh	r1, [r1, #0]
 80012ae:	1a52      	subs	r2, r2, r1
 80012b0:	fb02 f303 	mul.w	r3, r2, r3
 80012b4:	131b      	asrs	r3, r3, #12
			* ((int32_t)cal_param.dig_T3)) >> 14;
 80012b6:	4a0c      	ldr	r2, [pc, #48]	@ (80012e8 <BMP280_CalcT+0x70>)
 80012b8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80012bc:	fb02 f303 	mul.w	r3, r2, r3
 80012c0:	139a      	asrs	r2, r3, #14
	t_fine += (((((UT >> 4) - ((int32_t)cal_param.dig_T1)) \
 80012c2:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <BMP280_CalcT+0x74>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4413      	add	r3, r2
 80012c8:	4a08      	ldr	r2, [pc, #32]	@ (80012ec <BMP280_CalcT+0x74>)
 80012ca:	6013      	str	r3, [r2, #0]

	return ((t_fine * 5) + 128) >> 8;
 80012cc:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <BMP280_CalcT+0x74>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4613      	mov	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	3380      	adds	r3, #128	@ 0x80
 80012d8:	121b      	asrs	r3, r3, #8
	v_x2 = (v_x2 * v_x2) * ((float)cal_param.dig_T3);
	t_fine_f = v_x1 + v_x2;

	return (int32_t)(((v_x1 + v_x2) / 5120.0F) * 100.0F);
#endif // BMP280_CALC_TYPE
}
 80012da:	4618      	mov	r0, r3
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000084 	.word	0x20000084
 80012ec:	2000009c 	.word	0x2000009c

080012f0 <BMP280_CalcP>:
// input:
//   UP - raw pressure value
// return: pressure in mPa (value of '100663688' represents '100663.688Pa')
// note: BMP280_CalcT() should be called before calling this function
// note: code from the BMP280 datasheet (rev 1.19)
uint32_t BMP280_CalcP(int32_t UP) {
 80012f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012f4:	b0ce      	sub	sp, #312	@ 0x138
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
	return p * 1000U;
#elif (BMP280_CALC_TYPE == 1)
	// 64-bit calculations
	int64_t v1, v2, p;

	v1 = (int64_t)t_fine - 128000;
 80012fc:	4baf      	ldr	r3, [pc, #700]	@ (80015bc <BMP280_CalcP+0x2cc>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	17da      	asrs	r2, r3, #31
 8001302:	461c      	mov	r4, r3
 8001304:	4615      	mov	r5, r2
 8001306:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800130a:	f145 3bff 	adc.w	fp, r5, #4294967295
 800130e:	e9c7 ab4c 	strd	sl, fp, [r7, #304]	@ 0x130
	v2 = v1 * v1 * (int64_t)cal_param.dig_P6;
 8001312:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001316:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800131a:	fb03 f102 	mul.w	r1, r3, r2
 800131e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001322:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001326:	fb02 f303 	mul.w	r3, r2, r3
 800132a:	18ca      	adds	r2, r1, r3
 800132c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001330:	fba3 8903 	umull	r8, r9, r3, r3
 8001334:	eb02 0309 	add.w	r3, r2, r9
 8001338:	4699      	mov	r9, r3
 800133a:	4ba1      	ldr	r3, [pc, #644]	@ (80015c0 <BMP280_CalcP+0x2d0>)
 800133c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001340:	b21b      	sxth	r3, r3
 8001342:	17da      	asrs	r2, r3, #31
 8001344:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001348:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800134c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001350:	4603      	mov	r3, r0
 8001352:	fb03 f209 	mul.w	r2, r3, r9
 8001356:	460b      	mov	r3, r1
 8001358:	fb08 f303 	mul.w	r3, r8, r3
 800135c:	4413      	add	r3, r2
 800135e:	4602      	mov	r2, r0
 8001360:	fba8 1202 	umull	r1, r2, r8, r2
 8001364:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001368:	460a      	mov	r2, r1
 800136a:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800136e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001372:	4413      	add	r3, r2
 8001374:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001378:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800137c:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
 8001380:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	v2 = v2 + ((v1 * (int64_t)cal_param.dig_P5) << 17);
 8001384:	4b8e      	ldr	r3, [pc, #568]	@ (80015c0 <BMP280_CalcP+0x2d0>)
 8001386:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800138a:	b21b      	sxth	r3, r3
 800138c:	17da      	asrs	r2, r3, #31
 800138e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001392:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001396:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800139a:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800139e:	462a      	mov	r2, r5
 80013a0:	fb02 f203 	mul.w	r2, r2, r3
 80013a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80013a8:	4621      	mov	r1, r4
 80013aa:	fb01 f303 	mul.w	r3, r1, r3
 80013ae:	441a      	add	r2, r3
 80013b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80013b4:	4621      	mov	r1, r4
 80013b6:	fba3 1301 	umull	r1, r3, r3, r1
 80013ba:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80013be:	460b      	mov	r3, r1
 80013c0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80013c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80013c8:	18d3      	adds	r3, r2, r3
 80013ca:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80013ce:	f04f 0000 	mov.w	r0, #0
 80013d2:	f04f 0100 	mov.w	r1, #0
 80013d6:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 80013da:	462b      	mov	r3, r5
 80013dc:	0459      	lsls	r1, r3, #17
 80013de:	4623      	mov	r3, r4
 80013e0:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 80013e4:	4623      	mov	r3, r4
 80013e6:	0458      	lsls	r0, r3, #17
 80013e8:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80013ec:	1814      	adds	r4, r2, r0
 80013ee:	653c      	str	r4, [r7, #80]	@ 0x50
 80013f0:	414b      	adcs	r3, r1
 80013f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80013f4:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 80013f8:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	v2 = v2 + ((int64_t)cal_param.dig_P4 << 35);
 80013fc:	4b70      	ldr	r3, [pc, #448]	@ (80015c0 <BMP280_CalcP+0x2d0>)
 80013fe:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001402:	b21b      	sxth	r3, r3
 8001404:	17da      	asrs	r2, r3, #31
 8001406:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800140a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800140e:	f04f 0000 	mov.w	r0, #0
 8001412:	f04f 0100 	mov.w	r1, #0
 8001416:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800141a:	00d9      	lsls	r1, r3, #3
 800141c:	2000      	movs	r0, #0
 800141e:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001422:	1814      	adds	r4, r2, r0
 8001424:	64bc      	str	r4, [r7, #72]	@ 0x48
 8001426:	414b      	adcs	r3, r1
 8001428:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800142a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800142e:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	v1 = ((v1 * v1 * (int64_t)cal_param.dig_P3) >> 8) + \
 8001432:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001436:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800143a:	fb03 f102 	mul.w	r1, r3, r2
 800143e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8001442:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	18ca      	adds	r2, r1, r3
 800144c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001450:	fba3 1303 	umull	r1, r3, r3, r3
 8001454:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001458:	460b      	mov	r3, r1
 800145a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800145e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001462:	18d3      	adds	r3, r2, r3
 8001464:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001468:	4b55      	ldr	r3, [pc, #340]	@ (80015c0 <BMP280_CalcP+0x2d0>)
 800146a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800146e:	b21b      	sxth	r3, r3
 8001470:	17da      	asrs	r2, r3, #31
 8001472:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001476:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800147a:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800147e:	462b      	mov	r3, r5
 8001480:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8001484:	4642      	mov	r2, r8
 8001486:	fb02 f203 	mul.w	r2, r2, r3
 800148a:	464b      	mov	r3, r9
 800148c:	4621      	mov	r1, r4
 800148e:	fb01 f303 	mul.w	r3, r1, r3
 8001492:	4413      	add	r3, r2
 8001494:	4622      	mov	r2, r4
 8001496:	4641      	mov	r1, r8
 8001498:	fba2 1201 	umull	r1, r2, r2, r1
 800149c:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 80014a0:	460a      	mov	r2, r1
 80014a2:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 80014a6:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80014aa:	4413      	add	r3, r2
 80014ac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80014b0:	f04f 0000 	mov.w	r0, #0
 80014b4:	f04f 0100 	mov.w	r1, #0
 80014b8:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80014bc:	4623      	mov	r3, r4
 80014be:	0a18      	lsrs	r0, r3, #8
 80014c0:	462b      	mov	r3, r5
 80014c2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80014c6:	462b      	mov	r3, r5
 80014c8:	1219      	asrs	r1, r3, #8
			((v1 * (int64_t)cal_param.dig_P2) << 12);
 80014ca:	4b3d      	ldr	r3, [pc, #244]	@ (80015c0 <BMP280_CalcP+0x2d0>)
 80014cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	17da      	asrs	r2, r3, #31
 80014d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80014d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80014dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80014e0:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80014e4:	464a      	mov	r2, r9
 80014e6:	fb02 f203 	mul.w	r2, r2, r3
 80014ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80014ee:	4644      	mov	r4, r8
 80014f0:	fb04 f303 	mul.w	r3, r4, r3
 80014f4:	441a      	add	r2, r3
 80014f6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80014fa:	4644      	mov	r4, r8
 80014fc:	fba3 4304 	umull	r4, r3, r3, r4
 8001500:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001504:	4623      	mov	r3, r4
 8001506:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800150a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800150e:	18d3      	adds	r3, r2, r3
 8001510:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001520:	464c      	mov	r4, r9
 8001522:	0323      	lsls	r3, r4, #12
 8001524:	4644      	mov	r4, r8
 8001526:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800152a:	4644      	mov	r4, r8
 800152c:	0322      	lsls	r2, r4, #12
	v1 = ((v1 * v1 * (int64_t)cal_param.dig_P3) >> 8) + \
 800152e:	1884      	adds	r4, r0, r2
 8001530:	643c      	str	r4, [r7, #64]	@ 0x40
 8001532:	eb41 0303 	adc.w	r3, r1, r3
 8001536:	647b      	str	r3, [r7, #68]	@ 0x44
 8001538:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800153c:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	v1 = (((((int64_t)1) << 47) + v1)) * ((int64_t)cal_param.dig_P1) >> 33;
 8001540:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001544:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001548:	f8c7 10a4 	str.w	r1, [r7, #164]	@ 0xa4
 800154c:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8001550:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <BMP280_CalcP+0x2d0>)
 8001552:	88db      	ldrh	r3, [r3, #6]
 8001554:	b29b      	uxth	r3, r3
 8001556:	2200      	movs	r2, #0
 8001558:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800155c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001560:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8001564:	462b      	mov	r3, r5
 8001566:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800156a:	4642      	mov	r2, r8
 800156c:	fb02 f203 	mul.w	r2, r2, r3
 8001570:	464b      	mov	r3, r9
 8001572:	4621      	mov	r1, r4
 8001574:	fb01 f303 	mul.w	r3, r1, r3
 8001578:	4413      	add	r3, r2
 800157a:	4622      	mov	r2, r4
 800157c:	4641      	mov	r1, r8
 800157e:	fba2 1201 	umull	r1, r2, r2, r1
 8001582:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001586:	460a      	mov	r2, r1
 8001588:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800158c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001590:	4413      	add	r3, r2
 8001592:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	f04f 0300 	mov.w	r3, #0
 800159e:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80015a2:	4629      	mov	r1, r5
 80015a4:	104a      	asrs	r2, r1, #1
 80015a6:	4629      	mov	r1, r5
 80015a8:	17cb      	asrs	r3, r1, #31
 80015aa:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	if (v1 == 0) {
 80015ae:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80015b2:	4313      	orrs	r3, r2
 80015b4:	d106      	bne.n	80015c4 <BMP280_CalcP+0x2d4>
		// avoid exception caused by division by zero
		return 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	e18d      	b.n	80018d6 <BMP280_CalcP+0x5e6>
 80015ba:	bf00      	nop
 80015bc:	2000009c 	.word	0x2000009c
 80015c0:	20000084 	.word	0x20000084
	}
	p = 1048576 - UP;
 80015c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80015c8:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 80015cc:	17da      	asrs	r2, r3, #31
 80015ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80015d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80015d2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80015d6:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	p = (((p << 31) - v2) * 3125) / v1;
 80015da:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015de:	105b      	asrs	r3, r3, #1
 80015e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015e8:	07db      	lsls	r3, r3, #31
 80015ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015ee:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80015f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80015f6:	4621      	mov	r1, r4
 80015f8:	1a89      	subs	r1, r1, r2
 80015fa:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 80015fe:	4629      	mov	r1, r5
 8001600:	eb61 0303 	sbc.w	r3, r1, r3
 8001604:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001608:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800160c:	4622      	mov	r2, r4
 800160e:	462b      	mov	r3, r5
 8001610:	1891      	adds	r1, r2, r2
 8001612:	6339      	str	r1, [r7, #48]	@ 0x30
 8001614:	415b      	adcs	r3, r3
 8001616:	637b      	str	r3, [r7, #52]	@ 0x34
 8001618:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800161c:	4621      	mov	r1, r4
 800161e:	1851      	adds	r1, r2, r1
 8001620:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001622:	4629      	mov	r1, r5
 8001624:	414b      	adcs	r3, r1
 8001626:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001634:	4649      	mov	r1, r9
 8001636:	018b      	lsls	r3, r1, #6
 8001638:	4641      	mov	r1, r8
 800163a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800163e:	4641      	mov	r1, r8
 8001640:	018a      	lsls	r2, r1, #6
 8001642:	4641      	mov	r1, r8
 8001644:	1889      	adds	r1, r1, r2
 8001646:	6239      	str	r1, [r7, #32]
 8001648:	4649      	mov	r1, r9
 800164a:	eb43 0101 	adc.w	r1, r3, r1
 800164e:	6279      	str	r1, [r7, #36]	@ 0x24
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	f04f 0300 	mov.w	r3, #0
 8001658:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800165c:	4649      	mov	r1, r9
 800165e:	008b      	lsls	r3, r1, #2
 8001660:	4641      	mov	r1, r8
 8001662:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001666:	4641      	mov	r1, r8
 8001668:	008a      	lsls	r2, r1, #2
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	4603      	mov	r3, r0
 8001670:	4622      	mov	r2, r4
 8001672:	189b      	adds	r3, r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	460b      	mov	r3, r1
 8001678:	462a      	mov	r2, r5
 800167a:	eb42 0303 	adc.w	r3, r2, r3
 800167e:	61fb      	str	r3, [r7, #28]
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800168c:	4649      	mov	r1, r9
 800168e:	008b      	lsls	r3, r1, #2
 8001690:	4641      	mov	r1, r8
 8001692:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001696:	4641      	mov	r1, r8
 8001698:	008a      	lsls	r2, r1, #2
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	4603      	mov	r3, r0
 80016a0:	4622      	mov	r2, r4
 80016a2:	189b      	adds	r3, r3, r2
 80016a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016a8:	462b      	mov	r3, r5
 80016aa:	460a      	mov	r2, r1
 80016ac:	eb42 0303 	adc.w	r3, r2, r3
 80016b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80016b4:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80016b8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80016bc:	f7ff fab4 	bl	8000c28 <__aeabi_ldivmod>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	v1 = (((int64_t)cal_param.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80016c8:	4b86      	ldr	r3, [pc, #536]	@ (80018e4 <BMP280_CalcP+0x5f4>)
 80016ca:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	17da      	asrs	r2, r3, #31
 80016d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016d4:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80016d6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80016da:	f04f 0000 	mov.w	r0, #0
 80016de:	f04f 0100 	mov.w	r1, #0
 80016e2:	0b50      	lsrs	r0, r2, #13
 80016e4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80016e8:	1359      	asrs	r1, r3, #13
 80016ea:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016ee:	462b      	mov	r3, r5
 80016f0:	fb00 f203 	mul.w	r2, r0, r3
 80016f4:	4623      	mov	r3, r4
 80016f6:	fb03 f301 	mul.w	r3, r3, r1
 80016fa:	4413      	add	r3, r2
 80016fc:	4622      	mov	r2, r4
 80016fe:	fba2 1200 	umull	r1, r2, r2, r0
 8001702:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001706:	460a      	mov	r2, r1
 8001708:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 800170c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001710:	4413      	add	r3, r2
 8001712:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001716:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800171a:	f04f 0000 	mov.w	r0, #0
 800171e:	f04f 0100 	mov.w	r1, #0
 8001722:	0b50      	lsrs	r0, r2, #13
 8001724:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001728:	1359      	asrs	r1, r3, #13
 800172a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800172e:	462b      	mov	r3, r5
 8001730:	fb00 f203 	mul.w	r2, r0, r3
 8001734:	4623      	mov	r3, r4
 8001736:	fb03 f301 	mul.w	r3, r3, r1
 800173a:	4413      	add	r3, r2
 800173c:	4622      	mov	r2, r4
 800173e:	fba2 1200 	umull	r1, r2, r2, r0
 8001742:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001746:	460a      	mov	r2, r1
 8001748:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800174c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001750:	4413      	add	r3, r2
 8001752:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001762:	4621      	mov	r1, r4
 8001764:	0e4a      	lsrs	r2, r1, #25
 8001766:	4629      	mov	r1, r5
 8001768:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800176c:	4629      	mov	r1, r5
 800176e:	164b      	asrs	r3, r1, #25
 8001770:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	v2 = (((int64_t)cal_param.dig_P8) * p) >> 19;
 8001774:	4b5b      	ldr	r3, [pc, #364]	@ (80018e4 <BMP280_CalcP+0x5f4>)
 8001776:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800177a:	b21b      	sxth	r3, r3
 800177c:	17da      	asrs	r2, r3, #31
 800177e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001780:	677a      	str	r2, [r7, #116]	@ 0x74
 8001782:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001786:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800178a:	462a      	mov	r2, r5
 800178c:	fb02 f203 	mul.w	r2, r2, r3
 8001790:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001794:	4621      	mov	r1, r4
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	441a      	add	r2, r3
 800179c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017a0:	4621      	mov	r1, r4
 80017a2:	fba3 1301 	umull	r1, r3, r3, r1
 80017a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80017aa:	460b      	mov	r3, r1
 80017ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80017b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80017b4:	18d3      	adds	r3, r2, r3
 80017b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80017ba:	f04f 0200 	mov.w	r2, #0
 80017be:	f04f 0300 	mov.w	r3, #0
 80017c2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80017c6:	4621      	mov	r1, r4
 80017c8:	0cca      	lsrs	r2, r1, #19
 80017ca:	4629      	mov	r1, r5
 80017cc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80017d0:	4629      	mov	r1, r5
 80017d2:	14cb      	asrs	r3, r1, #19
 80017d4:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	p = ((p + v1 + v2) >> 8) + ((int64_t)cal_param.dig_P7 << 4);
 80017d8:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 80017dc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 80017e0:	1884      	adds	r4, r0, r2
 80017e2:	66bc      	str	r4, [r7, #104]	@ 0x68
 80017e4:	eb41 0303 	adc.w	r3, r1, r3
 80017e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80017ea:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80017ee:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 80017f2:	4621      	mov	r1, r4
 80017f4:	1889      	adds	r1, r1, r2
 80017f6:	6639      	str	r1, [r7, #96]	@ 0x60
 80017f8:	4629      	mov	r1, r5
 80017fa:	eb43 0101 	adc.w	r1, r3, r1
 80017fe:	6679      	str	r1, [r7, #100]	@ 0x64
 8001800:	f04f 0000 	mov.w	r0, #0
 8001804:	f04f 0100 	mov.w	r1, #0
 8001808:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800180c:	4623      	mov	r3, r4
 800180e:	0a18      	lsrs	r0, r3, #8
 8001810:	462b      	mov	r3, r5
 8001812:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001816:	462b      	mov	r3, r5
 8001818:	1219      	asrs	r1, r3, #8
 800181a:	4b32      	ldr	r3, [pc, #200]	@ (80018e4 <BMP280_CalcP+0x5f4>)
 800181c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001820:	b21b      	sxth	r3, r3
 8001822:	17da      	asrs	r2, r3, #31
 8001824:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001826:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	f04f 0300 	mov.w	r3, #0
 8001830:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001834:	464c      	mov	r4, r9
 8001836:	0123      	lsls	r3, r4, #4
 8001838:	4644      	mov	r4, r8
 800183a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800183e:	4644      	mov	r4, r8
 8001840:	0122      	lsls	r2, r4, #4
 8001842:	1884      	adds	r4, r0, r2
 8001844:	613c      	str	r4, [r7, #16]
 8001846:	eb41 0303 	adc.w	r3, r1, r3
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001850:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120

	return (uint32_t)((p * 1000) >> 8);
 8001854:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	f04f 0400 	mov.w	r4, #0
 8001860:	f04f 0500 	mov.w	r5, #0
 8001864:	015d      	lsls	r5, r3, #5
 8001866:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800186a:	0154      	lsls	r4, r2, #5
 800186c:	4622      	mov	r2, r4
 800186e:	462b      	mov	r3, r5
 8001870:	1a14      	subs	r4, r2, r0
 8001872:	60bc      	str	r4, [r7, #8]
 8001874:	eb63 0301 	sbc.w	r3, r3, r1
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001886:	464c      	mov	r4, r9
 8001888:	00a3      	lsls	r3, r4, #2
 800188a:	4644      	mov	r4, r8
 800188c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8001890:	4644      	mov	r4, r8
 8001892:	00a2      	lsls	r2, r4, #2
 8001894:	4614      	mov	r4, r2
 8001896:	461d      	mov	r5, r3
 8001898:	4623      	mov	r3, r4
 800189a:	181b      	adds	r3, r3, r0
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	462b      	mov	r3, r5
 80018a0:	eb41 0303 	adc.w	r3, r1, r3
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018b2:	4629      	mov	r1, r5
 80018b4:	00cb      	lsls	r3, r1, #3
 80018b6:	4621      	mov	r1, r4
 80018b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80018bc:	4621      	mov	r1, r4
 80018be:	00ca      	lsls	r2, r1, #3
 80018c0:	4610      	mov	r0, r2
 80018c2:	4619      	mov	r1, r3
 80018c4:	f04f 0200 	mov.w	r2, #0
 80018c8:	f04f 0300 	mov.w	r3, #0
 80018cc:	0a02      	lsrs	r2, r0, #8
 80018ce:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80018d2:	120b      	asrs	r3, r1, #8
 80018d4:	4613      	mov	r3, r2
	v_x2 = p_f * ((float)cal_param.dig_P8) / 32768.0F;
	p_f += (v_x1 + v_x2 + ((float)cal_param.dig_P7)) / 16.0F;

	return (uint32_t)(p_f * 1000.0F);
#endif // BMP280_CALC_TYPE
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80018dc:	46bd      	mov	sp, r7
 80018de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018e2:	bf00      	nop
 80018e4:	20000084 	.word	0x20000084

080018e8 <I2C_CalcDelay>:
								I2C_ICR_STOPCF  | \
								I2C_ICR_TIMOUTCF)


// Count rough delay for timeouts
static uint32_t I2C_CalcDelay(uint32_t delay) {
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	uint32_t cnt;

	if (SystemCoreClock > 1000000U) {
 80018f0:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <I2C_CalcDelay+0x58>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a13      	ldr	r2, [pc, #76]	@ (8001944 <I2C_CalcDelay+0x5c>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d90b      	bls.n	8001912 <I2C_CalcDelay+0x2a>
		cnt = (delay * ((SystemCoreClock / 1000000U) + 1U));
 80018fa:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <I2C_CalcDelay+0x58>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a12      	ldr	r2, [pc, #72]	@ (8001948 <I2C_CalcDelay+0x60>)
 8001900:	fba2 2303 	umull	r2, r3, r2, r3
 8001904:	0c9b      	lsrs	r3, r3, #18
 8001906:	1c5a      	adds	r2, r3, #1
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	fb02 f303 	mul.w	r3, r2, r3
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	e00f      	b.n	8001932 <I2C_CalcDelay+0x4a>
	} else {
		cnt = (((delay / 100U) + 1U) * ((SystemCoreClock / 10000U) + 1U));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a0d      	ldr	r2, [pc, #52]	@ (800194c <I2C_CalcDelay+0x64>)
 8001916:	fba2 2303 	umull	r2, r3, r2, r3
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	3301      	adds	r3, #1
 800191e:	4a08      	ldr	r2, [pc, #32]	@ (8001940 <I2C_CalcDelay+0x58>)
 8001920:	6812      	ldr	r2, [r2, #0]
 8001922:	490b      	ldr	r1, [pc, #44]	@ (8001950 <I2C_CalcDelay+0x68>)
 8001924:	fba1 1202 	umull	r1, r2, r1, r2
 8001928:	0b52      	lsrs	r2, r2, #13
 800192a:	3201      	adds	r2, #1
 800192c:	fb02 f303 	mul.w	r3, r2, r3
 8001930:	60fb      	str	r3, [r7, #12]
	}

	return cnt;
 8001932:	68fb      	ldr	r3, [r7, #12]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	20000000 	.word	0x20000000
 8001944:	000f4240 	.word	0x000f4240
 8001948:	431bde83 	.word	0x431bde83
 800194c:	51eb851f 	.word	0x51eb851f
 8001950:	d1b71759 	.word	0xd1b71759

08001954 <I2C_Transmit>:
//     I2C_TX_CONT - this flag indicates that transmission will be continued
//                   e.g. by calling this function again with NOSTART flag
//     zero value - generate both START and STOP conditions
// return:
//   I2C_ERROR if there was a timeout during I2C operations, I2C_SUCCESS otherwise
I2CSTATUS I2C_Transmit(I2C_TypeDef* I2Cx, const uint8_t *pBuf, uint32_t nbytes, uint8_t devAddr, uint32_t flags) {
 8001954:	b5b0      	push	{r4, r5, r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	70fb      	strb	r3, [r7, #3]
	uint32_t delay_val = I2C_CalcDelay(I2C_TIMEOUT);
 8001962:	20c8      	movs	r0, #200	@ 0xc8
 8001964:	f7ff ffc0 	bl	80018e8 <I2C_CalcDelay>
 8001968:	6178      	str	r0, [r7, #20]
	register uint32_t reg;
	register uint32_t tx_count;
	register volatile uint32_t wait;

	// Clear all flags
	I2Cx->ICR = I2C_ICR_ALL;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f643 7238 	movw	r2, #16184	@ 0x3f38
 8001970:	61da      	str	r2, [r3, #28]

	// Everything regarding to the transmission is in the CR2 register
	reg = I2Cx->CR2;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	685c      	ldr	r4, [r3, #4]
	reg &= ~I2C_CR2_ALL;
 8001976:	4b50      	ldr	r3, [pc, #320]	@ (8001ab8 <I2C_Transmit+0x164>)
 8001978:	4023      	ands	r3, r4
 800197a:	461c      	mov	r4, r3

	// Slave device address
	reg |= (devAddr & I2C_CR2_SADD);
 800197c:	78fb      	ldrb	r3, [r7, #3]
 800197e:	431c      	orrs	r4, r3

	// Whether it need to generate START condition
	if (!(flags & I2C_TX_NOSTART)) { reg |= I2C_CR2_START; }
 8001980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001982:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <I2C_Transmit+0x3a>
 800198a:	f444 5400 	orr.w	r4, r4, #8192	@ 0x2000

	// Whether it need to generate STOP condition
	if ((flags & I2C_TX_CONT) || (nbytes > I2C_NBYTES_MAX)) {
 800198e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001990:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d102      	bne.n	800199e <I2C_Transmit+0x4a>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2bff      	cmp	r3, #255	@ 0xff
 800199c:	d902      	bls.n	80019a4 <I2C_Transmit+0x50>
		reg |= I2C_CR2_RELOAD;
 800199e:	f044 7480 	orr.w	r4, r4, #16777216	@ 0x1000000
 80019a2:	e006      	b.n	80019b2 <I2C_Transmit+0x5e>
	} else if (!(flags & I2C_TX_NOSTOP)) {
 80019a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <I2C_Transmit+0x5e>
		reg |= I2C_CR2_AUTOEND;
 80019ae:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
	}

	// Transfer length
	tx_count = (nbytes > I2C_NBYTES_MAX) ? I2C_NBYTES_MAX : nbytes;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2bff      	cmp	r3, #255	@ 0xff
 80019b6:	bf28      	it	cs
 80019b8:	23ff      	movcs	r3, #255	@ 0xff
 80019ba:	461d      	mov	r5, r3
	nbytes -= tx_count;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	1b5b      	subs	r3, r3, r5
 80019c0:	607b      	str	r3, [r7, #4]
	reg |= tx_count << I2C_CR2_NBYTES_Pos;
 80019c2:	042b      	lsls	r3, r5, #16
 80019c4:	431c      	orrs	r4, r3

	// Write a composed value to the I2C register
	I2Cx->CR2 = reg;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	605c      	str	r4, [r3, #4]

	// Transmit data
	while (tx_count) {
 80019ca:	e05b      	b.n	8001a84 <I2C_Transmit+0x130>
		// Wait until either TXIS or NACK flag is set
		wait = delay_val;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	613b      	str	r3, [r7, #16]
		while (!((reg = I2Cx->ISR) & (I2C_ISR_TXIS | I2C_ISR_NACKF)) && --wait);
 80019d0:	bf00      	nop
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	699c      	ldr	r4, [r3, #24]
 80019d6:	f004 0312 	and.w	r3, r4, #18
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d104      	bne.n	80019e8 <I2C_Transmit+0x94>
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	3b01      	subs	r3, #1
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f4      	bne.n	80019d2 <I2C_Transmit+0x7e>
		if ((reg & I2C_ISR_NACKF) || (wait == 0U)) {
 80019e8:	f004 0310 	and.w	r3, r4, #16
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <I2C_Transmit+0xa2>
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <I2C_Transmit+0xa6>
			return I2C_ERROR;
 80019f6:	2300      	movs	r3, #0
 80019f8:	e05a      	b.n	8001ab0 <I2C_Transmit+0x15c>
		}

		// Transmit byte
		I2Cx->TXDR = *pBuf++;
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	60ba      	str	r2, [r7, #8]
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	461a      	mov	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	629a      	str	r2, [r3, #40]	@ 0x28
		tx_count--;
 8001a08:	3d01      	subs	r5, #1

		if ((tx_count == 0U) && (nbytes != 0U)) {
 8001a0a:	2d00      	cmp	r5, #0
 8001a0c:	d13a      	bne.n	8001a84 <I2C_Transmit+0x130>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d037      	beq.n	8001a84 <I2C_Transmit+0x130>
			// Wait until TCR flag is set (Transfer Complete Reload)
			wait = delay_val;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
			while (!(I2Cx->ISR & I2C_ISR_TCR) && --wait);
 8001a18:	bf00      	nop
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d104      	bne.n	8001a30 <I2C_Transmit+0xdc>
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f4      	bne.n	8001a1a <I2C_Transmit+0xc6>
			if (wait == 0U) {
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <I2C_Transmit+0xe6>
				return I2C_ERROR;
 8001a36:	2300      	movs	r3, #0
 8001a38:	e03a      	b.n	8001ab0 <I2C_Transmit+0x15c>
			}

			// Configure next (or last) portion transfer
			reg = I2Cx->CR2;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	685c      	ldr	r4, [r3, #4]
			reg &= ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND);
 8001a3e:	f024 737f 	bic.w	r3, r4, #66846720	@ 0x3fc0000
 8001a42:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001a46:	461c      	mov	r4, r3
			if ((flags & I2C_TX_CONT) || (nbytes > I2C_NBYTES_MAX)) {
 8001a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d102      	bne.n	8001a58 <I2C_Transmit+0x104>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2bff      	cmp	r3, #255	@ 0xff
 8001a56:	d902      	bls.n	8001a5e <I2C_Transmit+0x10a>
				reg |= I2C_CR2_RELOAD;
 8001a58:	f044 7480 	orr.w	r4, r4, #16777216	@ 0x1000000
 8001a5c:	e006      	b.n	8001a6c <I2C_Transmit+0x118>
			} else if (!(flags & I2C_TX_NOSTOP)) {
 8001a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d101      	bne.n	8001a6c <I2C_Transmit+0x118>
				reg |= I2C_CR2_AUTOEND;
 8001a68:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
			}
			tx_count = (nbytes > I2C_NBYTES_MAX) ? I2C_NBYTES_MAX : nbytes;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2bff      	cmp	r3, #255	@ 0xff
 8001a70:	bf28      	it	cs
 8001a72:	23ff      	movcs	r3, #255	@ 0xff
 8001a74:	461d      	mov	r5, r3
			nbytes -= tx_count;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	1b5b      	subs	r3, r3, r5
 8001a7a:	607b      	str	r3, [r7, #4]
			reg |= tx_count << I2C_CR2_NBYTES_Pos;
 8001a7c:	042b      	lsls	r3, r5, #16
 8001a7e:	431c      	orrs	r4, r3
			I2Cx->CR2 = reg;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	605c      	str	r4, [r3, #4]
	while (tx_count) {
 8001a84:	2d00      	cmp	r5, #0
 8001a86:	d1a1      	bne.n	80019cc <I2C_Transmit+0x78>
		}
	}

	// End of transmission
	wait = delay_val;
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	613b      	str	r3, [r7, #16]
	while (!(I2Cx->ISR & (I2C_ISR_TC | I2C_ISR_TCR | I2C_ISR_STOPF)) && --wait);
 8001a8c:	bf00      	nop
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	699b      	ldr	r3, [r3, #24]
 8001a92:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d104      	bne.n	8001aa4 <I2C_Transmit+0x150>
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f4      	bne.n	8001a8e <I2C_Transmit+0x13a>

	return (wait == 0U) ? I2C_ERROR : I2C_SUCCESS;
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	bf14      	ite	ne
 8001aaa:	2301      	movne	r3, #1
 8001aac:	2300      	moveq	r3, #0
 8001aae:	b2db      	uxtb	r3, r3
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ab8:	fc009800 	.word	0xfc009800

08001abc <I2C_Receive>:
//   buf - pointer to the data buffer
//   nbytes - number of bytes to receive
//   devAddr - address of target device
// return:
//   I2C_ERROR if there was a timeout during I2C operations, I2C_SUCCESS otherwise
I2CSTATUS I2C_Receive(I2C_TypeDef* I2Cx, uint8_t *pBuf, uint32_t nbytes, uint8_t devAddr) {
 8001abc:	b5b0      	push	{r4, r5, r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
 8001ac8:	70fb      	strb	r3, [r7, #3]
	uint32_t delay_val = I2C_CalcDelay(I2C_TIMEOUT);
 8001aca:	20c8      	movs	r0, #200	@ 0xc8
 8001acc:	f7ff ff0c 	bl	80018e8 <I2C_CalcDelay>
 8001ad0:	6178      	str	r0, [r7, #20]
	register uint32_t reg;
	register uint32_t rx_count;
	register volatile uint32_t wait;

	// Clear all flags
	I2Cx->ICR = I2C_ICR_ALL;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f643 7238 	movw	r2, #16184	@ 0x3f38
 8001ad8:	61da      	str	r2, [r3, #28]

	// Everything regarding to the transmission is in the CR2 register
	reg = I2Cx->CR2;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	685c      	ldr	r4, [r3, #4]
	reg &= ~I2C_CR2_ALL;
 8001ade:	4b41      	ldr	r3, [pc, #260]	@ (8001be4 <I2C_Receive+0x128>)
 8001ae0:	4023      	ands	r3, r4
 8001ae2:	461c      	mov	r4, r3

	// Configure slave device address, enable START condition and set direction to READ
	reg |= (devAddr & I2C_CR2_SADD) | I2C_CR2_START | I2C_CR2_RD_WRN;
 8001ae4:	78fb      	ldrb	r3, [r7, #3]
 8001ae6:	4323      	orrs	r3, r4
 8001ae8:	f443 5410 	orr.w	r4, r3, #9216	@ 0x2400

	// Transfer length
	if (nbytes > I2C_NBYTES_MAX) {
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2bff      	cmp	r3, #255	@ 0xff
 8001af0:	d903      	bls.n	8001afa <I2C_Receive+0x3e>
		rx_count = I2C_NBYTES_MAX;
 8001af2:	25ff      	movs	r5, #255	@ 0xff
		reg |= I2C_CR2_RELOAD;
 8001af4:	f044 7480 	orr.w	r4, r4, #16777216	@ 0x1000000
 8001af8:	e002      	b.n	8001b00 <I2C_Receive+0x44>
	} else {
		rx_count = nbytes;
 8001afa:	687d      	ldr	r5, [r7, #4]
		reg |= I2C_CR2_AUTOEND;
 8001afc:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
	}
	reg |= rx_count << I2C_CR2_NBYTES_Pos;
 8001b00:	042b      	lsls	r3, r5, #16
 8001b02:	431c      	orrs	r4, r3
	nbytes -= rx_count;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	1b5b      	subs	r3, r3, r5
 8001b08:	607b      	str	r3, [r7, #4]

	// Write a composed value to the I2C register
	I2Cx->CR2 = reg;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	605c      	str	r4, [r3, #4]

	// Receive data
	while (rx_count) {
 8001b0e:	e04e      	b.n	8001bae <I2C_Receive+0xf2>
		// Wait until either RXNE or NACK flag is set
		wait = delay_val;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	613b      	str	r3, [r7, #16]
		while (!((reg = I2Cx->ISR) & (I2C_ISR_RXNE | I2C_ISR_NACKF)) && --wait);
 8001b14:	bf00      	nop
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	699c      	ldr	r4, [r3, #24]
 8001b1a:	f004 0314 	and.w	r3, r4, #20
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d104      	bne.n	8001b2c <I2C_Receive+0x70>
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1f4      	bne.n	8001b16 <I2C_Receive+0x5a>
		if ((reg & I2C_ISR_NACKF) || (wait == 0U)) {
 8001b2c:	f004 0310 	and.w	r3, r4, #16
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d102      	bne.n	8001b3a <I2C_Receive+0x7e>
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <I2C_Receive+0x82>
			return I2C_ERROR;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e04d      	b.n	8001bda <I2C_Receive+0x11e>
		}

		// Read received data
		*pBuf++ = (uint8_t)I2Cx->RXDR;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	b2ca      	uxtb	r2, r1
 8001b4a:	701a      	strb	r2, [r3, #0]
		rx_count--;
 8001b4c:	3d01      	subs	r5, #1

		if ((rx_count == 0U) && (nbytes != 0U)) {
 8001b4e:	2d00      	cmp	r5, #0
 8001b50:	d12d      	bne.n	8001bae <I2C_Receive+0xf2>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d02a      	beq.n	8001bae <I2C_Receive+0xf2>
			// Wait until TCR flag is set (Transfer Complete Reload)
			wait = delay_val;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	613b      	str	r3, [r7, #16]
			while (!(I2Cx->ISR & I2C_ISR_TCR) && --wait);
 8001b5c:	bf00      	nop
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d104      	bne.n	8001b74 <I2C_Receive+0xb8>
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1f4      	bne.n	8001b5e <I2C_Receive+0xa2>
			if (wait == 0U) {
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <I2C_Receive+0xc2>
				return I2C_ERROR;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e02d      	b.n	8001bda <I2C_Receive+0x11e>
			}

			// Configure next (or last) portion transfer
			reg = I2Cx->CR2;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	685c      	ldr	r4, [r3, #4]
			reg &= ~(I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_RELOAD);
 8001b82:	f024 737f 	bic.w	r3, r4, #66846720	@ 0x3fc0000
 8001b86:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001b8a:	461c      	mov	r4, r3
			if (nbytes > I2C_NBYTES_MAX) {
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2bff      	cmp	r3, #255	@ 0xff
 8001b90:	d903      	bls.n	8001b9a <I2C_Receive+0xde>
				rx_count = I2C_NBYTES_MAX;
 8001b92:	25ff      	movs	r5, #255	@ 0xff
				reg |= I2C_CR2_RELOAD;
 8001b94:	f044 7480 	orr.w	r4, r4, #16777216	@ 0x1000000
 8001b98:	e002      	b.n	8001ba0 <I2C_Receive+0xe4>
			} else {
				rx_count = nbytes;
 8001b9a:	687d      	ldr	r5, [r7, #4]
				reg |= I2C_CR2_AUTOEND;
 8001b9c:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
			}
			reg |= rx_count << I2C_CR2_NBYTES_Pos;
 8001ba0:	042b      	lsls	r3, r5, #16
 8001ba2:	431c      	orrs	r4, r3
			nbytes -= rx_count;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	1b5b      	subs	r3, r3, r5
 8001ba8:	607b      	str	r3, [r7, #4]
			I2Cx->CR2 = reg;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	605c      	str	r4, [r3, #4]
	while (rx_count) {
 8001bae:	2d00      	cmp	r5, #0
 8001bb0:	d1ae      	bne.n	8001b10 <I2C_Receive+0x54>
		}
	}

	// Wait for the STOP flag
	wait = delay_val;
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	613b      	str	r3, [r7, #16]
	while (!(I2Cx->ISR & I2C_ISR_STOPF) && --wait);
 8001bb6:	bf00      	nop
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0320 	and.w	r3, r3, #32
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d104      	bne.n	8001bce <I2C_Receive+0x112>
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f4      	bne.n	8001bb8 <I2C_Receive+0xfc>

	return (wait == 0U) ? I2C_ERROR : I2C_SUCCESS;
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	bf14      	ite	ne
 8001bd4:	2301      	movne	r3, #1
 8001bd6:	2300      	moveq	r3, #0
 8001bd8:	b2db      	uxtb	r3, r3
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3718      	adds	r7, #24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bdb0      	pop	{r4, r5, r7, pc}
 8001be2:	bf00      	nop
 8001be4:	fc009800 	.word	0xfc009800

08001be8 <PeepTimCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Called by TIM6_DAC_IRQHandler
extern inline void PeepTimCallback(void) {		// This function needs to be inline, because its called very often by a timer iterrupt. To not waste time, put this fuction right where the IRQ stepin is
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
	if (peepState == 1) {						// Depending if the Buzzer was on bevor
 8001bec:	4b10      	ldr	r3, [pc, #64]	@ (8001c30 <PeepTimCallback+0x48>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d10b      	bne.n	8001c0e <PeepTimCallback+0x26>
		TIM2->CR1 &= 0xFE;						// Disable Timer 2
 8001bf6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c00:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8001c04:	6013      	str	r3, [r2, #0]
		peepState = 0;
 8001c06:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <PeepTimCallback+0x48>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
	} else {
		TIM2->CR1 |= 0x01;						// Enable  Timer 2
		peepState = 1;
	}
}
 8001c0c:	e00a      	b.n	8001c24 <PeepTimCallback+0x3c>
		TIM2->CR1 |= 0x01;						// Enable  Timer 2
 8001c0e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	6013      	str	r3, [r2, #0]
		peepState = 1;
 8001c1e:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <PeepTimCallback+0x48>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	701a      	strb	r2, [r3, #0]
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	200000a0 	.word	0x200000a0

08001c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	printf("\tBuilt-date: %s\n", BUILT_DATE);	// show the date of the last built, to make sure its the correct one
 8001c3a:	4941      	ldr	r1, [pc, #260]	@ (8001d40 <main+0x10c>)
 8001c3c:	4841      	ldr	r0, [pc, #260]	@ (8001d44 <main+0x110>)
 8001c3e:	f006 fca7 	bl	8008590 <iprintf>
	printf("\tBuilt-time: %s\n", BUILT_TIME);	// show the time of the last built, to make sure its the correct one
 8001c42:	4941      	ldr	r1, [pc, #260]	@ (8001d48 <main+0x114>)
 8001c44:	4841      	ldr	r0, [pc, #260]	@ (8001d4c <main+0x118>)
 8001c46:	f006 fca3 	bl	8008590 <iprintf>

	LoadSettings();								// Load all the Setting from the Settings.h to the global variables
 8001c4a:	f000 faef 	bl	800222c <LoadSettings>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c4e:	f001 faa9 	bl	80031a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c52:	f000 f895 	bl	8001d80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c56:	f000 fa83 	bl	8002160 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c5a:	f000 fa51 	bl	8002100 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001c5e:	f000 f8e1 	bl	8001e24 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001c62:	f000 f955 	bl	8001f10 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001c66:	f000 f993 	bl	8001f90 <MX_TIM2_Init>
  MX_TIM6_Init();
 8001c6a:	f000 fa13 	bl	8002094 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  InitBaro();									// Initialize the barometer to set all the oversampling-rates and filters right values
 8001c6e:	f000 fc9f 	bl	80025b0 <InitBaro>
  InitLcd();									// Initialize the Liquid crystal Display
 8001c72:	f000 ff91 	bl	8002b98 <InitLcd>

  //Start the timers for beeping
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);		// Start timer 2
 8001c76:	2108      	movs	r1, #8
 8001c78:	4835      	ldr	r0, [pc, #212]	@ (8001d50 <main+0x11c>)
 8001c7a:	f004 fda5 	bl	80067c8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);;				// Start timer 6
 8001c7e:	4835      	ldr	r0, [pc, #212]	@ (8001d54 <main+0x120>)
 8001c80:	f004 fcd0 	bl	8006624 <HAL_TIM_Base_Start_IT>
  HAL_Delay(1);
 8001c84:	2001      	movs	r0, #1
 8001c86:	f001 fb09 	bl	800329c <HAL_Delay>
  DisableF();									// Timers started already, stop them for no annoiing Buzzer sound
 8001c8a:	f000 ff5f 	bl	8002b4c <DisableF>

  double userValue = 5.0;
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	4b31      	ldr	r3, [pc, #196]	@ (8001d58 <main+0x124>)
 8001c94:	e9c7 2300 	strd	r2, r3, [r7]

  printf("***********LOOP START***********\n");
 8001c98:	4830      	ldr	r0, [pc, #192]	@ (8001d5c <main+0x128>)
 8001c9a:	f006 fce1 	bl	8008660 <puts>
    /* USER CODE BEGIN 3 */

	  // Let green LED blink
	  static uint32_t lastBlink;
	  static uint8_t toggle;
	  if(HAL_GetTick() - lastBlink >= BLINK_TIME){						// Check if enough time passed and this part should now be executed
 8001c9e:	f001 faf1 	bl	8003284 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8001d60 <main+0x12c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001cae:	d316      	bcc.n	8001cde <main+0xaa>
		  lastBlink = HAL_GetTick();									// Reset timer variable
 8001cb0:	f001 fae8 	bl	8003284 <HAL_GetTick>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	4a2a      	ldr	r2, [pc, #168]	@ (8001d60 <main+0x12c>)
 8001cb8:	6013      	str	r3, [r2, #0]
		  toggle = !toggle;
 8001cba:	4b2a      	ldr	r3, [pc, #168]	@ (8001d64 <main+0x130>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	bf0c      	ite	eq
 8001cc2:	2301      	moveq	r3, #1
 8001cc4:	2300      	movne	r3, #0
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b26      	ldr	r3, [pc, #152]	@ (8001d64 <main+0x130>)
 8001ccc:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, toggle);
 8001cce:	4b25      	ldr	r3, [pc, #148]	@ (8001d64 <main+0x130>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	2120      	movs	r1, #32
 8001cd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cda:	f002 ffe1 	bl	8004ca0 <HAL_GPIO_WritePin>
	  }

	  // Read analog voltage at A0
	  static uint32_t lastAdcRead;
	  if(HAL_GetTick() - lastAdcRead >= BATTERY_UPDATE_TIME){			// Check if enough time passed and this part should now be executed
 8001cde:	f001 fad1 	bl	8003284 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <main+0x134>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cee:	d30a      	bcc.n	8001d06 <main+0xd2>
		  lastAdcRead = HAL_GetTick();									// Reset timer variable
 8001cf0:	f001 fac8 	bl	8003284 <HAL_GetTick>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8001d68 <main+0x134>)
 8001cf8:	6013      	str	r3, [r2, #0]
		  ReadVoltage(&Battery);										// Read voltage from analog pin, the battery and store it in the Battery enum
 8001cfa:	481c      	ldr	r0, [pc, #112]	@ (8001d6c <main+0x138>)
 8001cfc:	f000 faf0 	bl	80022e0 <ReadVoltage>
		  CalcBatteryPercent(&Battery);									// Calculate a percentace out of the voltage, according to the real discharge curve
 8001d00:	481a      	ldr	r0, [pc, #104]	@ (8001d6c <main+0x138>)
 8001d02:	f000 fb29 	bl	8002358 <CalcBatteryPercent>
	  }

	  // Read Baro
	  ReadBaro(&Baro);													// Read the I2C Barometer data, Preassure and Temperature
 8001d06:	481a      	ldr	r0, [pc, #104]	@ (8001d70 <main+0x13c>)
 8001d08:	f000 fc7a 	bl	8002600 <ReadBaro>

	  // Generate a tone out of vertical speed
	  CalculateTone(Baro.verticalSpeed, &Beeper);
 8001d0c:	4b18      	ldr	r3, [pc, #96]	@ (8001d70 <main+0x13c>)
 8001d0e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d12:	4818      	ldr	r0, [pc, #96]	@ (8001d74 <main+0x140>)
 8001d14:	eeb0 0a67 	vmov.f32	s0, s15
 8001d18:	f000 fd42 	bl	80027a0 <CalculateTone>
	  //CalculateTone(userValue, &Beeper);								// Test: generate tone for 5 m/s climb

	  // LCD Code....
	  static uint32_t lastScreenUpdate;
	  if(HAL_GetTick() - lastScreenUpdate >= SCREEN_UPDATE_TIME){		// Check if enough time passed and this part should now be executed
 8001d1c:	f001 fab2 	bl	8003284 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <main+0x144>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d2c:	d3b7      	bcc.n	8001c9e <main+0x6a>
		  UpdateLcd(&Lcd);												// Update all the elements of the display
 8001d2e:	4813      	ldr	r0, [pc, #76]	@ (8001d7c <main+0x148>)
 8001d30:	f000 ff39 	bl	8002ba6 <UpdateLcd>
		  lastScreenUpdate = HAL_GetTick();
 8001d34:	f001 faa6 	bl	8003284 <HAL_GetTick>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d78 <main+0x144>)
 8001d3c:	6013      	str	r3, [r2, #0]
  {
 8001d3e:	e7ae      	b.n	8001c9e <main+0x6a>
 8001d40:	0800a200 	.word	0x0800a200
 8001d44:	0800a20c 	.word	0x0800a20c
 8001d48:	0800a220 	.word	0x0800a220
 8001d4c:	0800a22c 	.word	0x0800a22c
 8001d50:	2000015c 	.word	0x2000015c
 8001d54:	200001a8 	.word	0x200001a8
 8001d58:	40140000 	.word	0x40140000
 8001d5c:	0800a240 	.word	0x0800a240
 8001d60:	200002fc 	.word	0x200002fc
 8001d64:	20000300 	.word	0x20000300
 8001d68:	20000304 	.word	0x20000304
 8001d6c:	200002e0 	.word	0x200002e0
 8001d70:	200002ac 	.word	0x200002ac
 8001d74:	2000027c 	.word	0x2000027c
 8001d78:	20000308 	.word	0x20000308
 8001d7c:	200002c0 	.word	0x200002c0

08001d80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b096      	sub	sp, #88	@ 0x58
 8001d84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d86:	f107 0314 	add.w	r3, r7, #20
 8001d8a:	2244      	movs	r2, #68	@ 0x44
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f006 fd46 	bl	8008820 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d94:	463b      	mov	r3, r7
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
 8001da0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001da2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001da6:	f003 f8d3 	bl	8004f50 <HAL_PWREx_ControlVoltageScaling>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001db0:	f000 ff03 	bl	8002bba <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001db4:	2302      	movs	r3, #2
 8001db6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001db8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dbc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dbe:	2310      	movs	r3, #16
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001dce:	230a      	movs	r3, #10
 8001dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001dd2:	2307      	movs	r3, #7
 8001dd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 f90a 	bl	8004ffc <HAL_RCC_OscConfig>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001dee:	f000 fee4 	bl	8002bba <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df2:	230f      	movs	r3, #15
 8001df4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001df6:	2303      	movs	r3, #3
 8001df8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e06:	463b      	mov	r3, r7
 8001e08:	2104      	movs	r1, #4
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f003 fcd2 	bl	80057b4 <HAL_RCC_ClockConfig>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001e16:	f000 fed0 	bl	8002bba <Error_Handler>
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	3758      	adds	r7, #88	@ 0x58
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	@ 0x28
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001e2a:	f107 031c 	add.w	r3, r7, #28
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
 8001e44:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e46:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e48:	4a2f      	ldr	r2, [pc, #188]	@ (8001f08 <MX_ADC1_Init+0xe4>)
 8001e4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e52:	4b2c      	ldr	r3, [pc, #176]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e58:	4b2a      	ldr	r3, [pc, #168]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e5e:	4b29      	ldr	r3, [pc, #164]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e64:	4b27      	ldr	r3, [pc, #156]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e66:	2204      	movs	r2, #4
 8001e68:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e6a:	4b26      	ldr	r3, [pc, #152]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e70:	4b24      	ldr	r3, [pc, #144]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001e76:	4b23      	ldr	r3, [pc, #140]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e78:	2201      	movs	r2, #1
 8001e7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e7c:	4b21      	ldr	r3, [pc, #132]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e84:	4b1f      	ldr	r3, [pc, #124]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e90:	4b1c      	ldr	r3, [pc, #112]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e98:	4b1a      	ldr	r3, [pc, #104]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001e9e:	4b19      	ldr	r3, [pc, #100]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ea6:	4817      	ldr	r0, [pc, #92]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001ea8:	f001 fc00 	bl	80036ac <HAL_ADC_Init>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001eb2:	f000 fe82 	bl	8002bba <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4810      	ldr	r0, [pc, #64]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001ec2:	f002 fb81 	bl	80045c8 <HAL_ADCEx_MultiModeConfigChannel>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001ecc:	f000 fe75 	bl	8002bba <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f0c <MX_ADC1_Init+0xe8>)
 8001ed2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ed4:	2306      	movs	r3, #6
 8001ed6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001edc:	237f      	movs	r3, #127	@ 0x7f
 8001ede:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	4619      	mov	r1, r3
 8001eec:	4805      	ldr	r0, [pc, #20]	@ (8001f04 <MX_ADC1_Init+0xe0>)
 8001eee:	f001 fecd 	bl	8003c8c <HAL_ADC_ConfigChannel>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001ef8:	f000 fe5f 	bl	8002bba <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001efc:	bf00      	nop
 8001efe:	3728      	adds	r7, #40	@ 0x28
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	200000a4 	.word	0x200000a4
 8001f08:	50040000 	.word	0x50040000
 8001f0c:	14f00020 	.word	0x14f00020

08001f10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f14:	4b1b      	ldr	r3, [pc, #108]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f16:	4a1c      	ldr	r2, [pc, #112]	@ (8001f88 <MX_I2C1_Init+0x78>)
 8001f18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001f8c <MX_I2C1_Init+0x7c>)
 8001f1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f20:	4b18      	ldr	r3, [pc, #96]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f26:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f2c:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f32:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f3e:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f44:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f4a:	480e      	ldr	r0, [pc, #56]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f4c:	f002 fec0 	bl	8004cd0 <HAL_I2C_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f56:	f000 fe30 	bl	8002bba <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4809      	ldr	r0, [pc, #36]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f5e:	f002 ff52 	bl	8004e06 <HAL_I2CEx_ConfigAnalogFilter>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f68:	f000 fe27 	bl	8002bba <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	4805      	ldr	r0, [pc, #20]	@ (8001f84 <MX_I2C1_Init+0x74>)
 8001f70:	f002 ff94 	bl	8004e9c <HAL_I2CEx_ConfigDigitalFilter>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f7a:	f000 fe1e 	bl	8002bba <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000108 	.word	0x20000108
 8001f88:	40005400 	.word	0x40005400
 8001f8c:	10d19ce4 	.word	0x10d19ce4

08001f90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08e      	sub	sp, #56	@ 0x38
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa4:	f107 031c 	add.w	r3, r7, #28
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb0:	463b      	mov	r3, r7
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	605a      	str	r2, [r3, #4]
 8001fb8:	609a      	str	r2, [r3, #8]
 8001fba:	60da      	str	r2, [r3, #12]
 8001fbc:	611a      	str	r2, [r3, #16]
 8001fbe:	615a      	str	r2, [r3, #20]
 8001fc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fc2:	4b33      	ldr	r3, [pc, #204]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fc4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fc8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80;
 8001fca:	4b31      	ldr	r3, [pc, #196]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fcc:	2250      	movs	r2, #80	@ 0x50
 8001fce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd0:	4b2f      	ldr	r3, [pc, #188]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 600;
 8001fd6:	4b2e      	ldr	r3, [pc, #184]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fd8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001fdc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fde:	4b2c      	ldr	r3, [pc, #176]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fea:	4829      	ldr	r0, [pc, #164]	@ (8002090 <MX_TIM2_Init+0x100>)
 8001fec:	f004 fac2 	bl	8006574 <HAL_TIM_Base_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001ff6:	f000 fde0 	bl	8002bba <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ffa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002000:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002004:	4619      	mov	r1, r3
 8002006:	4822      	ldr	r0, [pc, #136]	@ (8002090 <MX_TIM2_Init+0x100>)
 8002008:	f004 ff00 	bl	8006e0c <HAL_TIM_ConfigClockSource>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002012:	f000 fdd2 	bl	8002bba <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002016:	481e      	ldr	r0, [pc, #120]	@ (8002090 <MX_TIM2_Init+0x100>)
 8002018:	f004 fb74 	bl	8006704 <HAL_TIM_PWM_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002022:	f000 fdca 	bl	8002bba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002026:	2300      	movs	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800202a:	2300      	movs	r3, #0
 800202c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800202e:	f107 031c 	add.w	r3, r7, #28
 8002032:	4619      	mov	r1, r3
 8002034:	4816      	ldr	r0, [pc, #88]	@ (8002090 <MX_TIM2_Init+0x100>)
 8002036:	f005 fc21 	bl	800787c <HAL_TIMEx_MasterConfigSynchronization>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002040:	f000 fdbb 	bl	8002bba <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002044:	2360      	movs	r3, #96	@ 0x60
 8002046:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 300;
 8002048:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800204c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002052:	2304      	movs	r3, #4
 8002054:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002056:	463b      	mov	r3, r7
 8002058:	2200      	movs	r2, #0
 800205a:	4619      	mov	r1, r3
 800205c:	480c      	ldr	r0, [pc, #48]	@ (8002090 <MX_TIM2_Init+0x100>)
 800205e:	f004 fdc1 	bl	8006be4 <HAL_TIM_PWM_ConfigChannel>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002068:	f000 fda7 	bl	8002bba <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800206c:	463b      	mov	r3, r7
 800206e:	2208      	movs	r2, #8
 8002070:	4619      	mov	r1, r3
 8002072:	4807      	ldr	r0, [pc, #28]	@ (8002090 <MX_TIM2_Init+0x100>)
 8002074:	f004 fdb6 	bl	8006be4 <HAL_TIM_PWM_ConfigChannel>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 800207e:	f000 fd9c 	bl	8002bba <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002082:	4803      	ldr	r0, [pc, #12]	@ (8002090 <MX_TIM2_Init+0x100>)
 8002084:	f000 fec2 	bl	8002e0c <HAL_TIM_MspPostInit>

}
 8002088:	bf00      	nop
 800208a:	3738      	adds	r7, #56	@ 0x38
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	2000015c 	.word	0x2000015c

08002094 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800209a:	1d3b      	adds	r3, r7, #4
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80020a4:	4b14      	ldr	r3, [pc, #80]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020a6:	4a15      	ldr	r2, [pc, #84]	@ (80020fc <MX_TIM6_Init+0x68>)
 80020a8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2000;
 80020aa:	4b13      	ldr	r3, [pc, #76]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020ac:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80020b0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b2:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 80020b8:	4b0f      	ldr	r3, [pc, #60]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020ba:	220a      	movs	r2, #10
 80020bc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020be:	4b0e      	ldr	r3, [pc, #56]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80020c4:	480c      	ldr	r0, [pc, #48]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020c6:	f004 fa55 	bl	8006574 <HAL_TIM_Base_Init>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80020d0:	f000 fd73 	bl	8002bba <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020d4:	2320      	movs	r3, #32
 80020d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	4619      	mov	r1, r3
 80020e0:	4805      	ldr	r0, [pc, #20]	@ (80020f8 <MX_TIM6_Init+0x64>)
 80020e2:	f005 fbcb 	bl	800787c <HAL_TIMEx_MasterConfigSynchronization>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80020ec:	f000 fd65 	bl	8002bba <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	200001a8 	.word	0x200001a8
 80020fc:	40001000 	.word	0x40001000

08002100 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002104:	4b14      	ldr	r3, [pc, #80]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002106:	4a15      	ldr	r2, [pc, #84]	@ (800215c <MX_USART2_UART_Init+0x5c>)
 8002108:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800210a:	4b13      	ldr	r3, [pc, #76]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 800210c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002110:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002112:	4b11      	ldr	r3, [pc, #68]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002118:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800211e:	4b0e      	ldr	r3, [pc, #56]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002124:	4b0c      	ldr	r3, [pc, #48]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002126:	220c      	movs	r2, #12
 8002128:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800212a:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002130:	4b09      	ldr	r3, [pc, #36]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002132:	2200      	movs	r2, #0
 8002134:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002136:	4b08      	ldr	r3, [pc, #32]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002138:	2200      	movs	r2, #0
 800213a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800213c:	4b06      	ldr	r3, [pc, #24]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 800213e:	2200      	movs	r2, #0
 8002140:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002142:	4805      	ldr	r0, [pc, #20]	@ (8002158 <MX_USART2_UART_Init+0x58>)
 8002144:	f005 fc40 	bl	80079c8 <HAL_UART_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800214e:	f000 fd34 	bl	8002bba <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	200001f4 	.word	0x200001f4
 800215c:	40004400 	.word	0x40004400

08002160 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b08a      	sub	sp, #40	@ 0x28
 8002164:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	60da      	str	r2, [r3, #12]
 8002174:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002176:	4b2b      	ldr	r3, [pc, #172]	@ (8002224 <MX_GPIO_Init+0xc4>)
 8002178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217a:	4a2a      	ldr	r2, [pc, #168]	@ (8002224 <MX_GPIO_Init+0xc4>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002182:	4b28      	ldr	r3, [pc, #160]	@ (8002224 <MX_GPIO_Init+0xc4>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800218e:	4b25      	ldr	r3, [pc, #148]	@ (8002224 <MX_GPIO_Init+0xc4>)
 8002190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002192:	4a24      	ldr	r2, [pc, #144]	@ (8002224 <MX_GPIO_Init+0xc4>)
 8002194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800219a:	4b22      	ldr	r3, [pc, #136]	@ (8002224 <MX_GPIO_Init+0xc4>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002224 <MX_GPIO_Init+0xc4>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002224 <MX_GPIO_Init+0xc4>)
 80021ac:	f043 0301 	orr.w	r3, r3, #1
 80021b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002224 <MX_GPIO_Init+0xc4>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b6:	f003 0301 	and.w	r3, r3, #1
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	4b19      	ldr	r3, [pc, #100]	@ (8002224 <MX_GPIO_Init+0xc4>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c2:	4a18      	ldr	r2, [pc, #96]	@ (8002224 <MX_GPIO_Init+0xc4>)
 80021c4:	f043 0302 	orr.w	r3, r3, #2
 80021c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ca:	4b16      	ldr	r3, [pc, #88]	@ (8002224 <MX_GPIO_Init+0xc4>)
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	607b      	str	r3, [r7, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80021d6:	2200      	movs	r2, #0
 80021d8:	2120      	movs	r1, #32
 80021da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021de:	f002 fd5f 	bl	8004ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021e8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80021ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	4619      	mov	r1, r3
 80021f8:	480b      	ldr	r0, [pc, #44]	@ (8002228 <MX_GPIO_Init+0xc8>)
 80021fa:	f002 fba7 	bl	800494c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80021fe:	2320      	movs	r3, #32
 8002200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002202:	2301      	movs	r3, #1
 8002204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220a:	2300      	movs	r3, #0
 800220c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002218:	f002 fb98 	bl	800494c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	@ 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40021000 	.word	0x40021000
 8002228:	48000800 	.word	0x48000800

0800222c <LoadSettings>:

/* USER CODE BEGIN 4 */

void LoadSettings(){
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
	// Fill all the values from Settings.h to all structs
	Beeper.climb_threshold = 		CLIMB_THRESHOLD;
 8002230:	4b22      	ldr	r3, [pc, #136]	@ (80022bc <LoadSettings+0x90>)
 8002232:	4a23      	ldr	r2, [pc, #140]	@ (80022c0 <LoadSettings+0x94>)
 8002234:	601a      	str	r2, [r3, #0]
	Beeper.near_climb_threshold = 	NEAR_CLIMB_THRESHOLD;
 8002236:	4b21      	ldr	r3, [pc, #132]	@ (80022bc <LoadSettings+0x90>)
 8002238:	4a22      	ldr	r2, [pc, #136]	@ (80022c4 <LoadSettings+0x98>)
 800223a:	605a      	str	r2, [r3, #4]
	Beeper.sink_threshold = 		SINK_THRESHOLD;
 800223c:	4b1f      	ldr	r3, [pc, #124]	@ (80022bc <LoadSettings+0x90>)
 800223e:	4a22      	ldr	r2, [pc, #136]	@ (80022c8 <LoadSettings+0x9c>)
 8002240:	609a      	str	r2, [r3, #8]
	Beeper.climb_beeps_start = 		CLIMB_BEEPS_AT_THRESHOLD;
 8002242:	4b1e      	ldr	r3, [pc, #120]	@ (80022bc <LoadSettings+0x90>)
 8002244:	4a21      	ldr	r2, [pc, #132]	@ (80022cc <LoadSettings+0xa0>)
 8002246:	60da      	str	r2, [r3, #12]
	Beeper.climb_beeps_stop = 		CLIMB_BEEPS_AT_MAX_VARIO;
 8002248:	4b1c      	ldr	r3, [pc, #112]	@ (80022bc <LoadSettings+0x90>)
 800224a:	4a21      	ldr	r2, [pc, #132]	@ (80022d0 <LoadSettings+0xa4>)
 800224c:	611a      	str	r2, [r3, #16]
	Beeper.start_f_climb = 			CLIMB_FREQUENCY_AT_THERSHOLD;
 800224e:	4b1b      	ldr	r3, [pc, #108]	@ (80022bc <LoadSettings+0x90>)
 8002250:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002254:	615a      	str	r2, [r3, #20]
	Beeper.stop_f_climb = 			CLIMB_FREQUENCY_AT_MAX_VARIO;
 8002256:	4b19      	ldr	r3, [pc, #100]	@ (80022bc <LoadSettings+0x90>)
 8002258:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 800225c:	619a      	str	r2, [r3, #24]
	Beeper.start_f_sink = 			SINK_FREQUENCY_AT_THERSHOLD;
 800225e:	4b17      	ldr	r3, [pc, #92]	@ (80022bc <LoadSettings+0x90>)
 8002260:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002264:	61da      	str	r2, [r3, #28]
	Beeper.stop_f_sink = 			SINK_FREQUENCY_AT_MIN_VARIO;
 8002266:	4b15      	ldr	r3, [pc, #84]	@ (80022bc <LoadSettings+0x90>)
 8002268:	22c8      	movs	r2, #200	@ 0xc8
 800226a:	621a      	str	r2, [r3, #32]
	Beeper.min_peep_time_start = 	MIN_PEEP_TIME_AT_THRESHOLD;
 800226c:	4b13      	ldr	r3, [pc, #76]	@ (80022bc <LoadSettings+0x90>)
 800226e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002272:	625a      	str	r2, [r3, #36]	@ 0x24
	Beeper.min_peep_time_stop = 	MIN_PEEP_TIME_AT_MAX_VARIO;
 8002274:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <LoadSettings+0x90>)
 8002276:	2296      	movs	r2, #150	@ 0x96
 8002278:	629a      	str	r2, [r3, #40]	@ 0x28
	Beeper.volume = 				VOLUME;
 800227a:	4b10      	ldr	r3, [pc, #64]	@ (80022bc <LoadSettings+0x90>)
 800227c:	2205      	movs	r2, #5
 800227e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

	Battery.voltAt0Percent = 		BAT_0;
 8002282:	4b14      	ldr	r3, [pc, #80]	@ (80022d4 <LoadSettings+0xa8>)
 8002284:	f640 4208 	movw	r2, #3080	@ 0xc08
 8002288:	609a      	str	r2, [r3, #8]
	Battery.voltAt5Percent = 		BAT_5;
 800228a:	4b12      	ldr	r3, [pc, #72]	@ (80022d4 <LoadSettings+0xa8>)
 800228c:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8002290:	60da      	str	r2, [r3, #12]
	Battery.voltAt20Percent = 		BAT_20;
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <LoadSettings+0xa8>)
 8002294:	f640 629c 	movw	r2, #3740	@ 0xe9c
 8002298:	611a      	str	r2, [r3, #16]
	Battery.voltAt75Percent = 		BAT_75;
 800229a:	4b0e      	ldr	r3, [pc, #56]	@ (80022d4 <LoadSettings+0xa8>)
 800229c:	f640 7296 	movw	r2, #3990	@ 0xf96
 80022a0:	615a      	str	r2, [r3, #20]
	Battery.voltAt100Percent = 		BAT_100;
 80022a2:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <LoadSettings+0xa8>)
 80022a4:	f241 0204 	movw	r2, #4100	@ 0x1004
 80022a8:	619a      	str	r2, [r3, #24]

	Baro.preassureSealevel = 		PRASSURE_AT_SEALEVEL;
 80022aa:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <LoadSettings+0xac>)
 80022ac:	4a0b      	ldr	r2, [pc, #44]	@ (80022dc <LoadSettings+0xb0>)
 80022ae:	611a      	str	r2, [r3, #16]

}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	2000027c 	.word	0x2000027c
 80022c0:	3e99999a 	.word	0x3e99999a
 80022c4:	3dcccccd 	.word	0x3dcccccd
 80022c8:	c0400000 	.word	0xc0400000
 80022cc:	3fd9999a 	.word	0x3fd9999a
 80022d0:	40d66666 	.word	0x40d66666
 80022d4:	200002e0 	.word	0x200002e0
 80022d8:	200002ac 	.word	0x200002ac
 80022dc:	447d5000 	.word	0x447d5000

080022e0 <ReadVoltage>:

void ReadVoltage(Battery_t *tmpBat){
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80022e8:	4819      	ldr	r0, [pc, #100]	@ (8002350 <ReadVoltage+0x70>)
 80022ea:	f001 fb2f 	bl	800394c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);						// 1 ms Timeout
 80022ee:	2101      	movs	r1, #1
 80022f0:	4817      	ldr	r0, [pc, #92]	@ (8002350 <ReadVoltage+0x70>)
 80022f2:	f001 fbe5 	bl	8003ac0 <HAL_ADC_PollForConversion>
	uint32_t ADC_value = HAL_ADC_GetValue(&hadc1) * ADC_MULTI;
 80022f6:	4816      	ldr	r0, [pc, #88]	@ (8002350 <ReadVoltage+0x70>)
 80022f8:	f001 fcba 	bl	8003c70 <HAL_ADC_GetValue>
 80022fc:	4603      	mov	r3, r0
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe f8f8 	bl	80004f4 <__aeabi_ui2d>
 8002304:	a310      	add	r3, pc, #64	@ (adr r3, 8002348 <ReadVoltage+0x68>)
 8002306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230a:	f7fe f96d 	bl	80005e8 <__aeabi_dmul>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4610      	mov	r0, r2
 8002314:	4619      	mov	r1, r3
 8002316:	f7fe fc17 	bl	8000b48 <__aeabi_d2uiz>
 800231a:	4603      	mov	r3, r0
 800231c:	60fb      	str	r3, [r7, #12]
	uint32_t voltage = ((float)ADC_value*(float)RES_RATIO);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	ee07 3a90 	vmov	s15, r3
 8002324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002328:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8002354 <ReadVoltage+0x74>
 800232c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002330:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002334:	ee17 3a90 	vmov	r3, s15
 8002338:	60bb      	str	r3, [r7, #8]

	//printf("ADC value: %li\n",ADC_value);
	//printf("voltage: %li\n",voltage);

	tmpBat->voltage = voltage;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	601a      	str	r2, [r3, #0]
}
 8002340:	bf00      	nop
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	205bc01a 	.word	0x205bc01a
 800234c:	3fedf141 	.word	0x3fedf141
 8002350:	200000a4 	.word	0x200000a4
 8002354:	40bb1757 	.word	0x40bb1757

08002358 <CalcBatteryPercent>:

/*
 * Map the Battery voltage to a real Discharge curve
 * The curve is based on a 4 point model
 */
void CalcBatteryPercent(Battery_t *tmpBat){
 8002358:	b480      	push	{r7}
 800235a:	b089      	sub	sp, #36	@ 0x24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
	float x0, y0, x1, y1, yp;
	//Handle Error
	if(tmpBat->voltage < tmpBat->voltAt0Percent){
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	429a      	cmp	r2, r3
 800236a:	d203      	bcs.n	8002374 <CalcBatteryPercent+0x1c>
		tmpBat->percent = 0;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	711a      	strb	r2, [r3, #4]
		return;
 8002372:	e0b7      	b.n	80024e4 <CalcBatteryPercent+0x18c>
	}
	if(tmpBat->voltage > tmpBat->voltAt100Percent){
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	429a      	cmp	r2, r3
 800237e:	d903      	bls.n	8002388 <CalcBatteryPercent+0x30>
		tmpBat->percent = 100;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2264      	movs	r2, #100	@ 0x64
 8002384:	711a      	strb	r2, [r3, #4]
		return;
 8002386:	e0ad      	b.n	80024e4 <CalcBatteryPercent+0x18c>
	}

	if(tmpBat->voltage >= tmpBat->voltAt0Percent && tmpBat->voltage < tmpBat->voltAt5Percent){
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	429a      	cmp	r2, r3
 8002392:	d31b      	bcc.n	80023cc <CalcBatteryPercent+0x74>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	429a      	cmp	r2, r3
 800239e:	d215      	bcs.n	80023cc <CalcBatteryPercent+0x74>
		x0=tmpBat->voltAt0Percent;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	ee07 3a90 	vmov	s15, r3
 80023a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023ac:	edc7 7a07 	vstr	s15, [r7, #28]
		y0=0;
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	61bb      	str	r3, [r7, #24]
		x1=tmpBat->voltAt5Percent;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	ee07 3a90 	vmov	s15, r3
 80023be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023c2:	edc7 7a05 	vstr	s15, [r7, #20]
		y1=5;
 80023c6:	4b4a      	ldr	r3, [pc, #296]	@ (80024f0 <CalcBatteryPercent+0x198>)
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	e061      	b.n	8002490 <CalcBatteryPercent+0x138>
	}else if(tmpBat->voltage >= tmpBat->voltAt5Percent && tmpBat->voltage < tmpBat->voltAt20Percent){
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d31a      	bcc.n	800240e <CalcBatteryPercent+0xb6>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d214      	bcs.n	800240e <CalcBatteryPercent+0xb6>
		x0=tmpBat->voltAt5Percent;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	ee07 3a90 	vmov	s15, r3
 80023ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023f0:	edc7 7a07 	vstr	s15, [r7, #28]
		y0=5;
 80023f4:	4b3e      	ldr	r3, [pc, #248]	@ (80024f0 <CalcBatteryPercent+0x198>)
 80023f6:	61bb      	str	r3, [r7, #24]
		x1=tmpBat->voltAt20Percent;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	ee07 3a90 	vmov	s15, r3
 8002400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002404:	edc7 7a05 	vstr	s15, [r7, #20]
		y1=20;
 8002408:	4b3a      	ldr	r3, [pc, #232]	@ (80024f4 <CalcBatteryPercent+0x19c>)
 800240a:	613b      	str	r3, [r7, #16]
 800240c:	e040      	b.n	8002490 <CalcBatteryPercent+0x138>
	}else if(tmpBat->voltage >= tmpBat->voltAt20Percent && tmpBat->voltage < tmpBat->voltAt75Percent){
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	429a      	cmp	r2, r3
 8002418:	d31a      	bcc.n	8002450 <CalcBatteryPercent+0xf8>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	429a      	cmp	r2, r3
 8002424:	d214      	bcs.n	8002450 <CalcBatteryPercent+0xf8>
		x0=tmpBat->voltAt20Percent;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	ee07 3a90 	vmov	s15, r3
 800242e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002432:	edc7 7a07 	vstr	s15, [r7, #28]
		y0=20;
 8002436:	4b2f      	ldr	r3, [pc, #188]	@ (80024f4 <CalcBatteryPercent+0x19c>)
 8002438:	61bb      	str	r3, [r7, #24]
		x1=tmpBat->voltAt75Percent;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	ee07 3a90 	vmov	s15, r3
 8002442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002446:	edc7 7a05 	vstr	s15, [r7, #20]
		y1=75;
 800244a:	4b2b      	ldr	r3, [pc, #172]	@ (80024f8 <CalcBatteryPercent+0x1a0>)
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	e01f      	b.n	8002490 <CalcBatteryPercent+0x138>
	}else if(tmpBat->voltage >= tmpBat->voltAt75Percent && tmpBat->voltage <= tmpBat->voltAt100Percent){
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	429a      	cmp	r2, r3
 800245a:	d319      	bcc.n	8002490 <CalcBatteryPercent+0x138>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	429a      	cmp	r2, r3
 8002466:	d813      	bhi.n	8002490 <CalcBatteryPercent+0x138>
		x0=tmpBat->voltAt75Percent;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002474:	edc7 7a07 	vstr	s15, [r7, #28]
		y0=75;
 8002478:	4b1f      	ldr	r3, [pc, #124]	@ (80024f8 <CalcBatteryPercent+0x1a0>)
 800247a:	61bb      	str	r3, [r7, #24]
		x1=tmpBat->voltAt100Percent;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	ee07 3a90 	vmov	s15, r3
 8002484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002488:	edc7 7a05 	vstr	s15, [r7, #20]
		y1=100;
 800248c:	4b1b      	ldr	r3, [pc, #108]	@ (80024fc <CalcBatteryPercent+0x1a4>)
 800248e:	613b      	str	r3, [r7, #16]
	}

	yp = y0 + ((y1-y0)/(x1-x0)) * (tmpBat->voltage - x0);
 8002490:	ed97 7a04 	vldr	s14, [r7, #16]
 8002494:	edd7 7a06 	vldr	s15, [r7, #24]
 8002498:	ee77 6a67 	vsub.f32	s13, s14, s15
 800249c:	ed97 7a05 	vldr	s14, [r7, #20]
 80024a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80024a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	ee07 3a90 	vmov	s15, r3
 80024b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80024bc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80024c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024c4:	ed97 7a06 	vldr	s14, [r7, #24]
 80024c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024cc:	edc7 7a03 	vstr	s15, [r7, #12]
	//return (uint8_t)yp;
	tmpBat->percent = (uint8_t)yp;
 80024d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80024d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024d8:	edc7 7a00 	vstr	s15, [r7]
 80024dc:	783b      	ldrb	r3, [r7, #0]
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	711a      	strb	r2, [r3, #4]
}
 80024e4:	3724      	adds	r7, #36	@ 0x24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	40a00000 	.word	0x40a00000
 80024f4:	41a00000 	.word	0x41a00000
 80024f8:	42960000 	.word	0x42960000
 80024fc:	42c80000 	.word	0x42c80000

08002500 <constrain>:

/*
 * constrain v0 to min v1 and max v2
 */
float constrain(float v0, float v1, float v2){
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	ed87 0a03 	vstr	s0, [r7, #12]
 800250a:	edc7 0a02 	vstr	s1, [r7, #8]
 800250e:	ed87 1a01 	vstr	s2, [r7, #4]
	if(v0 < v1) v0 = v1;
 8002512:	ed97 7a03 	vldr	s14, [r7, #12]
 8002516:	edd7 7a02 	vldr	s15, [r7, #8]
 800251a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800251e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002522:	d501      	bpl.n	8002528 <constrain+0x28>
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	60fb      	str	r3, [r7, #12]
	if(v0 > v2) v0 = v2;
 8002528:	ed97 7a03 	vldr	s14, [r7, #12]
 800252c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	dd01      	ble.n	800253e <constrain+0x3e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60fb      	str	r3, [r7, #12]
	return v0;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	ee07 3a90 	vmov	s15, r3
}
 8002544:	eeb0 0a67 	vmov.f32	s0, s15
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <mapfloat>:

/*
 * linear conversion from a value between x and y to a range from a to b
 */
float mapfloat(float x, float in_min, float in_max, float out_min, float out_max) {
 8002552:	b480      	push	{r7}
 8002554:	b087      	sub	sp, #28
 8002556:	af00      	add	r7, sp, #0
 8002558:	ed87 0a05 	vstr	s0, [r7, #20]
 800255c:	edc7 0a04 	vstr	s1, [r7, #16]
 8002560:	ed87 1a03 	vstr	s2, [r7, #12]
 8002564:	edc7 1a02 	vstr	s3, [r7, #8]
 8002568:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800256c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002570:	edd7 7a04 	vldr	s15, [r7, #16]
 8002574:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002578:	edd7 6a01 	vldr	s13, [r7, #4]
 800257c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002580:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002584:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002588:	ed97 7a03 	vldr	s14, [r7, #12]
 800258c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002598:	edd7 7a02 	vldr	s15, [r7, #8]
 800259c:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80025a0:	eeb0 0a67 	vmov.f32	s0, s15
 80025a4:	371c      	adds	r7, #28
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <InitBaro>:

void InitBaro(){
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
	if(BMP280_Check()== 1)
 80025b4:	f7fe fd7e 	bl	80010b4 <BMP280_Check>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d103      	bne.n	80025c6 <InitBaro+0x16>
		printf("all good");
 80025be:	480d      	ldr	r0, [pc, #52]	@ (80025f4 <InitBaro+0x44>)
 80025c0:	f005 ffe6 	bl	8008590 <iprintf>
 80025c4:	e002      	b.n	80025cc <InitBaro+0x1c>
	else
		printf("no i2c device found");
 80025c6:	480c      	ldr	r0, [pc, #48]	@ (80025f8 <InitBaro+0x48>)
 80025c8:	f005 ffe2 	bl	8008590 <iprintf>

	BMP280_Read_Calibration();				// Read internal calibaration data and save them locally (needed for further calculations)
 80025cc:	f7fe fe14 	bl	80011f8 <BMP280_Read_Calibration>
	BMP280_SetStandby(BMP280_STBY_1s);		// Set normal mode inactive duration (standby time)
 80025d0:	20a0      	movs	r0, #160	@ 0xa0
 80025d2:	f7fe fdbc 	bl	800114e <BMP280_SetStandby>
	BMP280_SetFilter(BMP280_FILTER_OFF);	// Set IIR filter constant
 80025d6:	2000      	movs	r0, #0
 80025d8:	f7fe fd9d 	bl	8001116 <BMP280_SetFilter>
	BMP280_SetOSRST(BMP280_OSRS_T_x2);		// Set oversampling for temperature
 80025dc:	2040      	movs	r0, #64	@ 0x40
 80025de:	f7fe fdd2 	bl	8001186 <BMP280_SetOSRST>
	BMP280_SetOSRSP(BMP280_OSRS_P_x1);		// Set oversampling for pressure
 80025e2:	2004      	movs	r0, #4
 80025e4:	f7fe fdeb 	bl	80011be <BMP280_SetOSRSP>
	BMP280_SetMode(BMP280_MODE_NORMAL);		// Set normal mode (perpetual periodic conversion)
 80025e8:	2003      	movs	r0, #3
 80025ea:	f7fe fd78 	bl	80010de <BMP280_SetMode>
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	0800a264 	.word	0x0800a264
 80025f8:	0800a270 	.word	0x0800a270
 80025fc:	00000000 	.word	0x00000000

08002600 <ReadBaro>:

void ReadBaro(Barometer_t *tmpBaro){
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	static uint32_t conversionTimer;

	static int32_t raw_preassure, raw_temperature;


	if(HAL_GetTick() - conversionTimer > 12){
 8002608:	f000 fe3c 	bl	8003284 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	4b5c      	ldr	r3, [pc, #368]	@ (8002780 <ReadBaro+0x180>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b0c      	cmp	r3, #12
 8002616:	d908      	bls.n	800262a <ReadBaro+0x2a>
		BMP280_Read_UTP(&raw_temperature, &raw_preassure);					// Read the raw data of the baro as often as possible, else the read value does not change much
 8002618:	495a      	ldr	r1, [pc, #360]	@ (8002784 <ReadBaro+0x184>)
 800261a:	485b      	ldr	r0, [pc, #364]	@ (8002788 <ReadBaro+0x188>)
 800261c:	f7fe fdf8 	bl	8001210 <BMP280_Read_UTP>
		conversionTimer = HAL_GetTick();
 8002620:	f000 fe30 	bl	8003284 <HAL_GetTick>
 8002624:	4603      	mov	r3, r0
 8002626:	4a56      	ldr	r2, [pc, #344]	@ (8002780 <ReadBaro+0x180>)
 8002628:	6013      	str	r3, [r2, #0]
	}

	if(HAL_GetTick() - lastBaroRead > BARO_UPDATE_TIME){
 800262a:	f000 fe2b 	bl	8003284 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	4b56      	ldr	r3, [pc, #344]	@ (800278c <ReadBaro+0x18c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2bfa      	cmp	r3, #250	@ 0xfa
 8002638:	f240 8092 	bls.w	8002760 <ReadBaro+0x160>
		double baroElapsedTime = (HAL_GetTick() - lastBaroRead) / 1000.0f;	// get exact time since last read in Seconds
 800263c:	f000 fe22 	bl	8003284 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	4b52      	ldr	r3, [pc, #328]	@ (800278c <ReadBaro+0x18c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	ee07 3a90 	vmov	s15, r3
 800264c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002650:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002790 <ReadBaro+0x190>
 8002654:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002658:	ee16 0a90 	vmov	r0, s13
 800265c:	f7fd ff6c 	bl	8000538 <__aeabi_f2d>
 8002660:	4602      	mov	r2, r0
 8002662:	460b      	mov	r3, r1
 8002664:	e9c7 2306 	strd	r2, r3, [r7, #24]
		lastBaroRead = HAL_GetTick();
 8002668:	f000 fe0c 	bl	8003284 <HAL_GetTick>
 800266c:	4603      	mov	r3, r0
 800266e:	4a47      	ldr	r2, [pc, #284]	@ (800278c <ReadBaro+0x18c>)
 8002670:	6013      	str	r3, [r2, #0]

		tmpBaro->temperature = BMP280_CalcT(raw_temperature) / 100.0;		// convert to correct number format (2510 -> 25.10)
 8002672:	4b45      	ldr	r3, [pc, #276]	@ (8002788 <ReadBaro+0x188>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe fdfe 	bl	8001278 <BMP280_CalcT>
 800267c:	4603      	mov	r3, r0
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd ff48 	bl	8000514 <__aeabi_i2d>
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	4b42      	ldr	r3, [pc, #264]	@ (8002794 <ReadBaro+0x194>)
 800268a:	f7fe f8d7 	bl	800083c <__aeabi_ddiv>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	f7fe fa77 	bl	8000b88 <__aeabi_d2f>
 800269a:	4602      	mov	r2, r0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	609a      	str	r2, [r3, #8]
		tmpBaro->preassure = BMP280_CalcP(raw_preassure) / 100000.0;		// convert to correct number format (100663688 -> 100663.688) and from mPa to hPa
 80026a0:	4b38      	ldr	r3, [pc, #224]	@ (8002784 <ReadBaro+0x184>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7fe fe23 	bl	80012f0 <BMP280_CalcP>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fd ff21 	bl	80004f4 <__aeabi_ui2d>
 80026b2:	a32d      	add	r3, pc, #180	@ (adr r3, 8002768 <ReadBaro+0x168>)
 80026b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b8:	f7fe f8c0 	bl	800083c <__aeabi_ddiv>
 80026bc:	4602      	mov	r2, r0
 80026be:	460b      	mov	r3, r1
 80026c0:	4610      	mov	r0, r2
 80026c2:	4619      	mov	r1, r3
 80026c4:	f7fe fa60 	bl	8000b88 <__aeabi_d2f>
 80026c8:	4602      	mov	r2, r0
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	601a      	str	r2, [r3, #0]

		float r= tmpBaro->preassure / tmpBaro->preassureSealevel;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	edd3 6a00 	vldr	s13, [r3]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	ed93 7a04 	vldr	s14, [r3, #16]
 80026da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026de:	edc7 7a05 	vstr	s15, [r7, #20]
		float newAltitude = (1.0 - pow(r,0.1902949f))*44330.77f;			// Calculate an altitude from preassure
 80026e2:	6978      	ldr	r0, [r7, #20]
 80026e4:	f7fd ff28 	bl	8000538 <__aeabi_f2d>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	ed9f 1b20 	vldr	d1, [pc, #128]	@ 8002770 <ReadBaro+0x170>
 80026f0:	ec43 2b10 	vmov	d0, r2, r3
 80026f4:	f006 fe16 	bl	8009324 <pow>
 80026f8:	ec53 2b10 	vmov	r2, r3, d0
 80026fc:	f04f 0000 	mov.w	r0, #0
 8002700:	4925      	ldr	r1, [pc, #148]	@ (8002798 <ReadBaro+0x198>)
 8002702:	f7fd fdb9 	bl	8000278 <__aeabi_dsub>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	4610      	mov	r0, r2
 800270c:	4619      	mov	r1, r3
 800270e:	a31a      	add	r3, pc, #104	@ (adr r3, 8002778 <ReadBaro+0x178>)
 8002710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002714:	f7fd ff68 	bl	80005e8 <__aeabi_dmul>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4610      	mov	r0, r2
 800271e:	4619      	mov	r1, r3
 8002720:	f7fe fa32 	bl	8000b88 <__aeabi_d2f>
 8002724:	4603      	mov	r3, r0
 8002726:	613b      	str	r3, [r7, #16]

		float altitudeDelta = tmpBaro->altitude - newAltitude;				// Calculate an altitude delta since last measurement
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	ed93 7a01 	vldr	s14, [r3, #4]
 800272e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002732:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002736:	edc7 7a03 	vstr	s15, [r7, #12]
		tmpBaro->verticalSpeed = (altitudeDelta / baroElapsedTime);			// Calculate an vertical speed out of altiude delta and time
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f7fd fefc 	bl	8000538 <__aeabi_f2d>
 8002740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002744:	f7fe f87a 	bl	800083c <__aeabi_ddiv>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4610      	mov	r0, r2
 800274e:	4619      	mov	r1, r3
 8002750:	f7fe fa1a 	bl	8000b88 <__aeabi_d2f>
 8002754:	4602      	mov	r2, r0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	60da      	str	r2, [r3, #12]

		tmpBaro->altitude = newAltitude;									// Save the new altitude to use in next loop as old value
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	605a      	str	r2, [r3, #4]
	}
}
 8002760:	bf00      	nop
 8002762:	3720      	adds	r7, #32
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	00000000 	.word	0x00000000
 800276c:	40f86a00 	.word	0x40f86a00
 8002770:	60000000 	.word	0x60000000
 8002774:	3fc85b95 	.word	0x3fc85b95
 8002778:	a0000000 	.word	0xa0000000
 800277c:	40e5a558 	.word	0x40e5a558
 8002780:	2000030c 	.word	0x2000030c
 8002784:	20000314 	.word	0x20000314
 8002788:	20000310 	.word	0x20000310
 800278c:	20000318 	.word	0x20000318
 8002790:	447a0000 	.word	0x447a0000
 8002794:	40590000 	.word	0x40590000
 8002798:	3ff00000 	.word	0x3ff00000
 800279c:	00000000 	.word	0x00000000

080027a0 <CalculateTone>:


void CalculateTone(float vSpeed, Beeper_t *tmpBeeper){
 80027a0:	b5b0      	push	{r4, r5, r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80027aa:	6038      	str	r0, [r7, #0]
	static float oldVSpeed;
	static uint32_t peep_start;
	vSpeed = constrain(vSpeed, MIN_VARIO , MAX_VARIO);
 80027ac:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 80027b0:	eefa 0a04 	vmov.f32	s1, #164	@ 0xc1200000 -10.0
 80027b4:	ed97 0a01 	vldr	s0, [r7, #4]
 80027b8:	f7ff fea2 	bl	8002500 <constrain>
 80027bc:	ed87 0a01 	vstr	s0, [r7, #4]

	// This is to only calculate (and apply) a new tone if the old tone is in its LOW state.. so the PWM is in the low phase.
	// Need this to not hear any weired artefacts
	if(oldVSpeed >= tmpBeeper->climb_threshold){
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	ed93 7a00 	vldr	s14, [r3]
 80027c6:	4b8e      	ldr	r3, [pc, #568]	@ (8002a00 <CalculateTone+0x260>)
 80027c8:	edd3 7a00 	vldr	s15, [r3]
 80027cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d4:	d82e      	bhi.n	8002834 <CalculateTone+0x94>
		unsigned int peep_time = (unsigned int)mapfloat(oldVSpeed, tmpBeeper->climb_threshold, MAX_VARIO,
 80027d6:	4b8a      	ldr	r3, [pc, #552]	@ (8002a00 <CalculateTone+0x260>)
 80027d8:	edd3 7a00 	vldr	s15, [r3]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	ed93 7a00 	vldr	s14, [r3]
						(float)tmpBeeper->min_peep_time_start, (float)tmpBeeper->min_peep_time_stop);
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		unsigned int peep_time = (unsigned int)mapfloat(oldVSpeed, tmpBeeper->climb_threshold, MAX_VARIO,
 80027e6:	ee06 3a90 	vmov	s13, r3
 80027ea:	eef8 6a66 	vcvt.f32.u32	s13, s13
						(float)tmpBeeper->min_peep_time_start, (float)tmpBeeper->min_peep_time_stop);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
		unsigned int peep_time = (unsigned int)mapfloat(oldVSpeed, tmpBeeper->climb_threshold, MAX_VARIO,
 80027f2:	ee06 3a10 	vmov	s12, r3
 80027f6:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80027fa:	eeb0 2a46 	vmov.f32	s4, s12
 80027fe:	eef0 1a66 	vmov.f32	s3, s13
 8002802:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002806:	eef0 0a47 	vmov.f32	s1, s14
 800280a:	eeb0 0a67 	vmov.f32	s0, s15
 800280e:	f7ff fea0 	bl	8002552 <mapfloat>
 8002812:	eef0 7a40 	vmov.f32	s15, s0
 8002816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800281a:	ee17 3a90 	vmov	r3, s15
 800281e:	617b      	str	r3, [r7, #20]
		if (HAL_GetTick() - peep_start < peep_time)
 8002820:	f000 fd30 	bl	8003284 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	4b77      	ldr	r3, [pc, #476]	@ (8002a04 <CalculateTone+0x264>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	429a      	cmp	r2, r3
 8002830:	d914      	bls.n	800285c <CalculateTone+0xbc>
			return;
 8002832:	e0d7      	b.n	80029e4 <CalculateTone+0x244>
	}else if(oldVSpeed <= tmpBeeper->sink_threshold){
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	ed93 7a02 	vldr	s14, [r3, #8]
 800283a:	4b71      	ldr	r3, [pc, #452]	@ (8002a00 <CalculateTone+0x260>)
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002848:	db08      	blt.n	800285c <CalculateTone+0xbc>
		if (HAL_GetTick() - peep_start < 100)
 800284a:	f000 fd1b 	bl	8003284 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	4b6c      	ldr	r3, [pc, #432]	@ (8002a04 <CalculateTone+0x264>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b63      	cmp	r3, #99	@ 0x63
 8002858:	f240 80c1 	bls.w	80029de <CalculateTone+0x23e>
			return;
	}

	peep_start = HAL_GetTick();
 800285c:	f000 fd12 	bl	8003284 <HAL_GetTick>
 8002860:	4603      	mov	r3, r0
 8002862:	4a68      	ldr	r2, [pc, #416]	@ (8002a04 <CalculateTone+0x264>)
 8002864:	6013      	str	r3, [r2, #0]

	if(vSpeed > oldVSpeed-0.1 && vSpeed < oldVSpeed+0.1)	// Check if NO change in vertical speed
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7fd fe66 	bl	8000538 <__aeabi_f2d>
 800286c:	4604      	mov	r4, r0
 800286e:	460d      	mov	r5, r1
 8002870:	4b63      	ldr	r3, [pc, #396]	@ (8002a00 <CalculateTone+0x260>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7fd fe5f 	bl	8000538 <__aeabi_f2d>
 800287a:	a35d      	add	r3, pc, #372	@ (adr r3, 80029f0 <CalculateTone+0x250>)
 800287c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002880:	f7fd fcfa 	bl	8000278 <__aeabi_dsub>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4620      	mov	r0, r4
 800288a:	4629      	mov	r1, r5
 800288c:	f7fe f93c 	bl	8000b08 <__aeabi_dcmpgt>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d018      	beq.n	80028c8 <CalculateTone+0x128>
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7fd fe4e 	bl	8000538 <__aeabi_f2d>
 800289c:	4604      	mov	r4, r0
 800289e:	460d      	mov	r5, r1
 80028a0:	4b57      	ldr	r3, [pc, #348]	@ (8002a00 <CalculateTone+0x260>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fd fe47 	bl	8000538 <__aeabi_f2d>
 80028aa:	a351      	add	r3, pc, #324	@ (adr r3, 80029f0 <CalculateTone+0x250>)
 80028ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b0:	f7fd fce4 	bl	800027c <__adddf3>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	4620      	mov	r0, r4
 80028ba:	4629      	mov	r1, r5
 80028bc:	f7fe f906 	bl	8000acc <__aeabi_dcmplt>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f040 808d 	bne.w	80029e2 <CalculateTone+0x242>
		return;

	oldVSpeed = vSpeed;										// set oldVSpeed to the new vSpeed for next loop
 80028c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002a00 <CalculateTone+0x260>)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6013      	str	r3, [r2, #0]

	if(vSpeed >= tmpBeeper->climb_threshold){
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	edd3 7a00 	vldr	s15, [r3]
 80028d4:	ed97 7a01 	vldr	s14, [r7, #4]
 80028d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e0:	db41      	blt.n	8002966 <CalculateTone+0x1c6>
		unsigned int freqency = mapfloat(vSpeed,0.0, MAX_VARIO, tmpBeeper->start_f_climb, tmpBeeper->stop_f_climb);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	ee07 3a90 	vmov	s15, r3
 80028ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	ee07 3a10 	vmov	s14, r3
 80028f6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80028fa:	eeb0 2a47 	vmov.f32	s4, s14
 80028fe:	eef0 1a67 	vmov.f32	s3, s15
 8002902:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002906:	eddf 0a40 	vldr	s1, [pc, #256]	@ 8002a08 <CalculateTone+0x268>
 800290a:	ed97 0a01 	vldr	s0, [r7, #4]
 800290e:	f7ff fe20 	bl	8002552 <mapfloat>
 8002912:	eef0 7a40 	vmov.f32	s15, s0
 8002916:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800291a:	ee17 3a90 	vmov	r3, s15
 800291e:	60fb      	str	r3, [r7, #12]
		float peepsPS = mapfloat(vSpeed, 0.0, MAX_VARIO, tmpBeeper->climb_beeps_start,tmpBeeper->climb_beeps_stop);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	edd3 7a03 	vldr	s15, [r3, #12]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	ed93 7a04 	vldr	s14, [r3, #16]
 800292c:	eeb0 2a47 	vmov.f32	s4, s14
 8002930:	eef0 1a67 	vmov.f32	s3, s15
 8002934:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002938:	eddf 0a33 	vldr	s1, [pc, #204]	@ 8002a08 <CalculateTone+0x268>
 800293c:	ed97 0a01 	vldr	s0, [r7, #4]
 8002940:	f7ff fe07 	bl	8002552 <mapfloat>
 8002944:	ed87 0a02 	vstr	s0, [r7, #8]
		ApplyF(freqency,peepsPS, tmpBeeper->volume);
 8002948:	68b8      	ldr	r0, [r7, #8]
 800294a:	f7fd fdf5 	bl	8000538 <__aeabi_f2d>
 800294e:	4604      	mov	r4, r0
 8002950:	460d      	mov	r5, r1
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002958:	4619      	mov	r1, r3
 800295a:	ec45 4b10 	vmov	d0, r4, r5
 800295e:	68f8      	ldr	r0, [r7, #12]
 8002960:	f000 f856 	bl	8002a10 <ApplyF>
 8002964:	e03e      	b.n	80029e4 <CalculateTone+0x244>

	}else if(vSpeed >= tmpBeeper->near_climb_threshold && vSpeed < tmpBeeper->climb_threshold && ENABLE_NEAR_CLIMB){
		unsigned int freqency = 550;
		ApplyF(freqency,0.25,tmpBeeper->volume);

	}else if(vSpeed <= tmpBeeper->sink_threshold){
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	edd3 7a02 	vldr	s15, [r3, #8]
 800296c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002978:	d82e      	bhi.n	80029d8 <CalculateTone+0x238>
		TIM6->CR1 &= 0xFE;	//Disable Timer
 800297a:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <CalculateTone+0x26c>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a23      	ldr	r2, [pc, #140]	@ (8002a0c <CalculateTone+0x26c>)
 8002980:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002984:	6013      	str	r3, [r2, #0]
		unsigned int freqency = mapfloat(vSpeed,0.0, MIN_VARIO, tmpBeeper->start_f_sink, tmpBeeper->stop_f_sink);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	ee07 3a90 	vmov	s15, r3
 800298e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	ee07 3a10 	vmov	s14, r3
 800299a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800299e:	eeb0 2a47 	vmov.f32	s4, s14
 80029a2:	eef0 1a67 	vmov.f32	s3, s15
 80029a6:	eeba 1a04 	vmov.f32	s2, #164	@ 0xc1200000 -10.0
 80029aa:	eddf 0a17 	vldr	s1, [pc, #92]	@ 8002a08 <CalculateTone+0x268>
 80029ae:	ed97 0a01 	vldr	s0, [r7, #4]
 80029b2:	f7ff fdce 	bl	8002552 <mapfloat>
 80029b6:	eef0 7a40 	vmov.f32	s15, s0
 80029ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029be:	ee17 3a90 	vmov	r3, s15
 80029c2:	613b      	str	r3, [r7, #16]
		ApplyF(freqency,0.0,tmpBeeper->volume);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80029ca:	4619      	mov	r1, r3
 80029cc:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 80029f8 <CalculateTone+0x258>
 80029d0:	6938      	ldr	r0, [r7, #16]
 80029d2:	f000 f81d 	bl	8002a10 <ApplyF>
 80029d6:	e005      	b.n	80029e4 <CalculateTone+0x244>

	}else{	// stop peep
		DisableF();
 80029d8:	f000 f8b8 	bl	8002b4c <DisableF>
 80029dc:	e002      	b.n	80029e4 <CalculateTone+0x244>
			return;
 80029de:	bf00      	nop
 80029e0:	e000      	b.n	80029e4 <CalculateTone+0x244>
		return;
 80029e2:	bf00      	nop
	}
}
 80029e4:	3718      	adds	r7, #24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bdb0      	pop	{r4, r5, r7, pc}
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w
 80029f0:	9999999a 	.word	0x9999999a
 80029f4:	3fb99999 	.word	0x3fb99999
	...
 8002a00:	2000031c 	.word	0x2000031c
 8002a04:	20000320 	.word	0x20000320
 8002a08:	00000000 	.word	0x00000000
 8002a0c:	40001000 	.word	0x40001000

08002a10 <ApplyF>:
 *
 *
 * TIM2 is for PWM, so tone pitch and volume
 * TIM6 is for beeping, so the slow second modulation of this tone
 */
void ApplyF(unsigned int freq, float bps, uint8_t vol){
 8002a10:	b580      	push	{r7, lr}
 8002a12:	ed2d 8b02 	vpush	{d8}
 8002a16:	b088      	sub	sp, #32
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a20:	460b      	mov	r3, r1
 8002a22:	71fb      	strb	r3, [r7, #7]
	/*
	 * freq in Hz
	 * bps in float beeps, per seconds
	 * vol 1 - 10
	 */
	if(vol == 0){						// With no volume there is no need to play any sound
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <ApplyF+0x20>
		DisableF();
 8002a2a:	f000 f88f 	bl	8002b4c <DisableF>
		return;
 8002a2e:	e073      	b.n	8002b18 <ApplyF+0x108>
	}
	uint32_t period = 1000000/freq;				//new counter period = freq (in µs)
 8002a30:	4a41      	ldr	r2, [pc, #260]	@ (8002b38 <ApplyF+0x128>)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a38:	61fb      	str	r3, [r7, #28]
	uint32_t Bperiod = 40000.0f/(bps * 2.0); 	// * 2.0
 8002a3a:	68b8      	ldr	r0, [r7, #8]
 8002a3c:	f7fd fd7c 	bl	8000538 <__aeabi_f2d>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	f7fd fc1a 	bl	800027c <__adddf3>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	a136      	add	r1, pc, #216	@ (adr r1, 8002b28 <ApplyF+0x118>)
 8002a4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a52:	f7fd fef3 	bl	800083c <__aeabi_ddiv>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	f7fe f873 	bl	8000b48 <__aeabi_d2uiz>
 8002a62:	4603      	mov	r3, r0
 8002a64:	61bb      	str	r3, [r7, #24]
	uint32_t volume = (float)period / mapfloat((float)vol, 1.0, 10.0, 1000.0, 1.1);	//new pulse width = volume (max 1/2 freq)
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	ee07 3a90 	vmov	s15, r3
 8002a6c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	ee07 3a90 	vmov	s15, r3
 8002a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a7a:	ed9f 2a30 	vldr	s4, [pc, #192]	@ 8002b3c <ApplyF+0x12c>
 8002a7e:	eddf 1a30 	vldr	s3, [pc, #192]	@ 8002b40 <ApplyF+0x130>
 8002a82:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8002a86:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002a8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a8e:	f7ff fd60 	bl	8002552 <mapfloat>
 8002a92:	eeb0 7a40 	vmov.f32	s14, s0
 8002a96:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9e:	ee17 3a90 	vmov	r3, s15
 8002aa2:	617b      	str	r3, [r7, #20]

	DisableF();							// Disable the sound, to not hear any weired sound while configer new sound
 8002aa4:	f000 f852 	bl	8002b4c <DisableF>
	TIM2->ARR = period -1 ;				// Set Timer 2 to frequency we want to hear
 8002aa8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if(TIM2->CNT >= TIM2->ARR)
 8002ab2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ab6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ab8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d303      	bcc.n	8002aca <ApplyF+0xba>
		TIM2->CNT = 0;
 8002ac2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CCR1 = volume;				// Set the Pulse width according the volume (PWM)
 8002aca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	6353      	str	r3, [r2, #52]	@ 0x34
	if(bps > 0.001){					// Only if there actually is "something"
 8002ad2:	68b8      	ldr	r0, [r7, #8]
 8002ad4:	f7fd fd30 	bl	8000538 <__aeabi_f2d>
 8002ad8:	a315      	add	r3, pc, #84	@ (adr r3, 8002b30 <ApplyF+0x120>)
 8002ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ade:	f7fe f813 	bl	8000b08 <__aeabi_dcmpgt>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00c      	beq.n	8002b02 <ApplyF+0xf2>
		TIM6->CNT = 0;
 8002ae8:	4b16      	ldr	r3, [pc, #88]	@ (8002b44 <ApplyF+0x134>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	625a      	str	r2, [r3, #36]	@ 0x24
		TIM6->ARR = Bperiod- 1;			// Set Timer 6 to the slow beep freq. modulated to the high pitch of TIM2
 8002aee:	4a15      	ldr	r2, [pc, #84]	@ (8002b44 <ApplyF+0x134>)
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	62d3      	str	r3, [r2, #44]	@ 0x2c
		TIM6->CR1 |= 0x01;				//Enable  Timer 6
 8002af6:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <ApplyF+0x134>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a12      	ldr	r2, [pc, #72]	@ (8002b44 <ApplyF+0x134>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	6013      	str	r3, [r2, #0]
	}
	TIM2->CR1 |= 0x01;					// Enable  Timer 2
 8002b02:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	6013      	str	r3, [r2, #0]
	peepState = 1;						// write, that Buzzer is on
 8002b12:	4b0d      	ldr	r3, [pc, #52]	@ (8002b48 <ApplyF+0x138>)
 8002b14:	2201      	movs	r2, #1
 8002b16:	701a      	strb	r2, [r3, #0]
}
 8002b18:	3720      	adds	r7, #32
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	ecbd 8b02 	vpop	{d8}
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	f3af 8000 	nop.w
 8002b28:	00000000 	.word	0x00000000
 8002b2c:	40e38800 	.word	0x40e38800
 8002b30:	d2f1a9fc 	.word	0xd2f1a9fc
 8002b34:	3f50624d 	.word	0x3f50624d
 8002b38:	000f4240 	.word	0x000f4240
 8002b3c:	3f8ccccd 	.word	0x3f8ccccd
 8002b40:	447a0000 	.word	0x447a0000
 8002b44:	40001000 	.word	0x40001000
 8002b48:	200000a0 	.word	0x200000a0

08002b4c <DisableF>:

extern inline void DisableF(void){		// Turn off both timers and make them ready for a smooth restart
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
	if(TIM2->CNT < TIM2->ARR){
 8002b50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b56:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d206      	bcs.n	8002b6e <DisableF+0x22>
		TIM2->CNT = TIM2->ARR + 1;		// Set Timer 2 actual counter to one above the auto-reload-level
 8002b60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b66:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	6253      	str	r3, [r2, #36]	@ 0x24
	}
	TIM6->CR1 &= 0xFE;					// Disable Timer
 8002b6e:	4b09      	ldr	r3, [pc, #36]	@ (8002b94 <DisableF+0x48>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a08      	ldr	r2, [pc, #32]	@ (8002b94 <DisableF+0x48>)
 8002b74:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002b78:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= 0xFE;					// Disable Timer
 8002b7a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b84:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002b88:	6013      	str	r3, [r2, #0]
}
 8002b8a:	bf00      	nop
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	40001000 	.word	0x40001000

08002b98 <InitLcd>:

/*
 * TODO
 */
void InitLcd(){
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0

}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <UpdateLcd>:

/*
 * TODO
 */
void UpdateLcd(Lcd_t *tmpLcd){
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]

}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr

08002bba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bbe:	b672      	cpsid	i
}
 8002bc0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bc2:	bf00      	nop
 8002bc4:	e7fd      	b.n	8002bc2 <Error_Handler+0x8>
	...

08002bc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bce:	4b0f      	ldr	r3, [pc, #60]	@ (8002c0c <HAL_MspInit+0x44>)
 8002bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <HAL_MspInit+0x44>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bda:	4b0c      	ldr	r3, [pc, #48]	@ (8002c0c <HAL_MspInit+0x44>)
 8002bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	607b      	str	r3, [r7, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002be6:	4b09      	ldr	r3, [pc, #36]	@ (8002c0c <HAL_MspInit+0x44>)
 8002be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bea:	4a08      	ldr	r2, [pc, #32]	@ (8002c0c <HAL_MspInit+0x44>)
 8002bec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bf2:	4b06      	ldr	r3, [pc, #24]	@ (8002c0c <HAL_MspInit+0x44>)
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfa:	603b      	str	r3, [r7, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000

08002c10 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b0ac      	sub	sp, #176	@ 0xb0
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c28:	f107 0314 	add.w	r3, r7, #20
 8002c2c:	2288      	movs	r2, #136	@ 0x88
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f005 fdf5 	bl	8008820 <memset>
  if(hadc->Instance==ADC1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a27      	ldr	r2, [pc, #156]	@ (8002cd8 <HAL_ADC_MspInit+0xc8>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d147      	bne.n	8002cd0 <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002c40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c44:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002c46:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002c4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002c52:	2301      	movs	r3, #1
 8002c54:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002c56:	2308      	movs	r3, #8
 8002c58:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002c5a:	2307      	movs	r3, #7
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002c5e:	2302      	movs	r3, #2
 8002c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002c62:	2302      	movs	r3, #2
 8002c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002c66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c6a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	4618      	mov	r0, r3
 8002c72:	f002 ffc3 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8002c7c:	f7ff ff9d 	bl	8002bba <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002c80:	4b16      	ldr	r3, [pc, #88]	@ (8002cdc <HAL_ADC_MspInit+0xcc>)
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	4a15      	ldr	r2, [pc, #84]	@ (8002cdc <HAL_ADC_MspInit+0xcc>)
 8002c86:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c8c:	4b13      	ldr	r3, [pc, #76]	@ (8002cdc <HAL_ADC_MspInit+0xcc>)
 8002c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c98:	4b10      	ldr	r3, [pc, #64]	@ (8002cdc <HAL_ADC_MspInit+0xcc>)
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8002cdc <HAL_ADC_MspInit+0xcc>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8002cdc <HAL_ADC_MspInit+0xcc>)
 8002ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Analog_IN_A0_ADC1_IN5_Pin;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002cb6:	230b      	movs	r3, #11
 8002cb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Analog_IN_A0_ADC1_IN5_GPIO_Port, &GPIO_InitStruct);
 8002cc2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ccc:	f001 fe3e 	bl	800494c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002cd0:	bf00      	nop
 8002cd2:	37b0      	adds	r7, #176	@ 0xb0
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	50040000 	.word	0x50040000
 8002cdc:	40021000 	.word	0x40021000

08002ce0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b0ac      	sub	sp, #176	@ 0xb0
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cf8:	f107 0314 	add.w	r3, r7, #20
 8002cfc:	2288      	movs	r2, #136	@ 0x88
 8002cfe:	2100      	movs	r1, #0
 8002d00:	4618      	mov	r0, r3
 8002d02:	f005 fd8d 	bl	8008820 <memset>
  if(hi2c->Instance==I2C1)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a21      	ldr	r2, [pc, #132]	@ (8002d90 <HAL_I2C_MspInit+0xb0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d13b      	bne.n	8002d88 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002d10:	2340      	movs	r3, #64	@ 0x40
 8002d12:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002d14:	2300      	movs	r3, #0
 8002d16:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f002 ff6d 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002d28:	f7ff ff47 	bl	8002bba <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2c:	4b19      	ldr	r3, [pc, #100]	@ (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d30:	4a18      	ldr	r2, [pc, #96]	@ (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d32:	f043 0302 	orr.w	r3, r3, #2
 8002d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d38:	4b16      	ldr	r3, [pc, #88]	@ (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	613b      	str	r3, [r7, #16]
 8002d42:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d44:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d4c:	2312      	movs	r3, #18
 8002d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d5e:	2304      	movs	r3, #4
 8002d60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d64:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480b      	ldr	r0, [pc, #44]	@ (8002d98 <HAL_I2C_MspInit+0xb8>)
 8002d6c:	f001 fdee 	bl	800494c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d70:	4b08      	ldr	r3, [pc, #32]	@ (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d74:	4a07      	ldr	r2, [pc, #28]	@ (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d76:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d7c:	4b05      	ldr	r3, [pc, #20]	@ (8002d94 <HAL_I2C_MspInit+0xb4>)
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002d88:	bf00      	nop
 8002d8a:	37b0      	adds	r7, #176	@ 0xb0
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40005400 	.word	0x40005400
 8002d94:	40021000 	.word	0x40021000
 8002d98:	48000400 	.word	0x48000400

08002d9c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dac:	d10c      	bne.n	8002dc8 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002dae:	4b15      	ldr	r3, [pc, #84]	@ (8002e04 <HAL_TIM_Base_MspInit+0x68>)
 8002db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db2:	4a14      	ldr	r2, [pc, #80]	@ (8002e04 <HAL_TIM_Base_MspInit+0x68>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dba:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <HAL_TIM_Base_MspInit+0x68>)
 8002dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002dc6:	e018      	b.n	8002dfa <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a0e      	ldr	r2, [pc, #56]	@ (8002e08 <HAL_TIM_Base_MspInit+0x6c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d113      	bne.n	8002dfa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <HAL_TIM_Base_MspInit+0x68>)
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd6:	4a0b      	ldr	r2, [pc, #44]	@ (8002e04 <HAL_TIM_Base_MspInit+0x68>)
 8002dd8:	f043 0310 	orr.w	r3, r3, #16
 8002ddc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dde:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <HAL_TIM_Base_MspInit+0x68>)
 8002de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	2100      	movs	r1, #0
 8002dee:	2036      	movs	r0, #54	@ 0x36
 8002df0:	f001 fd75 	bl	80048de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002df4:	2036      	movs	r0, #54	@ 0x36
 8002df6:	f001 fd8e 	bl	8004916 <HAL_NVIC_EnableIRQ>
}
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40021000 	.word	0x40021000
 8002e08:	40001000 	.word	0x40001000

08002e0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08a      	sub	sp, #40	@ 0x28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e14:	f107 0314 	add.w	r3, r7, #20
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e2c:	d13a      	bne.n	8002ea4 <HAL_TIM_MspPostInit+0x98>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002eac <HAL_TIM_MspPostInit+0xa0>)
 8002e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e32:	4a1e      	ldr	r2, [pc, #120]	@ (8002eac <HAL_TIM_MspPostInit+0xa0>)
 8002e34:	f043 0302 	orr.w	r3, r3, #2
 8002e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8002eac <HAL_TIM_MspPostInit+0xa0>)
 8002e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	613b      	str	r3, [r7, #16]
 8002e44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e46:	4b19      	ldr	r3, [pc, #100]	@ (8002eac <HAL_TIM_MspPostInit+0xa0>)
 8002e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4a:	4a18      	ldr	r2, [pc, #96]	@ (8002eac <HAL_TIM_MspPostInit+0xa0>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e52:	4b16      	ldr	r3, [pc, #88]	@ (8002eac <HAL_TIM_MspPostInit+0xa0>)
 8002e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e70:	2301      	movs	r3, #1
 8002e72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	4619      	mov	r1, r3
 8002e7a:	480d      	ldr	r0, [pc, #52]	@ (8002eb0 <HAL_TIM_MspPostInit+0xa4>)
 8002e7c:	f001 fd66 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e92:	2301      	movs	r3, #1
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e96:	f107 0314 	add.w	r3, r7, #20
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ea0:	f001 fd54 	bl	800494c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002ea4:	bf00      	nop
 8002ea6:	3728      	adds	r7, #40	@ 0x28
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	48000400 	.word	0x48000400

08002eb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b0ac      	sub	sp, #176	@ 0xb0
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ecc:	f107 0314 	add.w	r3, r7, #20
 8002ed0:	2288      	movs	r2, #136	@ 0x88
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f005 fca3 	bl	8008820 <memset>
  if(huart->Instance==USART2)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a21      	ldr	r2, [pc, #132]	@ (8002f64 <HAL_UART_MspInit+0xb0>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d13b      	bne.n	8002f5c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002eec:	f107 0314 	add.w	r3, r7, #20
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f002 fe83 	bl	8005bfc <HAL_RCCEx_PeriphCLKConfig>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002efc:	f7ff fe5d 	bl	8002bba <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f00:	4b19      	ldr	r3, [pc, #100]	@ (8002f68 <HAL_UART_MspInit+0xb4>)
 8002f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f04:	4a18      	ldr	r2, [pc, #96]	@ (8002f68 <HAL_UART_MspInit+0xb4>)
 8002f06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f0c:	4b16      	ldr	r3, [pc, #88]	@ (8002f68 <HAL_UART_MspInit+0xb4>)
 8002f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f18:	4b13      	ldr	r3, [pc, #76]	@ (8002f68 <HAL_UART_MspInit+0xb4>)
 8002f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f1c:	4a12      	ldr	r2, [pc, #72]	@ (8002f68 <HAL_UART_MspInit+0xb4>)
 8002f1e:	f043 0301 	orr.w	r3, r3, #1
 8002f22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f24:	4b10      	ldr	r3, [pc, #64]	@ (8002f68 <HAL_UART_MspInit+0xb4>)
 8002f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f30:	230c      	movs	r3, #12
 8002f32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f36:	2302      	movs	r3, #2
 8002f38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f42:	2303      	movs	r3, #3
 8002f44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f48:	2307      	movs	r3, #7
 8002f4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002f52:	4619      	mov	r1, r3
 8002f54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f58:	f001 fcf8 	bl	800494c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002f5c:	bf00      	nop
 8002f5e:	37b0      	adds	r7, #176	@ 0xb0
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40004400 	.word	0x40004400
 8002f68:	40021000 	.word	0x40021000

08002f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f70:	bf00      	nop
 8002f72:	e7fd      	b.n	8002f70 <NMI_Handler+0x4>

08002f74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f78:	bf00      	nop
 8002f7a:	e7fd      	b.n	8002f78 <HardFault_Handler+0x4>

08002f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f80:	bf00      	nop
 8002f82:	e7fd      	b.n	8002f80 <MemManage_Handler+0x4>

08002f84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f88:	bf00      	nop
 8002f8a:	e7fd      	b.n	8002f88 <BusFault_Handler+0x4>

08002f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f90:	bf00      	nop
 8002f92:	e7fd      	b.n	8002f90 <UsageFault_Handler+0x4>

08002f94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc2:	f000 f94b 	bl	800325c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002fd0:	4803      	ldr	r0, [pc, #12]	@ (8002fe0 <TIM6_DAC_IRQHandler+0x14>)
 8002fd2:	f003 fcff 	bl	80069d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  PeepTimCallback();
 8002fd6:	f7fe fe07 	bl	8001be8 <PeepTimCallback>

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	200001a8 	.word	0x200001a8

08002fe4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	e00a      	b.n	800300c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ff6:	f3af 8000 	nop.w
 8002ffa:	4601      	mov	r1, r0
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	60ba      	str	r2, [r7, #8]
 8003002:	b2ca      	uxtb	r2, r1
 8003004:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	3301      	adds	r3, #1
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	429a      	cmp	r2, r3
 8003012:	dbf0      	blt.n	8002ff6 <_read+0x12>
  }

  return len;
 8003014:	687b      	ldr	r3, [r7, #4]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b086      	sub	sp, #24
 8003022:	af00      	add	r7, sp, #0
 8003024:	60f8      	str	r0, [r7, #12]
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800302a:	2300      	movs	r3, #0
 800302c:	617b      	str	r3, [r7, #20]
 800302e:	e009      	b.n	8003044 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	60ba      	str	r2, [r7, #8]
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	3301      	adds	r3, #1
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	697a      	ldr	r2, [r7, #20]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	429a      	cmp	r2, r3
 800304a:	dbf1      	blt.n	8003030 <_write+0x12>
  }
  return len;
 800304c:	687b      	ldr	r3, [r7, #4]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <_close>:

int _close(int file)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800305e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003062:	4618      	mov	r0, r3
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800306e:	b480      	push	{r7}
 8003070:	b083      	sub	sp, #12
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
 8003076:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800307e:	605a      	str	r2, [r3, #4]
  return 0;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <_isatty>:

int _isatty(int file)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003096:	2301      	movs	r3, #1
}
 8003098:	4618      	mov	r0, r3
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3714      	adds	r7, #20
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030c8:	4a14      	ldr	r2, [pc, #80]	@ (800311c <_sbrk+0x5c>)
 80030ca:	4b15      	ldr	r3, [pc, #84]	@ (8003120 <_sbrk+0x60>)
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030d4:	4b13      	ldr	r3, [pc, #76]	@ (8003124 <_sbrk+0x64>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d102      	bne.n	80030e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030dc:	4b11      	ldr	r3, [pc, #68]	@ (8003124 <_sbrk+0x64>)
 80030de:	4a12      	ldr	r2, [pc, #72]	@ (8003128 <_sbrk+0x68>)
 80030e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030e2:	4b10      	ldr	r3, [pc, #64]	@ (8003124 <_sbrk+0x64>)
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4413      	add	r3, r2
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d207      	bcs.n	8003100 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030f0:	f005 fbe4 	bl	80088bc <__errno>
 80030f4:	4603      	mov	r3, r0
 80030f6:	220c      	movs	r2, #12
 80030f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295
 80030fe:	e009      	b.n	8003114 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003100:	4b08      	ldr	r3, [pc, #32]	@ (8003124 <_sbrk+0x64>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003106:	4b07      	ldr	r3, [pc, #28]	@ (8003124 <_sbrk+0x64>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4413      	add	r3, r2
 800310e:	4a05      	ldr	r2, [pc, #20]	@ (8003124 <_sbrk+0x64>)
 8003110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003112:	68fb      	ldr	r3, [r7, #12]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3718      	adds	r7, #24
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	20018000 	.word	0x20018000
 8003120:	00000400 	.word	0x00000400
 8003124:	20000324 	.word	0x20000324
 8003128:	20000478 	.word	0x20000478

0800312c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003130:	4b06      	ldr	r3, [pc, #24]	@ (800314c <SystemInit+0x20>)
 8003132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003136:	4a05      	ldr	r2, [pc, #20]	@ (800314c <SystemInit+0x20>)
 8003138:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800313c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003140:	bf00      	nop
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000ed00 	.word	0xe000ed00

08003150 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003150:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003188 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003154:	f7ff ffea 	bl	800312c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003158:	480c      	ldr	r0, [pc, #48]	@ (800318c <LoopForever+0x6>)
  ldr r1, =_edata
 800315a:	490d      	ldr	r1, [pc, #52]	@ (8003190 <LoopForever+0xa>)
  ldr r2, =_sidata
 800315c:	4a0d      	ldr	r2, [pc, #52]	@ (8003194 <LoopForever+0xe>)
  movs r3, #0
 800315e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003160:	e002      	b.n	8003168 <LoopCopyDataInit>

08003162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003166:	3304      	adds	r3, #4

08003168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800316a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800316c:	d3f9      	bcc.n	8003162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800316e:	4a0a      	ldr	r2, [pc, #40]	@ (8003198 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003170:	4c0a      	ldr	r4, [pc, #40]	@ (800319c <LoopForever+0x16>)
  movs r3, #0
 8003172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003174:	e001      	b.n	800317a <LoopFillZerobss>

08003176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003178:	3204      	adds	r2, #4

0800317a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800317a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800317c:	d3fb      	bcc.n	8003176 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800317e:	f005 fba3 	bl	80088c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003182:	f7fe fd57 	bl	8001c34 <main>

08003186 <LoopForever>:

LoopForever:
    b LoopForever
 8003186:	e7fe      	b.n	8003186 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003188:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800318c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003190:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003194:	0800a350 	.word	0x0800a350
  ldr r2, =_sbss
 8003198:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800319c:	20000478 	.word	0x20000478

080031a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80031a0:	e7fe      	b.n	80031a0 <ADC1_2_IRQHandler>
	...

080031a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031ae:	4b0c      	ldr	r3, [pc, #48]	@ (80031e0 <HAL_Init+0x3c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a0b      	ldr	r2, [pc, #44]	@ (80031e0 <HAL_Init+0x3c>)
 80031b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031ba:	2003      	movs	r0, #3
 80031bc:	f001 fb84 	bl	80048c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031c0:	2000      	movs	r0, #0
 80031c2:	f000 f80f 	bl	80031e4 <HAL_InitTick>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	71fb      	strb	r3, [r7, #7]
 80031d0:	e001      	b.n	80031d6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031d2:	f7ff fcf9 	bl	8002bc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031d6:	79fb      	ldrb	r3, [r7, #7]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40022000 	.word	0x40022000

080031e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80031f0:	4b17      	ldr	r3, [pc, #92]	@ (8003250 <HAL_InitTick+0x6c>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d023      	beq.n	8003240 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80031f8:	4b16      	ldr	r3, [pc, #88]	@ (8003254 <HAL_InitTick+0x70>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	4b14      	ldr	r3, [pc, #80]	@ (8003250 <HAL_InitTick+0x6c>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	4619      	mov	r1, r3
 8003202:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003206:	fbb3 f3f1 	udiv	r3, r3, r1
 800320a:	fbb2 f3f3 	udiv	r3, r2, r3
 800320e:	4618      	mov	r0, r3
 8003210:	f001 fb8f 	bl	8004932 <HAL_SYSTICK_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10f      	bne.n	800323a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b0f      	cmp	r3, #15
 800321e:	d809      	bhi.n	8003234 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003220:	2200      	movs	r2, #0
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	f04f 30ff 	mov.w	r0, #4294967295
 8003228:	f001 fb59 	bl	80048de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800322c:	4a0a      	ldr	r2, [pc, #40]	@ (8003258 <HAL_InitTick+0x74>)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e007      	b.n	8003244 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	73fb      	strb	r3, [r7, #15]
 8003238:	e004      	b.n	8003244 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
 800323e:	e001      	b.n	8003244 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003244:	7bfb      	ldrb	r3, [r7, #15]
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	20000008 	.word	0x20000008
 8003254:	20000000 	.word	0x20000000
 8003258:	20000004 	.word	0x20000004

0800325c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003260:	4b06      	ldr	r3, [pc, #24]	@ (800327c <HAL_IncTick+0x20>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	4b06      	ldr	r3, [pc, #24]	@ (8003280 <HAL_IncTick+0x24>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4413      	add	r3, r2
 800326c:	4a04      	ldr	r2, [pc, #16]	@ (8003280 <HAL_IncTick+0x24>)
 800326e:	6013      	str	r3, [r2, #0]
}
 8003270:	bf00      	nop
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	20000008 	.word	0x20000008
 8003280:	20000328 	.word	0x20000328

08003284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  return uwTick;
 8003288:	4b03      	ldr	r3, [pc, #12]	@ (8003298 <HAL_GetTick+0x14>)
 800328a:	681b      	ldr	r3, [r3, #0]
}
 800328c:	4618      	mov	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	20000328 	.word	0x20000328

0800329c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a4:	f7ff ffee 	bl	8003284 <HAL_GetTick>
 80032a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b4:	d005      	beq.n	80032c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80032b6:	4b0a      	ldr	r3, [pc, #40]	@ (80032e0 <HAL_Delay+0x44>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	461a      	mov	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4413      	add	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032c2:	bf00      	nop
 80032c4:	f7ff ffde 	bl	8003284 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d8f7      	bhi.n	80032c4 <HAL_Delay+0x28>
  {
  }
}
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000008 	.word	0x20000008

080032e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	431a      	orrs	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	609a      	str	r2, [r3, #8]
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	609a      	str	r2, [r3, #8]
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003340:	4618      	mov	r0, r3
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800334c:	b480      	push	{r7}
 800334e:	b087      	sub	sp, #28
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
 8003358:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	3360      	adds	r3, #96	@ 0x60
 800335e:	461a      	mov	r2, r3
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	4b08      	ldr	r3, [pc, #32]	@ (8003390 <LL_ADC_SetOffset+0x44>)
 800336e:	4013      	ands	r3, r2
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	4313      	orrs	r3, r2
 800337c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003384:	bf00      	nop
 8003386:	371c      	adds	r7, #28
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	03fff000 	.word	0x03fff000

08003394 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	3360      	adds	r3, #96	@ 0x60
 80033a2:	461a      	mov	r2, r3
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	4413      	add	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b087      	sub	sp, #28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	3360      	adds	r3, #96	@ 0x60
 80033d0:	461a      	mov	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	4413      	add	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	431a      	orrs	r2, r3
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80033ea:	bf00      	nop
 80033ec:	371c      	adds	r7, #28
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr

080033f6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800341c:	b480      	push	{r7}
 800341e:	b087      	sub	sp, #28
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3330      	adds	r3, #48	@ 0x30
 800342c:	461a      	mov	r2, r3
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	0a1b      	lsrs	r3, r3, #8
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	f003 030c 	and.w	r3, r3, #12
 8003438:	4413      	add	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f003 031f 	and.w	r3, r3, #31
 8003446:	211f      	movs	r1, #31
 8003448:	fa01 f303 	lsl.w	r3, r1, r3
 800344c:	43db      	mvns	r3, r3
 800344e:	401a      	ands	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	0e9b      	lsrs	r3, r3, #26
 8003454:	f003 011f 	and.w	r1, r3, #31
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f003 031f 	and.w	r3, r3, #31
 800345e:	fa01 f303 	lsl.w	r3, r1, r3
 8003462:	431a      	orrs	r2, r3
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003468:	bf00      	nop
 800346a:	371c      	adds	r7, #28
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	3314      	adds	r3, #20
 8003484:	461a      	mov	r2, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	0e5b      	lsrs	r3, r3, #25
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	4413      	add	r3, r2
 8003492:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	0d1b      	lsrs	r3, r3, #20
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	2107      	movs	r1, #7
 80034a2:	fa01 f303 	lsl.w	r3, r1, r3
 80034a6:	43db      	mvns	r3, r3
 80034a8:	401a      	ands	r2, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	0d1b      	lsrs	r3, r3, #20
 80034ae:	f003 031f 	and.w	r3, r3, #31
 80034b2:	6879      	ldr	r1, [r7, #4]
 80034b4:	fa01 f303 	lsl.w	r3, r1, r3
 80034b8:	431a      	orrs	r2, r3
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80034be:	bf00      	nop
 80034c0:	371c      	adds	r7, #28
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e4:	43db      	mvns	r3, r3
 80034e6:	401a      	ands	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f003 0318 	and.w	r3, r3, #24
 80034ee:	4908      	ldr	r1, [pc, #32]	@ (8003510 <LL_ADC_SetChannelSingleDiff+0x44>)
 80034f0:	40d9      	lsrs	r1, r3
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	400b      	ands	r3, r1
 80034f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034fa:	431a      	orrs	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	0007ffff 	.word	0x0007ffff

08003514 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 031f 	and.w	r3, r3, #31
}
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003540:	4618      	mov	r0, r3
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800355c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6093      	str	r3, [r2, #8]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003580:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003584:	d101      	bne.n	800358a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80035a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035d4:	d101      	bne.n	80035da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035fc:	f043 0201 	orr.w	r2, r3, #1
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <LL_ADC_IsEnabled+0x18>
 8003624:	2301      	movs	r3, #1
 8003626:	e000      	b.n	800362a <LL_ADC_IsEnabled+0x1a>
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003646:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800364a:	f043 0204 	orr.w	r2, r3, #4
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003652:	bf00      	nop
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0304 	and.w	r3, r3, #4
 800366e:	2b04      	cmp	r3, #4
 8003670:	d101      	bne.n	8003676 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b08      	cmp	r3, #8
 8003696:	d101      	bne.n	800369c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003698:	2301      	movs	r3, #1
 800369a:	e000      	b.n	800369e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
	...

080036ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b089      	sub	sp, #36	@ 0x24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036b4:	2300      	movs	r3, #0
 80036b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e130      	b.n	8003928 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d109      	bne.n	80036e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7ff fa9b 	bl	8002c10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7ff ff3f 	bl	8003570 <LL_ADC_IsDeepPowerDownEnabled>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d004      	beq.n	8003702 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff ff25 	bl	800354c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7ff ff5a 	bl	80035c0 <LL_ADC_IsInternalRegulatorEnabled>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d115      	bne.n	800373e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff ff3e 	bl	8003598 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800371c:	4b84      	ldr	r3, [pc, #528]	@ (8003930 <HAL_ADC_Init+0x284>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	099b      	lsrs	r3, r3, #6
 8003722:	4a84      	ldr	r2, [pc, #528]	@ (8003934 <HAL_ADC_Init+0x288>)
 8003724:	fba2 2303 	umull	r2, r3, r2, r3
 8003728:	099b      	lsrs	r3, r3, #6
 800372a:	3301      	adds	r3, #1
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003730:	e002      	b.n	8003738 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	3b01      	subs	r3, #1
 8003736:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f9      	bne.n	8003732 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff ff3c 	bl	80035c0 <LL_ADC_IsInternalRegulatorEnabled>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10d      	bne.n	800376a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003752:	f043 0210 	orr.w	r2, r3, #16
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375e:	f043 0201 	orr.w	r2, r3, #1
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff ff75 	bl	800365e <LL_ADC_REG_IsConversionOngoing>
 8003774:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377a:	f003 0310 	and.w	r3, r3, #16
 800377e:	2b00      	cmp	r3, #0
 8003780:	f040 80c9 	bne.w	8003916 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	2b00      	cmp	r3, #0
 8003788:	f040 80c5 	bne.w	8003916 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003790:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003794:	f043 0202 	orr.w	r2, r3, #2
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7ff ff35 	bl	8003610 <LL_ADC_IsEnabled>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d115      	bne.n	80037d8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037ac:	4862      	ldr	r0, [pc, #392]	@ (8003938 <HAL_ADC_Init+0x28c>)
 80037ae:	f7ff ff2f 	bl	8003610 <LL_ADC_IsEnabled>
 80037b2:	4604      	mov	r4, r0
 80037b4:	4861      	ldr	r0, [pc, #388]	@ (800393c <HAL_ADC_Init+0x290>)
 80037b6:	f7ff ff2b 	bl	8003610 <LL_ADC_IsEnabled>
 80037ba:	4603      	mov	r3, r0
 80037bc:	431c      	orrs	r4, r3
 80037be:	4860      	ldr	r0, [pc, #384]	@ (8003940 <HAL_ADC_Init+0x294>)
 80037c0:	f7ff ff26 	bl	8003610 <LL_ADC_IsEnabled>
 80037c4:	4603      	mov	r3, r0
 80037c6:	4323      	orrs	r3, r4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d105      	bne.n	80037d8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4619      	mov	r1, r3
 80037d2:	485c      	ldr	r0, [pc, #368]	@ (8003944 <HAL_ADC_Init+0x298>)
 80037d4:	f7ff fd86 	bl	80032e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	7e5b      	ldrb	r3, [r3, #25]
 80037dc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037e2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80037e8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80037ee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037f6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037f8:	4313      	orrs	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d106      	bne.n	8003814 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	3b01      	subs	r3, #1
 800380c:	045b      	lsls	r3, r3, #17
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4313      	orrs	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003818:	2b00      	cmp	r3, #0
 800381a:	d009      	beq.n	8003830 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003820:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4313      	orrs	r3, r2
 800382e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68da      	ldr	r2, [r3, #12]
 8003836:	4b44      	ldr	r3, [pc, #272]	@ (8003948 <HAL_ADC_Init+0x29c>)
 8003838:	4013      	ands	r3, r2
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	69b9      	ldr	r1, [r7, #24]
 8003840:	430b      	orrs	r3, r1
 8003842:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff ff1b 	bl	8003684 <LL_ADC_INJ_IsConversionOngoing>
 800384e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d13d      	bne.n	80038d2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d13a      	bne.n	80038d2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003860:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003868:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800386a:	4313      	orrs	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003878:	f023 0302 	bic.w	r3, r3, #2
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	69b9      	ldr	r1, [r7, #24]
 8003882:	430b      	orrs	r3, r1
 8003884:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800388c:	2b01      	cmp	r3, #1
 800388e:	d118      	bne.n	80038c2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800389a:	f023 0304 	bic.w	r3, r3, #4
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80038a6:	4311      	orrs	r1, r2
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80038ac:	4311      	orrs	r1, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038b2:	430a      	orrs	r2, r1
 80038b4:	431a      	orrs	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0201 	orr.w	r2, r2, #1
 80038be:	611a      	str	r2, [r3, #16]
 80038c0:	e007      	b.n	80038d2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0201 	bic.w	r2, r2, #1
 80038d0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d10c      	bne.n	80038f4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e0:	f023 010f 	bic.w	r1, r3, #15
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	1e5a      	subs	r2, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80038f2:	e007      	b.n	8003904 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 020f 	bic.w	r2, r2, #15
 8003902:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003908:	f023 0303 	bic.w	r3, r3, #3
 800390c:	f043 0201 	orr.w	r2, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	655a      	str	r2, [r3, #84]	@ 0x54
 8003914:	e007      	b.n	8003926 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800391a:	f043 0210 	orr.w	r2, r3, #16
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003926:	7ffb      	ldrb	r3, [r7, #31]
}
 8003928:	4618      	mov	r0, r3
 800392a:	3724      	adds	r7, #36	@ 0x24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd90      	pop	{r4, r7, pc}
 8003930:	20000000 	.word	0x20000000
 8003934:	053e2d63 	.word	0x053e2d63
 8003938:	50040000 	.word	0x50040000
 800393c:	50040100 	.word	0x50040100
 8003940:	50040200 	.word	0x50040200
 8003944:	50040300 	.word	0x50040300
 8003948:	fff0c007 	.word	0xfff0c007

0800394c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003954:	4857      	ldr	r0, [pc, #348]	@ (8003ab4 <HAL_ADC_Start+0x168>)
 8003956:	f7ff fddd 	bl	8003514 <LL_ADC_GetMultimode>
 800395a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff fe7c 	bl	800365e <LL_ADC_REG_IsConversionOngoing>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	f040 809c 	bne.w	8003aa6 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003974:	2b01      	cmp	r3, #1
 8003976:	d101      	bne.n	800397c <HAL_ADC_Start+0x30>
 8003978:	2302      	movs	r3, #2
 800397a:	e097      	b.n	8003aac <HAL_ADC_Start+0x160>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 fd73 	bl	8004470 <ADC_Enable>
 800398a:	4603      	mov	r3, r0
 800398c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800398e:	7dfb      	ldrb	r3, [r7, #23]
 8003990:	2b00      	cmp	r3, #0
 8003992:	f040 8083 	bne.w	8003a9c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800399a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800399e:	f023 0301 	bic.w	r3, r3, #1
 80039a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a42      	ldr	r2, [pc, #264]	@ (8003ab8 <HAL_ADC_Start+0x16c>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d002      	beq.n	80039ba <HAL_ADC_Start+0x6e>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	e000      	b.n	80039bc <HAL_ADC_Start+0x70>
 80039ba:	4b40      	ldr	r3, [pc, #256]	@ (8003abc <HAL_ADC_Start+0x170>)
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6812      	ldr	r2, [r2, #0]
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d002      	beq.n	80039ca <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d105      	bne.n	80039d6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039e2:	d106      	bne.n	80039f2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e8:	f023 0206 	bic.w	r2, r3, #6
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80039f0:	e002      	b.n	80039f8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	221c      	movs	r2, #28
 80039fe:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab8 <HAL_ADC_Start+0x16c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d002      	beq.n	8003a18 <HAL_ADC_Start+0xcc>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	e000      	b.n	8003a1a <HAL_ADC_Start+0xce>
 8003a18:	4b28      	ldr	r3, [pc, #160]	@ (8003abc <HAL_ADC_Start+0x170>)
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d008      	beq.n	8003a34 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	2b05      	cmp	r3, #5
 8003a2c:	d002      	beq.n	8003a34 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	2b09      	cmp	r3, #9
 8003a32:	d114      	bne.n	8003a5e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d007      	beq.n	8003a52 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a46:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a4a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7ff fded 	bl	8003636 <LL_ADC_REG_StartConversion>
 8003a5c:	e025      	b.n	8003aaa <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a62:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a12      	ldr	r2, [pc, #72]	@ (8003ab8 <HAL_ADC_Start+0x16c>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d002      	beq.n	8003a7a <HAL_ADC_Start+0x12e>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	e000      	b.n	8003a7c <HAL_ADC_Start+0x130>
 8003a7a:	4b10      	ldr	r3, [pc, #64]	@ (8003abc <HAL_ADC_Start+0x170>)
 8003a7c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00f      	beq.n	8003aaa <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a92:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	655a      	str	r2, [r3, #84]	@ 0x54
 8003a9a:	e006      	b.n	8003aaa <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003aa4:	e001      	b.n	8003aaa <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	50040300 	.word	0x50040300
 8003ab8:	50040100 	.word	0x50040100
 8003abc:	50040000 	.word	0x50040000

08003ac0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003aca:	4866      	ldr	r0, [pc, #408]	@ (8003c64 <HAL_ADC_PollForConversion+0x1a4>)
 8003acc:	f7ff fd22 	bl	8003514 <LL_ADC_GetMultimode>
 8003ad0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d102      	bne.n	8003ae0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003ada:	2308      	movs	r3, #8
 8003adc:	61fb      	str	r3, [r7, #28]
 8003ade:	e02a      	b.n	8003b36 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b05      	cmp	r3, #5
 8003aea:	d002      	beq.n	8003af2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	2b09      	cmp	r3, #9
 8003af0:	d111      	bne.n	8003b16 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d007      	beq.n	8003b10 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b04:	f043 0220 	orr.w	r2, r3, #32
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e0a4      	b.n	8003c5a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b10:	2304      	movs	r3, #4
 8003b12:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003b14:	e00f      	b.n	8003b36 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003b16:	4853      	ldr	r0, [pc, #332]	@ (8003c64 <HAL_ADC_PollForConversion+0x1a4>)
 8003b18:	f7ff fd0a 	bl	8003530 <LL_ADC_GetMultiDMATransfer>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d007      	beq.n	8003b32 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b26:	f043 0220 	orr.w	r2, r3, #32
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e093      	b.n	8003c5a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b32:	2304      	movs	r3, #4
 8003b34:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003b36:	f7ff fba5 	bl	8003284 <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b3c:	e021      	b.n	8003b82 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d01d      	beq.n	8003b82 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003b46:	f7ff fb9d 	bl	8003284 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <HAL_ADC_PollForConversion+0x9c>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d112      	bne.n	8003b82 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10b      	bne.n	8003b82 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6e:	f043 0204 	orr.w	r2, r3, #4
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e06b      	b.n	8003c5a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0d6      	beq.n	8003b3e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b94:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7ff fc28 	bl	80033f6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d01c      	beq.n	8003be6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7e5b      	ldrb	r3, [r3, #25]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d118      	bne.n	8003be6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d111      	bne.n	8003be6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d105      	bne.n	8003be6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bde:	f043 0201 	orr.w	r2, r3, #1
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a1f      	ldr	r2, [pc, #124]	@ (8003c68 <HAL_ADC_PollForConversion+0x1a8>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d002      	beq.n	8003bf6 <HAL_ADC_PollForConversion+0x136>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	e000      	b.n	8003bf8 <HAL_ADC_PollForConversion+0x138>
 8003bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c6c <HAL_ADC_PollForConversion+0x1ac>)
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6812      	ldr	r2, [r2, #0]
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d008      	beq.n	8003c12 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d005      	beq.n	8003c12 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2b05      	cmp	r3, #5
 8003c0a:	d002      	beq.n	8003c12 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	2b09      	cmp	r3, #9
 8003c10:	d104      	bne.n	8003c1c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	61bb      	str	r3, [r7, #24]
 8003c1a:	e00c      	b.n	8003c36 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a11      	ldr	r2, [pc, #68]	@ (8003c68 <HAL_ADC_PollForConversion+0x1a8>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d002      	beq.n	8003c2c <HAL_ADC_PollForConversion+0x16c>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	e000      	b.n	8003c2e <HAL_ADC_PollForConversion+0x16e>
 8003c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c6c <HAL_ADC_PollForConversion+0x1ac>)
 8003c2e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	d104      	bne.n	8003c46 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2208      	movs	r2, #8
 8003c42:	601a      	str	r2, [r3, #0]
 8003c44:	e008      	b.n	8003c58 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d103      	bne.n	8003c58 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	220c      	movs	r2, #12
 8003c56:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3720      	adds	r7, #32
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	50040300 	.word	0x50040300
 8003c68:	50040100 	.word	0x50040100
 8003c6c:	50040000 	.word	0x50040000

08003c70 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	370c      	adds	r7, #12
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
	...

08003c8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b0b6      	sub	sp, #216	@ 0xd8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c96:	2300      	movs	r3, #0
 8003c98:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x22>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e3c9      	b.n	8004442 <HAL_ADC_ConfigChannel+0x7b6>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff fccf 	bl	800365e <LL_ADC_REG_IsConversionOngoing>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f040 83aa 	bne.w	800441c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2b05      	cmp	r3, #5
 8003cd6:	d824      	bhi.n	8003d22 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	3b02      	subs	r3, #2
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d81b      	bhi.n	8003d1a <HAL_ADC_ConfigChannel+0x8e>
 8003ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce8 <HAL_ADC_ConfigChannel+0x5c>)
 8003ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce8:	08003cf9 	.word	0x08003cf9
 8003cec:	08003d01 	.word	0x08003d01
 8003cf0:	08003d09 	.word	0x08003d09
 8003cf4:	08003d11 	.word	0x08003d11
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003cf8:	230c      	movs	r3, #12
 8003cfa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003cfe:	e010      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003d00:	2312      	movs	r3, #18
 8003d02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d06:	e00c      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003d08:	2318      	movs	r3, #24
 8003d0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d0e:	e008      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003d10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d18:	e003      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003d1a:	2306      	movs	r3, #6
 8003d1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003d20:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003d30:	f7ff fb74 	bl	800341c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7ff fc90 	bl	800365e <LL_ADC_REG_IsConversionOngoing>
 8003d3e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff fc9c 	bl	8003684 <LL_ADC_INJ_IsConversionOngoing>
 8003d4c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f040 81a4 	bne.w	80040a2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f040 819f 	bne.w	80040a2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6818      	ldr	r0, [r3, #0]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	6819      	ldr	r1, [r3, #0]
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	461a      	mov	r2, r3
 8003d72:	f7ff fb7f 	bl	8003474 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	08db      	lsrs	r3, r3, #3
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d00a      	beq.n	8003dae <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	6919      	ldr	r1, [r3, #16]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003da8:	f7ff fad0 	bl	800334c <LL_ADC_SetOffset>
 8003dac:	e179      	b.n	80040a2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2100      	movs	r1, #0
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff faed 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10a      	bne.n	8003dda <HAL_ADC_ConfigChannel+0x14e>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2100      	movs	r1, #0
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff fae2 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	0e9b      	lsrs	r3, r3, #26
 8003dd4:	f003 021f 	and.w	r2, r3, #31
 8003dd8:	e01e      	b.n	8003e18 <HAL_ADC_ConfigChannel+0x18c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2100      	movs	r1, #0
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff fad7 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003df0:	fa93 f3a3 	rbit	r3, r3
 8003df4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003df8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003e08:	2320      	movs	r3, #32
 8003e0a:	e004      	b.n	8003e16 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003e0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e10:	fab3 f383 	clz	r3, r3
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d105      	bne.n	8003e30 <HAL_ADC_ConfigChannel+0x1a4>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	0e9b      	lsrs	r3, r3, #26
 8003e2a:	f003 031f 	and.w	r3, r3, #31
 8003e2e:	e018      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x1d6>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e3c:	fa93 f3a3 	rbit	r3, r3
 8003e40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003e44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003e48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003e4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003e54:	2320      	movs	r3, #32
 8003e56:	e004      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003e58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003e5c:	fab3 f383 	clz	r3, r3
 8003e60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d106      	bne.n	8003e74 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7ff faa6 	bl	80033c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2101      	movs	r1, #1
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7ff fa8a 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003e80:	4603      	mov	r3, r0
 8003e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10a      	bne.n	8003ea0 <HAL_ADC_ConfigChannel+0x214>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2101      	movs	r1, #1
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fa7f 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003e96:	4603      	mov	r3, r0
 8003e98:	0e9b      	lsrs	r3, r3, #26
 8003e9a:	f003 021f 	and.w	r2, r3, #31
 8003e9e:	e01e      	b.n	8003ede <HAL_ADC_ConfigChannel+0x252>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff fa74 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003eb6:	fa93 f3a3 	rbit	r3, r3
 8003eba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003ebe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ec2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003ec6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003ece:	2320      	movs	r3, #32
 8003ed0:	e004      	b.n	8003edc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003ed2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ed6:	fab3 f383 	clz	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d105      	bne.n	8003ef6 <HAL_ADC_ConfigChannel+0x26a>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	0e9b      	lsrs	r3, r3, #26
 8003ef0:	f003 031f 	and.w	r3, r3, #31
 8003ef4:	e018      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x29c>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f02:	fa93 f3a3 	rbit	r3, r3
 8003f06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003f0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003f0e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003f12:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003f1a:	2320      	movs	r3, #32
 8003f1c:	e004      	b.n	8003f28 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003f1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f22:	fab3 f383 	clz	r3, r3
 8003f26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d106      	bne.n	8003f3a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2200      	movs	r2, #0
 8003f32:	2101      	movs	r1, #1
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff fa43 	bl	80033c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2102      	movs	r1, #2
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff fa27 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003f46:	4603      	mov	r3, r0
 8003f48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10a      	bne.n	8003f66 <HAL_ADC_ConfigChannel+0x2da>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2102      	movs	r1, #2
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff fa1c 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	0e9b      	lsrs	r3, r3, #26
 8003f60:	f003 021f 	and.w	r2, r3, #31
 8003f64:	e01e      	b.n	8003fa4 <HAL_ADC_ConfigChannel+0x318>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2102      	movs	r1, #2
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f7ff fa11 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8003f72:	4603      	mov	r3, r0
 8003f74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f7c:	fa93 f3a3 	rbit	r3, r3
 8003f80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003f84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003f8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003f94:	2320      	movs	r3, #32
 8003f96:	e004      	b.n	8003fa2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003f98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f9c:	fab3 f383 	clz	r3, r3
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d105      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x330>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	0e9b      	lsrs	r3, r3, #26
 8003fb6:	f003 031f 	and.w	r3, r3, #31
 8003fba:	e014      	b.n	8003fe6 <HAL_ADC_ConfigChannel+0x35a>
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003fc4:	fa93 f3a3 	rbit	r3, r3
 8003fc8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003fca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003fd8:	2320      	movs	r3, #32
 8003fda:	e004      	b.n	8003fe6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003fdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fe0:	fab3 f383 	clz	r3, r3
 8003fe4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d106      	bne.n	8003ff8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2102      	movs	r1, #2
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7ff f9e4 	bl	80033c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	2103      	movs	r1, #3
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7ff f9c8 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8004004:	4603      	mov	r3, r0
 8004006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10a      	bne.n	8004024 <HAL_ADC_ConfigChannel+0x398>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2103      	movs	r1, #3
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff f9bd 	bl	8003394 <LL_ADC_GetOffsetChannel>
 800401a:	4603      	mov	r3, r0
 800401c:	0e9b      	lsrs	r3, r3, #26
 800401e:	f003 021f 	and.w	r2, r3, #31
 8004022:	e017      	b.n	8004054 <HAL_ADC_ConfigChannel+0x3c8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2103      	movs	r1, #3
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff f9b2 	bl	8003394 <LL_ADC_GetOffsetChannel>
 8004030:	4603      	mov	r3, r0
 8004032:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004034:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004036:	fa93 f3a3 	rbit	r3, r3
 800403a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800403c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800403e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004040:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004046:	2320      	movs	r3, #32
 8004048:	e003      	b.n	8004052 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800404a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800404c:	fab3 f383 	clz	r3, r3
 8004050:	b2db      	uxtb	r3, r3
 8004052:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800405c:	2b00      	cmp	r3, #0
 800405e:	d105      	bne.n	800406c <HAL_ADC_ConfigChannel+0x3e0>
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	0e9b      	lsrs	r3, r3, #26
 8004066:	f003 031f 	and.w	r3, r3, #31
 800406a:	e011      	b.n	8004090 <HAL_ADC_ConfigChannel+0x404>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004072:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004074:	fa93 f3a3 	rbit	r3, r3
 8004078:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800407a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800407c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800407e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004084:	2320      	movs	r3, #32
 8004086:	e003      	b.n	8004090 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004088:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800408a:	fab3 f383 	clz	r3, r3
 800408e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004090:	429a      	cmp	r2, r3
 8004092:	d106      	bne.n	80040a2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2200      	movs	r2, #0
 800409a:	2103      	movs	r1, #3
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff f98f 	bl	80033c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff fab2 	bl	8003610 <LL_ADC_IsEnabled>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f040 8140 	bne.w	8004334 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6818      	ldr	r0, [r3, #0]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	6819      	ldr	r1, [r3, #0]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	461a      	mov	r2, r3
 80040c2:	f7ff fa03 	bl	80034cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	4a8f      	ldr	r2, [pc, #572]	@ (8004308 <HAL_ADC_ConfigChannel+0x67c>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	f040 8131 	bne.w	8004334 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10b      	bne.n	80040fa <HAL_ADC_ConfigChannel+0x46e>
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	0e9b      	lsrs	r3, r3, #26
 80040e8:	3301      	adds	r3, #1
 80040ea:	f003 031f 	and.w	r3, r3, #31
 80040ee:	2b09      	cmp	r3, #9
 80040f0:	bf94      	ite	ls
 80040f2:	2301      	movls	r3, #1
 80040f4:	2300      	movhi	r3, #0
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	e019      	b.n	800412e <HAL_ADC_ConfigChannel+0x4a2>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004100:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004102:	fa93 f3a3 	rbit	r3, r3
 8004106:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800410a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800410c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004112:	2320      	movs	r3, #32
 8004114:	e003      	b.n	800411e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004118:	fab3 f383 	clz	r3, r3
 800411c:	b2db      	uxtb	r3, r3
 800411e:	3301      	adds	r3, #1
 8004120:	f003 031f 	and.w	r3, r3, #31
 8004124:	2b09      	cmp	r3, #9
 8004126:	bf94      	ite	ls
 8004128:	2301      	movls	r3, #1
 800412a:	2300      	movhi	r3, #0
 800412c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800412e:	2b00      	cmp	r3, #0
 8004130:	d079      	beq.n	8004226 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800413a:	2b00      	cmp	r3, #0
 800413c:	d107      	bne.n	800414e <HAL_ADC_ConfigChannel+0x4c2>
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	0e9b      	lsrs	r3, r3, #26
 8004144:	3301      	adds	r3, #1
 8004146:	069b      	lsls	r3, r3, #26
 8004148:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800414c:	e015      	b.n	800417a <HAL_ADC_ConfigChannel+0x4ee>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004154:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004156:	fa93 f3a3 	rbit	r3, r3
 800415a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800415c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800415e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004166:	2320      	movs	r3, #32
 8004168:	e003      	b.n	8004172 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800416a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800416c:	fab3 f383 	clz	r3, r3
 8004170:	b2db      	uxtb	r3, r3
 8004172:	3301      	adds	r3, #1
 8004174:	069b      	lsls	r3, r3, #26
 8004176:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004182:	2b00      	cmp	r3, #0
 8004184:	d109      	bne.n	800419a <HAL_ADC_ConfigChannel+0x50e>
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	0e9b      	lsrs	r3, r3, #26
 800418c:	3301      	adds	r3, #1
 800418e:	f003 031f 	and.w	r3, r3, #31
 8004192:	2101      	movs	r1, #1
 8004194:	fa01 f303 	lsl.w	r3, r1, r3
 8004198:	e017      	b.n	80041ca <HAL_ADC_ConfigChannel+0x53e>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041a2:	fa93 f3a3 	rbit	r3, r3
 80041a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80041a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041aa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80041ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d101      	bne.n	80041b6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80041b2:	2320      	movs	r3, #32
 80041b4:	e003      	b.n	80041be <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80041b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041b8:	fab3 f383 	clz	r3, r3
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	3301      	adds	r3, #1
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	2101      	movs	r1, #1
 80041c6:	fa01 f303 	lsl.w	r3, r1, r3
 80041ca:	ea42 0103 	orr.w	r1, r2, r3
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10a      	bne.n	80041f0 <HAL_ADC_ConfigChannel+0x564>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	0e9b      	lsrs	r3, r3, #26
 80041e0:	3301      	adds	r3, #1
 80041e2:	f003 021f 	and.w	r2, r3, #31
 80041e6:	4613      	mov	r3, r2
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	4413      	add	r3, r2
 80041ec:	051b      	lsls	r3, r3, #20
 80041ee:	e018      	b.n	8004222 <HAL_ADC_ConfigChannel+0x596>
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041f8:	fa93 f3a3 	rbit	r3, r3
 80041fc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80041fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004200:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004208:	2320      	movs	r3, #32
 800420a:	e003      	b.n	8004214 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800420c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420e:	fab3 f383 	clz	r3, r3
 8004212:	b2db      	uxtb	r3, r3
 8004214:	3301      	adds	r3, #1
 8004216:	f003 021f 	and.w	r2, r3, #31
 800421a:	4613      	mov	r3, r2
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	4413      	add	r3, r2
 8004220:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004222:	430b      	orrs	r3, r1
 8004224:	e081      	b.n	800432a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800422e:	2b00      	cmp	r3, #0
 8004230:	d107      	bne.n	8004242 <HAL_ADC_ConfigChannel+0x5b6>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	0e9b      	lsrs	r3, r3, #26
 8004238:	3301      	adds	r3, #1
 800423a:	069b      	lsls	r3, r3, #26
 800423c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004240:	e015      	b.n	800426e <HAL_ADC_ConfigChannel+0x5e2>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424a:	fa93 f3a3 	rbit	r3, r3
 800424e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800425a:	2320      	movs	r3, #32
 800425c:	e003      	b.n	8004266 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800425e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004260:	fab3 f383 	clz	r3, r3
 8004264:	b2db      	uxtb	r3, r3
 8004266:	3301      	adds	r3, #1
 8004268:	069b      	lsls	r3, r3, #26
 800426a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004276:	2b00      	cmp	r3, #0
 8004278:	d109      	bne.n	800428e <HAL_ADC_ConfigChannel+0x602>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	0e9b      	lsrs	r3, r3, #26
 8004280:	3301      	adds	r3, #1
 8004282:	f003 031f 	and.w	r3, r3, #31
 8004286:	2101      	movs	r1, #1
 8004288:	fa01 f303 	lsl.w	r3, r1, r3
 800428c:	e017      	b.n	80042be <HAL_ADC_ConfigChannel+0x632>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	fa93 f3a3 	rbit	r3, r3
 800429a:	61bb      	str	r3, [r7, #24]
  return result;
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80042a6:	2320      	movs	r3, #32
 80042a8:	e003      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	fab3 f383 	clz	r3, r3
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	3301      	adds	r3, #1
 80042b4:	f003 031f 	and.w	r3, r3, #31
 80042b8:	2101      	movs	r1, #1
 80042ba:	fa01 f303 	lsl.w	r3, r1, r3
 80042be:	ea42 0103 	orr.w	r1, r2, r3
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d10d      	bne.n	80042ea <HAL_ADC_ConfigChannel+0x65e>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	0e9b      	lsrs	r3, r3, #26
 80042d4:	3301      	adds	r3, #1
 80042d6:	f003 021f 	and.w	r2, r3, #31
 80042da:	4613      	mov	r3, r2
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	4413      	add	r3, r2
 80042e0:	3b1e      	subs	r3, #30
 80042e2:	051b      	lsls	r3, r3, #20
 80042e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80042e8:	e01e      	b.n	8004328 <HAL_ADC_ConfigChannel+0x69c>
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	fa93 f3a3 	rbit	r3, r3
 80042f6:	60fb      	str	r3, [r7, #12]
  return result;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d104      	bne.n	800430c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004302:	2320      	movs	r3, #32
 8004304:	e006      	b.n	8004314 <HAL_ADC_ConfigChannel+0x688>
 8004306:	bf00      	nop
 8004308:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	fab3 f383 	clz	r3, r3
 8004312:	b2db      	uxtb	r3, r3
 8004314:	3301      	adds	r3, #1
 8004316:	f003 021f 	and.w	r2, r3, #31
 800431a:	4613      	mov	r3, r2
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	4413      	add	r3, r2
 8004320:	3b1e      	subs	r3, #30
 8004322:	051b      	lsls	r3, r3, #20
 8004324:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004328:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800432e:	4619      	mov	r1, r3
 8004330:	f7ff f8a0 	bl	8003474 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	4b44      	ldr	r3, [pc, #272]	@ (800444c <HAL_ADC_ConfigChannel+0x7c0>)
 800433a:	4013      	ands	r3, r2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d07a      	beq.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004340:	4843      	ldr	r0, [pc, #268]	@ (8004450 <HAL_ADC_ConfigChannel+0x7c4>)
 8004342:	f7fe fff5 	bl	8003330 <LL_ADC_GetCommonPathInternalCh>
 8004346:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a41      	ldr	r2, [pc, #260]	@ (8004454 <HAL_ADC_ConfigChannel+0x7c8>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d12c      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004354:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004358:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800435c:	2b00      	cmp	r3, #0
 800435e:	d126      	bne.n	80043ae <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a3c      	ldr	r2, [pc, #240]	@ (8004458 <HAL_ADC_ConfigChannel+0x7cc>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_ADC_ConfigChannel+0x6e8>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a3b      	ldr	r2, [pc, #236]	@ (800445c <HAL_ADC_ConfigChannel+0x7d0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d15d      	bne.n	8004430 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004374:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004378:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800437c:	4619      	mov	r1, r3
 800437e:	4834      	ldr	r0, [pc, #208]	@ (8004450 <HAL_ADC_ConfigChannel+0x7c4>)
 8004380:	f7fe ffc3 	bl	800330a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004384:	4b36      	ldr	r3, [pc, #216]	@ (8004460 <HAL_ADC_ConfigChannel+0x7d4>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	099b      	lsrs	r3, r3, #6
 800438a:	4a36      	ldr	r2, [pc, #216]	@ (8004464 <HAL_ADC_ConfigChannel+0x7d8>)
 800438c:	fba2 2303 	umull	r2, r3, r2, r3
 8004390:	099b      	lsrs	r3, r3, #6
 8004392:	1c5a      	adds	r2, r3, #1
 8004394:	4613      	mov	r3, r2
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	4413      	add	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800439e:	e002      	b.n	80043a6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f9      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043ac:	e040      	b.n	8004430 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a2d      	ldr	r2, [pc, #180]	@ (8004468 <HAL_ADC_ConfigChannel+0x7dc>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d118      	bne.n	80043ea <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80043b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d112      	bne.n	80043ea <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a23      	ldr	r2, [pc, #140]	@ (8004458 <HAL_ADC_ConfigChannel+0x7cc>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d004      	beq.n	80043d8 <HAL_ADC_ConfigChannel+0x74c>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a22      	ldr	r2, [pc, #136]	@ (800445c <HAL_ADC_ConfigChannel+0x7d0>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d12d      	bne.n	8004434 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043e0:	4619      	mov	r1, r3
 80043e2:	481b      	ldr	r0, [pc, #108]	@ (8004450 <HAL_ADC_ConfigChannel+0x7c4>)
 80043e4:	f7fe ff91 	bl	800330a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043e8:	e024      	b.n	8004434 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a1f      	ldr	r2, [pc, #124]	@ (800446c <HAL_ADC_ConfigChannel+0x7e0>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d120      	bne.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d11a      	bne.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_ADC_ConfigChannel+0x7cc>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d115      	bne.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800440a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800440e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004412:	4619      	mov	r1, r3
 8004414:	480e      	ldr	r0, [pc, #56]	@ (8004450 <HAL_ADC_ConfigChannel+0x7c4>)
 8004416:	f7fe ff78 	bl	800330a <LL_ADC_SetCommonPathInternalCh>
 800441a:	e00c      	b.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004420:	f043 0220 	orr.w	r2, r3, #32
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800442e:	e002      	b.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004430:	bf00      	nop
 8004432:	e000      	b.n	8004436 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004434:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800443e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004442:	4618      	mov	r0, r3
 8004444:	37d8      	adds	r7, #216	@ 0xd8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	80080000 	.word	0x80080000
 8004450:	50040300 	.word	0x50040300
 8004454:	c7520000 	.word	0xc7520000
 8004458:	50040000 	.word	0x50040000
 800445c:	50040200 	.word	0x50040200
 8004460:	20000000 	.word	0x20000000
 8004464:	053e2d63 	.word	0x053e2d63
 8004468:	cb840000 	.word	0xcb840000
 800446c:	80000001 	.word	0x80000001

08004470 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004478:	2300      	movs	r3, #0
 800447a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff f8c5 	bl	8003610 <LL_ADC_IsEnabled>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d169      	bne.n	8004560 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	4b36      	ldr	r3, [pc, #216]	@ (800456c <ADC_Enable+0xfc>)
 8004494:	4013      	ands	r3, r2
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00d      	beq.n	80044b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800449e:	f043 0210 	orr.w	r2, r3, #16
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044aa:	f043 0201 	orr.w	r2, r3, #1
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e055      	b.n	8004562 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7ff f894 	bl	80035e8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044c0:	482b      	ldr	r0, [pc, #172]	@ (8004570 <ADC_Enable+0x100>)
 80044c2:	f7fe ff35 	bl	8003330 <LL_ADC_GetCommonPathInternalCh>
 80044c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80044c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d013      	beq.n	80044f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044d0:	4b28      	ldr	r3, [pc, #160]	@ (8004574 <ADC_Enable+0x104>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	099b      	lsrs	r3, r3, #6
 80044d6:	4a28      	ldr	r2, [pc, #160]	@ (8004578 <ADC_Enable+0x108>)
 80044d8:	fba2 2303 	umull	r2, r3, r2, r3
 80044dc:	099b      	lsrs	r3, r3, #6
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	4613      	mov	r3, r2
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044ea:	e002      	b.n	80044f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1f9      	bne.n	80044ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80044f8:	f7fe fec4 	bl	8003284 <HAL_GetTick>
 80044fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044fe:	e028      	b.n	8004552 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff f883 	bl	8003610 <LL_ADC_IsEnabled>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d104      	bne.n	800451a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4618      	mov	r0, r3
 8004516:	f7ff f867 	bl	80035e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800451a:	f7fe feb3 	bl	8003284 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d914      	bls.n	8004552 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	2b01      	cmp	r3, #1
 8004534:	d00d      	beq.n	8004552 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800453a:	f043 0210 	orr.w	r2, r3, #16
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004546:	f043 0201 	orr.w	r2, r3, #1
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e007      	b.n	8004562 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b01      	cmp	r3, #1
 800455e:	d1cf      	bne.n	8004500 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	8000003f 	.word	0x8000003f
 8004570:	50040300 	.word	0x50040300
 8004574:	20000000 	.word	0x20000000
 8004578:	053e2d63 	.word	0x053e2d63

0800457c <LL_ADC_IsEnabled>:
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b01      	cmp	r3, #1
 800458e:	d101      	bne.n	8004594 <LL_ADC_IsEnabled+0x18>
 8004590:	2301      	movs	r3, #1
 8004592:	e000      	b.n	8004596 <LL_ADC_IsEnabled+0x1a>
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <LL_ADC_REG_IsConversionOngoing>:
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	d101      	bne.n	80045ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e000      	b.n	80045bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b09f      	sub	sp, #124	@ 0x7c
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d101      	bne.n	80045e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80045e2:	2302      	movs	r3, #2
 80045e4:	e093      	b.n	800470e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80045ee:	2300      	movs	r3, #0
 80045f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80045f2:	2300      	movs	r3, #0
 80045f4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a47      	ldr	r2, [pc, #284]	@ (8004718 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d102      	bne.n	8004606 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004600:	4b46      	ldr	r3, [pc, #280]	@ (800471c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	e001      	b.n	800460a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004606:	2300      	movs	r3, #0
 8004608:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10b      	bne.n	8004628 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004614:	f043 0220 	orr.w	r2, r3, #32
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e072      	b.n	800470e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	4618      	mov	r0, r3
 800462c:	f7ff ffb9 	bl	80045a2 <LL_ADC_REG_IsConversionOngoing>
 8004630:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f7ff ffb3 	bl	80045a2 <LL_ADC_REG_IsConversionOngoing>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d154      	bne.n	80046ec <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004642:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004644:	2b00      	cmp	r3, #0
 8004646:	d151      	bne.n	80046ec <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004648:	4b35      	ldr	r3, [pc, #212]	@ (8004720 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800464a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d02c      	beq.n	80046ae <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004654:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	6859      	ldr	r1, [r3, #4]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004666:	035b      	lsls	r3, r3, #13
 8004668:	430b      	orrs	r3, r1
 800466a:	431a      	orrs	r2, r3
 800466c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800466e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004670:	4829      	ldr	r0, [pc, #164]	@ (8004718 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004672:	f7ff ff83 	bl	800457c <LL_ADC_IsEnabled>
 8004676:	4604      	mov	r4, r0
 8004678:	4828      	ldr	r0, [pc, #160]	@ (800471c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800467a:	f7ff ff7f 	bl	800457c <LL_ADC_IsEnabled>
 800467e:	4603      	mov	r3, r0
 8004680:	431c      	orrs	r4, r3
 8004682:	4828      	ldr	r0, [pc, #160]	@ (8004724 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004684:	f7ff ff7a 	bl	800457c <LL_ADC_IsEnabled>
 8004688:	4603      	mov	r3, r0
 800468a:	4323      	orrs	r3, r4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d137      	bne.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004690:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004698:	f023 030f 	bic.w	r3, r3, #15
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	6811      	ldr	r1, [r2, #0]
 80046a0:	683a      	ldr	r2, [r7, #0]
 80046a2:	6892      	ldr	r2, [r2, #8]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	431a      	orrs	r2, r3
 80046a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046aa:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80046ac:	e028      	b.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80046ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046b8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046ba:	4817      	ldr	r0, [pc, #92]	@ (8004718 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80046bc:	f7ff ff5e 	bl	800457c <LL_ADC_IsEnabled>
 80046c0:	4604      	mov	r4, r0
 80046c2:	4816      	ldr	r0, [pc, #88]	@ (800471c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80046c4:	f7ff ff5a 	bl	800457c <LL_ADC_IsEnabled>
 80046c8:	4603      	mov	r3, r0
 80046ca:	431c      	orrs	r4, r3
 80046cc:	4815      	ldr	r0, [pc, #84]	@ (8004724 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80046ce:	f7ff ff55 	bl	800457c <LL_ADC_IsEnabled>
 80046d2:	4603      	mov	r3, r0
 80046d4:	4323      	orrs	r3, r4
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d112      	bne.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80046da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80046e2:	f023 030f 	bic.w	r3, r3, #15
 80046e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80046e8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80046ea:	e009      	b.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046f0:	f043 0220 	orr.w	r2, r3, #32
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80046fe:	e000      	b.n	8004702 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004700:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800470a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800470e:	4618      	mov	r0, r3
 8004710:	377c      	adds	r7, #124	@ 0x7c
 8004712:	46bd      	mov	sp, r7
 8004714:	bd90      	pop	{r4, r7, pc}
 8004716:	bf00      	nop
 8004718:	50040000 	.word	0x50040000
 800471c:	50040100 	.word	0x50040100
 8004720:	50040300 	.word	0x50040300
 8004724:	50040200 	.word	0x50040200

08004728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f003 0307 	and.w	r3, r3, #7
 8004736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004738:	4b0c      	ldr	r3, [pc, #48]	@ (800476c <__NVIC_SetPriorityGrouping+0x44>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004744:	4013      	ands	r3, r2
 8004746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004750:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800475a:	4a04      	ldr	r2, [pc, #16]	@ (800476c <__NVIC_SetPriorityGrouping+0x44>)
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	60d3      	str	r3, [r2, #12]
}
 8004760:	bf00      	nop
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	e000ed00 	.word	0xe000ed00

08004770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004770:	b480      	push	{r7}
 8004772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004774:	4b04      	ldr	r3, [pc, #16]	@ (8004788 <__NVIC_GetPriorityGrouping+0x18>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	0a1b      	lsrs	r3, r3, #8
 800477a:	f003 0307 	and.w	r3, r3, #7
}
 800477e:	4618      	mov	r0, r3
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	e000ed00 	.word	0xe000ed00

0800478c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	4603      	mov	r3, r0
 8004794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800479a:	2b00      	cmp	r3, #0
 800479c:	db0b      	blt.n	80047b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800479e:	79fb      	ldrb	r3, [r7, #7]
 80047a0:	f003 021f 	and.w	r2, r3, #31
 80047a4:	4907      	ldr	r1, [pc, #28]	@ (80047c4 <__NVIC_EnableIRQ+0x38>)
 80047a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047aa:	095b      	lsrs	r3, r3, #5
 80047ac:	2001      	movs	r0, #1
 80047ae:	fa00 f202 	lsl.w	r2, r0, r2
 80047b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	e000e100 	.word	0xe000e100

080047c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4603      	mov	r3, r0
 80047d0:	6039      	str	r1, [r7, #0]
 80047d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	db0a      	blt.n	80047f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	490c      	ldr	r1, [pc, #48]	@ (8004814 <__NVIC_SetPriority+0x4c>)
 80047e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e6:	0112      	lsls	r2, r2, #4
 80047e8:	b2d2      	uxtb	r2, r2
 80047ea:	440b      	add	r3, r1
 80047ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047f0:	e00a      	b.n	8004808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	4908      	ldr	r1, [pc, #32]	@ (8004818 <__NVIC_SetPriority+0x50>)
 80047f8:	79fb      	ldrb	r3, [r7, #7]
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	3b04      	subs	r3, #4
 8004800:	0112      	lsls	r2, r2, #4
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	440b      	add	r3, r1
 8004806:	761a      	strb	r2, [r3, #24]
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	e000e100 	.word	0xe000e100
 8004818:	e000ed00 	.word	0xe000ed00

0800481c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800481c:	b480      	push	{r7}
 800481e:	b089      	sub	sp, #36	@ 0x24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f1c3 0307 	rsb	r3, r3, #7
 8004836:	2b04      	cmp	r3, #4
 8004838:	bf28      	it	cs
 800483a:	2304      	movcs	r3, #4
 800483c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	3304      	adds	r3, #4
 8004842:	2b06      	cmp	r3, #6
 8004844:	d902      	bls.n	800484c <NVIC_EncodePriority+0x30>
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	3b03      	subs	r3, #3
 800484a:	e000      	b.n	800484e <NVIC_EncodePriority+0x32>
 800484c:	2300      	movs	r3, #0
 800484e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004850:	f04f 32ff 	mov.w	r2, #4294967295
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43da      	mvns	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	401a      	ands	r2, r3
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004864:	f04f 31ff 	mov.w	r1, #4294967295
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	fa01 f303 	lsl.w	r3, r1, r3
 800486e:	43d9      	mvns	r1, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004874:	4313      	orrs	r3, r2
         );
}
 8004876:	4618      	mov	r0, r3
 8004878:	3724      	adds	r7, #36	@ 0x24
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
	...

08004884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	3b01      	subs	r3, #1
 8004890:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004894:	d301      	bcc.n	800489a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004896:	2301      	movs	r3, #1
 8004898:	e00f      	b.n	80048ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800489a:	4a0a      	ldr	r2, [pc, #40]	@ (80048c4 <SysTick_Config+0x40>)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	3b01      	subs	r3, #1
 80048a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048a2:	210f      	movs	r1, #15
 80048a4:	f04f 30ff 	mov.w	r0, #4294967295
 80048a8:	f7ff ff8e 	bl	80047c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048ac:	4b05      	ldr	r3, [pc, #20]	@ (80048c4 <SysTick_Config+0x40>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048b2:	4b04      	ldr	r3, [pc, #16]	@ (80048c4 <SysTick_Config+0x40>)
 80048b4:	2207      	movs	r2, #7
 80048b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	e000e010 	.word	0xe000e010

080048c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f7ff ff29 	bl	8004728 <__NVIC_SetPriorityGrouping>
}
 80048d6:	bf00      	nop
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b086      	sub	sp, #24
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	4603      	mov	r3, r0
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
 80048ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048ec:	2300      	movs	r3, #0
 80048ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80048f0:	f7ff ff3e 	bl	8004770 <__NVIC_GetPriorityGrouping>
 80048f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	68b9      	ldr	r1, [r7, #8]
 80048fa:	6978      	ldr	r0, [r7, #20]
 80048fc:	f7ff ff8e 	bl	800481c <NVIC_EncodePriority>
 8004900:	4602      	mov	r2, r0
 8004902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004906:	4611      	mov	r1, r2
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff ff5d 	bl	80047c8 <__NVIC_SetPriority>
}
 800490e:	bf00      	nop
 8004910:	3718      	adds	r7, #24
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b082      	sub	sp, #8
 800491a:	af00      	add	r7, sp, #0
 800491c:	4603      	mov	r3, r0
 800491e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff ff31 	bl	800478c <__NVIC_EnableIRQ>
}
 800492a:	bf00      	nop
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b082      	sub	sp, #8
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff ffa2 	bl	8004884 <SysTick_Config>
 8004940:	4603      	mov	r3, r0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004956:	2300      	movs	r3, #0
 8004958:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800495a:	e17f      	b.n	8004c5c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	2101      	movs	r1, #1
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	fa01 f303 	lsl.w	r3, r1, r3
 8004968:	4013      	ands	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 8171 	beq.w	8004c56 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f003 0303 	and.w	r3, r3, #3
 800497c:	2b01      	cmp	r3, #1
 800497e:	d005      	beq.n	800498c <HAL_GPIO_Init+0x40>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f003 0303 	and.w	r3, r3, #3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d130      	bne.n	80049ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	2203      	movs	r2, #3
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	43db      	mvns	r3, r3
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	4013      	ands	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	68da      	ldr	r2, [r3, #12]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	fa02 f303 	lsl.w	r3, r2, r3
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80049c2:	2201      	movs	r2, #1
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43db      	mvns	r3, r3
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4013      	ands	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	091b      	lsrs	r3, r3, #4
 80049d8:	f003 0201 	and.w	r2, r3, #1
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	fa02 f303 	lsl.w	r3, r2, r3
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	d118      	bne.n	8004a2c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004a00:	2201      	movs	r2, #1
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	08db      	lsrs	r3, r3, #3
 8004a16:	f003 0201 	and.w	r2, r3, #1
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f003 0303 	and.w	r3, r3, #3
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d017      	beq.n	8004a68 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	2203      	movs	r2, #3
 8004a44:	fa02 f303 	lsl.w	r3, r2, r3
 8004a48:	43db      	mvns	r3, r3
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f003 0303 	and.w	r3, r3, #3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d123      	bne.n	8004abc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	08da      	lsrs	r2, r3, #3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3208      	adds	r2, #8
 8004a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f003 0307 	and.w	r3, r3, #7
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	220f      	movs	r2, #15
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	43db      	mvns	r3, r3
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4013      	ands	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	691a      	ldr	r2, [r3, #16]
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f003 0307 	and.w	r3, r3, #7
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	08da      	lsrs	r2, r3, #3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3208      	adds	r2, #8
 8004ab6:	6939      	ldr	r1, [r7, #16]
 8004ab8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	2203      	movs	r2, #3
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	43db      	mvns	r3, r3
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f003 0203 	and.w	r2, r3, #3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 80ac 	beq.w	8004c56 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004afe:	4b5f      	ldr	r3, [pc, #380]	@ (8004c7c <HAL_GPIO_Init+0x330>)
 8004b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b02:	4a5e      	ldr	r2, [pc, #376]	@ (8004c7c <HAL_GPIO_Init+0x330>)
 8004b04:	f043 0301 	orr.w	r3, r3, #1
 8004b08:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b0a:	4b5c      	ldr	r3, [pc, #368]	@ (8004c7c <HAL_GPIO_Init+0x330>)
 8004b0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	60bb      	str	r3, [r7, #8]
 8004b14:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004b16:	4a5a      	ldr	r2, [pc, #360]	@ (8004c80 <HAL_GPIO_Init+0x334>)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	089b      	lsrs	r3, r3, #2
 8004b1c:	3302      	adds	r3, #2
 8004b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b22:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f003 0303 	and.w	r3, r3, #3
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	220f      	movs	r2, #15
 8004b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b32:	43db      	mvns	r3, r3
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	4013      	ands	r3, r2
 8004b38:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004b40:	d025      	beq.n	8004b8e <HAL_GPIO_Init+0x242>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a4f      	ldr	r2, [pc, #316]	@ (8004c84 <HAL_GPIO_Init+0x338>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d01f      	beq.n	8004b8a <HAL_GPIO_Init+0x23e>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a4e      	ldr	r2, [pc, #312]	@ (8004c88 <HAL_GPIO_Init+0x33c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d019      	beq.n	8004b86 <HAL_GPIO_Init+0x23a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a4d      	ldr	r2, [pc, #308]	@ (8004c8c <HAL_GPIO_Init+0x340>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d013      	beq.n	8004b82 <HAL_GPIO_Init+0x236>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a4c      	ldr	r2, [pc, #304]	@ (8004c90 <HAL_GPIO_Init+0x344>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00d      	beq.n	8004b7e <HAL_GPIO_Init+0x232>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a4b      	ldr	r2, [pc, #300]	@ (8004c94 <HAL_GPIO_Init+0x348>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d007      	beq.n	8004b7a <HAL_GPIO_Init+0x22e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a4a      	ldr	r2, [pc, #296]	@ (8004c98 <HAL_GPIO_Init+0x34c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d101      	bne.n	8004b76 <HAL_GPIO_Init+0x22a>
 8004b72:	2306      	movs	r3, #6
 8004b74:	e00c      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b76:	2307      	movs	r3, #7
 8004b78:	e00a      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b7a:	2305      	movs	r3, #5
 8004b7c:	e008      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b7e:	2304      	movs	r3, #4
 8004b80:	e006      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b82:	2303      	movs	r3, #3
 8004b84:	e004      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b86:	2302      	movs	r3, #2
 8004b88:	e002      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e000      	b.n	8004b90 <HAL_GPIO_Init+0x244>
 8004b8e:	2300      	movs	r3, #0
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	f002 0203 	and.w	r2, r2, #3
 8004b96:	0092      	lsls	r2, r2, #2
 8004b98:	4093      	lsls	r3, r2
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004ba0:	4937      	ldr	r1, [pc, #220]	@ (8004c80 <HAL_GPIO_Init+0x334>)
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	089b      	lsrs	r3, r3, #2
 8004ba6:	3302      	adds	r3, #2
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bae:	4b3b      	ldr	r3, [pc, #236]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004bd2:	4a32      	ldr	r2, [pc, #200]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004bd8:	4b30      	ldr	r3, [pc, #192]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	43db      	mvns	r3, r3
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4013      	ands	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d003      	beq.n	8004bfc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004bfc:	4a27      	ldr	r2, [pc, #156]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004c02:	4b26      	ldr	r3, [pc, #152]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	43db      	mvns	r3, r3
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c26:	4a1d      	ldr	r2, [pc, #116]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	43db      	mvns	r3, r3
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4013      	ands	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d003      	beq.n	8004c50 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004c50:	4a12      	ldr	r2, [pc, #72]	@ (8004c9c <HAL_GPIO_Init+0x350>)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	fa22 f303 	lsr.w	r3, r2, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f47f ae78 	bne.w	800495c <HAL_GPIO_Init+0x10>
  }
}
 8004c6c:	bf00      	nop
 8004c6e:	bf00      	nop
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	40010000 	.word	0x40010000
 8004c84:	48000400 	.word	0x48000400
 8004c88:	48000800 	.word	0x48000800
 8004c8c:	48000c00 	.word	0x48000c00
 8004c90:	48001000 	.word	0x48001000
 8004c94:	48001400 	.word	0x48001400
 8004c98:	48001800 	.word	0x48001800
 8004c9c:	40010400 	.word	0x40010400

08004ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	460b      	mov	r3, r1
 8004caa:	807b      	strh	r3, [r7, #2]
 8004cac:	4613      	mov	r3, r2
 8004cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cb0:	787b      	ldrb	r3, [r7, #1]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004cb6:	887a      	ldrh	r2, [r7, #2]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004cbc:	e002      	b.n	8004cc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004cbe:	887a      	ldrh	r2, [r7, #2]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e08d      	b.n	8004dfe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d106      	bne.n	8004cfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fd fff2 	bl	8002ce0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2224      	movs	r2, #36	@ 0x24
 8004d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0201 	bic.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004d20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689a      	ldr	r2, [r3, #8]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d107      	bne.n	8004d4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689a      	ldr	r2, [r3, #8]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d46:	609a      	str	r2, [r3, #8]
 8004d48:	e006      	b.n	8004d58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004d56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d108      	bne.n	8004d72 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685a      	ldr	r2, [r3, #4]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d6e:	605a      	str	r2, [r3, #4]
 8004d70:	e007      	b.n	8004d82 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6812      	ldr	r2, [r2, #0]
 8004d8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004da4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	69d9      	ldr	r1, [r3, #28]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a1a      	ldr	r2, [r3, #32]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f042 0201 	orr.w	r2, r2, #1
 8004dde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
 8004e0e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	2b20      	cmp	r3, #32
 8004e1a:	d138      	bne.n	8004e8e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e032      	b.n	8004e90 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2224      	movs	r2, #36	@ 0x24
 8004e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0201 	bic.w	r2, r2, #1
 8004e48:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e58:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6819      	ldr	r1, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0201 	orr.w	r2, r2, #1
 8004e78:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	e000      	b.n	8004e90 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e8e:	2302      	movs	r3, #2
  }
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b20      	cmp	r3, #32
 8004eb0:	d139      	bne.n	8004f26 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e033      	b.n	8004f28 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2224      	movs	r2, #36	@ 0x24
 8004ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f022 0201 	bic.w	r2, r2, #1
 8004ede:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004eee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	021b      	lsls	r3, r3, #8
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f042 0201 	orr.w	r2, r2, #1
 8004f10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2220      	movs	r2, #32
 8004f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	e000      	b.n	8004f28 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f26:	2302      	movs	r3, #2
  }
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004f38:	4b04      	ldr	r3, [pc, #16]	@ (8004f4c <HAL_PWREx_GetVoltageRange+0x18>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	40007000 	.word	0x40007000

08004f50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f5e:	d130      	bne.n	8004fc2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f60:	4b23      	ldr	r3, [pc, #140]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f6c:	d038      	beq.n	8004fe0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f6e:	4b20      	ldr	r3, [pc, #128]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f76:	4a1e      	ldr	r2, [pc, #120]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f78:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f7c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2232      	movs	r2, #50	@ 0x32
 8004f84:	fb02 f303 	mul.w	r3, r2, r3
 8004f88:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8e:	0c9b      	lsrs	r3, r3, #18
 8004f90:	3301      	adds	r3, #1
 8004f92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f94:	e002      	b.n	8004f9c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f9c:	4b14      	ldr	r3, [pc, #80]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fa8:	d102      	bne.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f2      	bne.n	8004f96 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fbc:	d110      	bne.n	8004fe0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e00f      	b.n	8004fe2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fce:	d007      	beq.n	8004fe0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fd0:	4b07      	ldr	r3, [pc, #28]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fd8:	4a05      	ldr	r2, [pc, #20]	@ (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fde:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40007000 	.word	0x40007000
 8004ff4:	20000000 	.word	0x20000000
 8004ff8:	431bde83 	.word	0x431bde83

08004ffc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b088      	sub	sp, #32
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e3ca      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800500e:	4b97      	ldr	r3, [pc, #604]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f003 030c 	and.w	r3, r3, #12
 8005016:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005018:	4b94      	ldr	r3, [pc, #592]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f003 0303 	and.w	r3, r3, #3
 8005020:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0310 	and.w	r3, r3, #16
 800502a:	2b00      	cmp	r3, #0
 800502c:	f000 80e4 	beq.w	80051f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d007      	beq.n	8005046 <HAL_RCC_OscConfig+0x4a>
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b0c      	cmp	r3, #12
 800503a:	f040 808b 	bne.w	8005154 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	2b01      	cmp	r3, #1
 8005042:	f040 8087 	bne.w	8005154 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005046:	4b89      	ldr	r3, [pc, #548]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d005      	beq.n	800505e <HAL_RCC_OscConfig+0x62>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e3a2      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1a      	ldr	r2, [r3, #32]
 8005062:	4b82      	ldr	r3, [pc, #520]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0308 	and.w	r3, r3, #8
 800506a:	2b00      	cmp	r3, #0
 800506c:	d004      	beq.n	8005078 <HAL_RCC_OscConfig+0x7c>
 800506e:	4b7f      	ldr	r3, [pc, #508]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005076:	e005      	b.n	8005084 <HAL_RCC_OscConfig+0x88>
 8005078:	4b7c      	ldr	r3, [pc, #496]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800507a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800507e:	091b      	lsrs	r3, r3, #4
 8005080:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005084:	4293      	cmp	r3, r2
 8005086:	d223      	bcs.n	80050d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	4618      	mov	r0, r3
 800508e:	f000 fd55 	bl	8005b3c <RCC_SetFlashLatencyFromMSIRange>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d001      	beq.n	800509c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e383      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800509c:	4b73      	ldr	r3, [pc, #460]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a72      	ldr	r2, [pc, #456]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050a2:	f043 0308 	orr.w	r3, r3, #8
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	4b70      	ldr	r3, [pc, #448]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	496d      	ldr	r1, [pc, #436]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050ba:	4b6c      	ldr	r3, [pc, #432]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	021b      	lsls	r3, r3, #8
 80050c8:	4968      	ldr	r1, [pc, #416]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	604b      	str	r3, [r1, #4]
 80050ce:	e025      	b.n	800511c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050d0:	4b66      	ldr	r3, [pc, #408]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a65      	ldr	r2, [pc, #404]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050d6:	f043 0308 	orr.w	r3, r3, #8
 80050da:	6013      	str	r3, [r2, #0]
 80050dc:	4b63      	ldr	r3, [pc, #396]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	4960      	ldr	r1, [pc, #384]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050ee:	4b5f      	ldr	r3, [pc, #380]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	021b      	lsls	r3, r3, #8
 80050fc:	495b      	ldr	r1, [pc, #364]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d109      	bne.n	800511c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fd15 	bl	8005b3c <RCC_SetFlashLatencyFromMSIRange>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e343      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800511c:	f000 fc4a 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8005120:	4602      	mov	r2, r0
 8005122:	4b52      	ldr	r3, [pc, #328]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	091b      	lsrs	r3, r3, #4
 8005128:	f003 030f 	and.w	r3, r3, #15
 800512c:	4950      	ldr	r1, [pc, #320]	@ (8005270 <HAL_RCC_OscConfig+0x274>)
 800512e:	5ccb      	ldrb	r3, [r1, r3]
 8005130:	f003 031f 	and.w	r3, r3, #31
 8005134:	fa22 f303 	lsr.w	r3, r2, r3
 8005138:	4a4e      	ldr	r2, [pc, #312]	@ (8005274 <HAL_RCC_OscConfig+0x278>)
 800513a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800513c:	4b4e      	ldr	r3, [pc, #312]	@ (8005278 <HAL_RCC_OscConfig+0x27c>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4618      	mov	r0, r3
 8005142:	f7fe f84f 	bl	80031e4 <HAL_InitTick>
 8005146:	4603      	mov	r3, r0
 8005148:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800514a:	7bfb      	ldrb	r3, [r7, #15]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d052      	beq.n	80051f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005150:	7bfb      	ldrb	r3, [r7, #15]
 8005152:	e327      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d032      	beq.n	80051c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800515c:	4b43      	ldr	r3, [pc, #268]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a42      	ldr	r2, [pc, #264]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005162:	f043 0301 	orr.w	r3, r3, #1
 8005166:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005168:	f7fe f88c 	bl	8003284 <HAL_GetTick>
 800516c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800516e:	e008      	b.n	8005182 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005170:	f7fe f888 	bl	8003284 <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b02      	cmp	r3, #2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e310      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005182:	4b3a      	ldr	r3, [pc, #232]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0f0      	beq.n	8005170 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800518e:	4b37      	ldr	r3, [pc, #220]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a36      	ldr	r2, [pc, #216]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005194:	f043 0308 	orr.w	r3, r3, #8
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	4b34      	ldr	r3, [pc, #208]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	4931      	ldr	r1, [pc, #196]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051ac:	4b2f      	ldr	r3, [pc, #188]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	492c      	ldr	r1, [pc, #176]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	604b      	str	r3, [r1, #4]
 80051c0:	e01a      	b.n	80051f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80051c2:	4b2a      	ldr	r3, [pc, #168]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a29      	ldr	r2, [pc, #164]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80051c8:	f023 0301 	bic.w	r3, r3, #1
 80051cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80051ce:	f7fe f859 	bl	8003284 <HAL_GetTick>
 80051d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051d4:	e008      	b.n	80051e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051d6:	f7fe f855 	bl	8003284 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d901      	bls.n	80051e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e2dd      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051e8:	4b20      	ldr	r3, [pc, #128]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1f0      	bne.n	80051d6 <HAL_RCC_OscConfig+0x1da>
 80051f4:	e000      	b.n	80051f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b00      	cmp	r3, #0
 8005202:	d074      	beq.n	80052ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	2b08      	cmp	r3, #8
 8005208:	d005      	beq.n	8005216 <HAL_RCC_OscConfig+0x21a>
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	2b0c      	cmp	r3, #12
 800520e:	d10e      	bne.n	800522e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b03      	cmp	r3, #3
 8005214:	d10b      	bne.n	800522e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005216:	4b15      	ldr	r3, [pc, #84]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d064      	beq.n	80052ec <HAL_RCC_OscConfig+0x2f0>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d160      	bne.n	80052ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e2ba      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005236:	d106      	bne.n	8005246 <HAL_RCC_OscConfig+0x24a>
 8005238:	4b0c      	ldr	r3, [pc, #48]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a0b      	ldr	r2, [pc, #44]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800523e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005242:	6013      	str	r3, [r2, #0]
 8005244:	e026      	b.n	8005294 <HAL_RCC_OscConfig+0x298>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800524e:	d115      	bne.n	800527c <HAL_RCC_OscConfig+0x280>
 8005250:	4b06      	ldr	r3, [pc, #24]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a05      	ldr	r2, [pc, #20]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005256:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800525a:	6013      	str	r3, [r2, #0]
 800525c:	4b03      	ldr	r3, [pc, #12]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a02      	ldr	r2, [pc, #8]	@ (800526c <HAL_RCC_OscConfig+0x270>)
 8005262:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e014      	b.n	8005294 <HAL_RCC_OscConfig+0x298>
 800526a:	bf00      	nop
 800526c:	40021000 	.word	0x40021000
 8005270:	0800a284 	.word	0x0800a284
 8005274:	20000000 	.word	0x20000000
 8005278:	20000004 	.word	0x20000004
 800527c:	4ba0      	ldr	r3, [pc, #640]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a9f      	ldr	r2, [pc, #636]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005286:	6013      	str	r3, [r2, #0]
 8005288:	4b9d      	ldr	r3, [pc, #628]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a9c      	ldr	r2, [pc, #624]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800528e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d013      	beq.n	80052c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800529c:	f7fd fff2 	bl	8003284 <HAL_GetTick>
 80052a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052a2:	e008      	b.n	80052b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052a4:	f7fd ffee 	bl	8003284 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b64      	cmp	r3, #100	@ 0x64
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e276      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052b6:	4b92      	ldr	r3, [pc, #584]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d0f0      	beq.n	80052a4 <HAL_RCC_OscConfig+0x2a8>
 80052c2:	e014      	b.n	80052ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c4:	f7fd ffde 	bl	8003284 <HAL_GetTick>
 80052c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052ca:	e008      	b.n	80052de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052cc:	f7fd ffda 	bl	8003284 <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	2b64      	cmp	r3, #100	@ 0x64
 80052d8:	d901      	bls.n	80052de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e262      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052de:	4b88      	ldr	r3, [pc, #544]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1f0      	bne.n	80052cc <HAL_RCC_OscConfig+0x2d0>
 80052ea:	e000      	b.n	80052ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d060      	beq.n	80053bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	2b04      	cmp	r3, #4
 80052fe:	d005      	beq.n	800530c <HAL_RCC_OscConfig+0x310>
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	2b0c      	cmp	r3, #12
 8005304:	d119      	bne.n	800533a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	2b02      	cmp	r3, #2
 800530a:	d116      	bne.n	800533a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800530c:	4b7c      	ldr	r3, [pc, #496]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005314:	2b00      	cmp	r3, #0
 8005316:	d005      	beq.n	8005324 <HAL_RCC_OscConfig+0x328>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e23f      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005324:	4b76      	ldr	r3, [pc, #472]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	061b      	lsls	r3, r3, #24
 8005332:	4973      	ldr	r1, [pc, #460]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005334:	4313      	orrs	r3, r2
 8005336:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005338:	e040      	b.n	80053bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d023      	beq.n	800538a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005342:	4b6f      	ldr	r3, [pc, #444]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a6e      	ldr	r2, [pc, #440]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005348:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800534c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534e:	f7fd ff99 	bl	8003284 <HAL_GetTick>
 8005352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005354:	e008      	b.n	8005368 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005356:	f7fd ff95 	bl	8003284 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	2b02      	cmp	r3, #2
 8005362:	d901      	bls.n	8005368 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e21d      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005368:	4b65      	ldr	r3, [pc, #404]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005370:	2b00      	cmp	r3, #0
 8005372:	d0f0      	beq.n	8005356 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005374:	4b62      	ldr	r3, [pc, #392]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	061b      	lsls	r3, r3, #24
 8005382:	495f      	ldr	r1, [pc, #380]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005384:	4313      	orrs	r3, r2
 8005386:	604b      	str	r3, [r1, #4]
 8005388:	e018      	b.n	80053bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800538a:	4b5d      	ldr	r3, [pc, #372]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a5c      	ldr	r2, [pc, #368]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005396:	f7fd ff75 	bl	8003284 <HAL_GetTick>
 800539a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800539c:	e008      	b.n	80053b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800539e:	f7fd ff71 	bl	8003284 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d901      	bls.n	80053b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e1f9      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80053b0:	4b53      	ldr	r3, [pc, #332]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1f0      	bne.n	800539e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0308 	and.w	r3, r3, #8
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d03c      	beq.n	8005442 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d01c      	beq.n	800540a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053d0:	4b4b      	ldr	r3, [pc, #300]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80053d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053d6:	4a4a      	ldr	r2, [pc, #296]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80053d8:	f043 0301 	orr.w	r3, r3, #1
 80053dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e0:	f7fd ff50 	bl	8003284 <HAL_GetTick>
 80053e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053e6:	e008      	b.n	80053fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053e8:	f7fd ff4c 	bl	8003284 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d901      	bls.n	80053fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e1d4      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053fa:	4b41      	ldr	r3, [pc, #260]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80053fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b00      	cmp	r3, #0
 8005406:	d0ef      	beq.n	80053e8 <HAL_RCC_OscConfig+0x3ec>
 8005408:	e01b      	b.n	8005442 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800540a:	4b3d      	ldr	r3, [pc, #244]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800540c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005410:	4a3b      	ldr	r2, [pc, #236]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005412:	f023 0301 	bic.w	r3, r3, #1
 8005416:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800541a:	f7fd ff33 	bl	8003284 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005420:	e008      	b.n	8005434 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005422:	f7fd ff2f 	bl	8003284 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b02      	cmp	r3, #2
 800542e:	d901      	bls.n	8005434 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e1b7      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005434:	4b32      	ldr	r3, [pc, #200]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005436:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1ef      	bne.n	8005422 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 80a6 	beq.w	800559c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005450:	2300      	movs	r3, #0
 8005452:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005454:	4b2a      	ldr	r3, [pc, #168]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005458:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10d      	bne.n	800547c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005460:	4b27      	ldr	r3, [pc, #156]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005464:	4a26      	ldr	r2, [pc, #152]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 8005466:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800546a:	6593      	str	r3, [r2, #88]	@ 0x58
 800546c:	4b24      	ldr	r3, [pc, #144]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 800546e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005474:	60bb      	str	r3, [r7, #8]
 8005476:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005478:	2301      	movs	r3, #1
 800547a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800547c:	4b21      	ldr	r3, [pc, #132]	@ (8005504 <HAL_RCC_OscConfig+0x508>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005484:	2b00      	cmp	r3, #0
 8005486:	d118      	bne.n	80054ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005488:	4b1e      	ldr	r3, [pc, #120]	@ (8005504 <HAL_RCC_OscConfig+0x508>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a1d      	ldr	r2, [pc, #116]	@ (8005504 <HAL_RCC_OscConfig+0x508>)
 800548e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005492:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005494:	f7fd fef6 	bl	8003284 <HAL_GetTick>
 8005498:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800549c:	f7fd fef2 	bl	8003284 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e17a      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054ae:	4b15      	ldr	r3, [pc, #84]	@ (8005504 <HAL_RCC_OscConfig+0x508>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d0f0      	beq.n	800549c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d108      	bne.n	80054d4 <HAL_RCC_OscConfig+0x4d8>
 80054c2:	4b0f      	ldr	r3, [pc, #60]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80054c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80054ca:	f043 0301 	orr.w	r3, r3, #1
 80054ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054d2:	e029      	b.n	8005528 <HAL_RCC_OscConfig+0x52c>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b05      	cmp	r3, #5
 80054da:	d115      	bne.n	8005508 <HAL_RCC_OscConfig+0x50c>
 80054dc:	4b08      	ldr	r3, [pc, #32]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80054de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e2:	4a07      	ldr	r2, [pc, #28]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80054e4:	f043 0304 	orr.w	r3, r3, #4
 80054e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054ec:	4b04      	ldr	r3, [pc, #16]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80054ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f2:	4a03      	ldr	r2, [pc, #12]	@ (8005500 <HAL_RCC_OscConfig+0x504>)
 80054f4:	f043 0301 	orr.w	r3, r3, #1
 80054f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054fc:	e014      	b.n	8005528 <HAL_RCC_OscConfig+0x52c>
 80054fe:	bf00      	nop
 8005500:	40021000 	.word	0x40021000
 8005504:	40007000 	.word	0x40007000
 8005508:	4b9c      	ldr	r3, [pc, #624]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800550a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800550e:	4a9b      	ldr	r2, [pc, #620]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005510:	f023 0301 	bic.w	r3, r3, #1
 8005514:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005518:	4b98      	ldr	r3, [pc, #608]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800551a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551e:	4a97      	ldr	r2, [pc, #604]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005520:	f023 0304 	bic.w	r3, r3, #4
 8005524:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d016      	beq.n	800555e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005530:	f7fd fea8 	bl	8003284 <HAL_GetTick>
 8005534:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005536:	e00a      	b.n	800554e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005538:	f7fd fea4 	bl	8003284 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005546:	4293      	cmp	r3, r2
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e12a      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800554e:	4b8b      	ldr	r3, [pc, #556]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005554:	f003 0302 	and.w	r3, r3, #2
 8005558:	2b00      	cmp	r3, #0
 800555a:	d0ed      	beq.n	8005538 <HAL_RCC_OscConfig+0x53c>
 800555c:	e015      	b.n	800558a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555e:	f7fd fe91 	bl	8003284 <HAL_GetTick>
 8005562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005564:	e00a      	b.n	800557c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005566:	f7fd fe8d 	bl	8003284 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005574:	4293      	cmp	r3, r2
 8005576:	d901      	bls.n	800557c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e113      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800557c:	4b7f      	ldr	r3, [pc, #508]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800557e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1ed      	bne.n	8005566 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800558a:	7ffb      	ldrb	r3, [r7, #31]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d105      	bne.n	800559c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005590:	4b7a      	ldr	r3, [pc, #488]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005594:	4a79      	ldr	r2, [pc, #484]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005596:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800559a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 80fe 	beq.w	80057a2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	f040 80d0 	bne.w	8005750 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80055b0:	4b72      	ldr	r3, [pc, #456]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	f003 0203 	and.w	r2, r3, #3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d130      	bne.n	8005626 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ce:	3b01      	subs	r3, #1
 80055d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d127      	bne.n	8005626 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d11f      	bne.n	8005626 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055f0:	2a07      	cmp	r2, #7
 80055f2:	bf14      	ite	ne
 80055f4:	2201      	movne	r2, #1
 80055f6:	2200      	moveq	r2, #0
 80055f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d113      	bne.n	8005626 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005608:	085b      	lsrs	r3, r3, #1
 800560a:	3b01      	subs	r3, #1
 800560c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800560e:	429a      	cmp	r2, r3
 8005610:	d109      	bne.n	8005626 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561c:	085b      	lsrs	r3, r3, #1
 800561e:	3b01      	subs	r3, #1
 8005620:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005622:	429a      	cmp	r2, r3
 8005624:	d06e      	beq.n	8005704 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	2b0c      	cmp	r3, #12
 800562a:	d069      	beq.n	8005700 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800562c:	4b53      	ldr	r3, [pc, #332]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d105      	bne.n	8005644 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005638:	4b50      	ldr	r3, [pc, #320]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0ad      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005648:	4b4c      	ldr	r3, [pc, #304]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a4b      	ldr	r2, [pc, #300]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800564e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005652:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005654:	f7fd fe16 	bl	8003284 <HAL_GetTick>
 8005658:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800565a:	e008      	b.n	800566e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800565c:	f7fd fe12 	bl	8003284 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d901      	bls.n	800566e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e09a      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800566e:	4b43      	ldr	r3, [pc, #268]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f0      	bne.n	800565c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800567a:	4b40      	ldr	r3, [pc, #256]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	4b40      	ldr	r3, [pc, #256]	@ (8005780 <HAL_RCC_OscConfig+0x784>)
 8005680:	4013      	ands	r3, r2
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800568a:	3a01      	subs	r2, #1
 800568c:	0112      	lsls	r2, r2, #4
 800568e:	4311      	orrs	r1, r2
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005694:	0212      	lsls	r2, r2, #8
 8005696:	4311      	orrs	r1, r2
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800569c:	0852      	lsrs	r2, r2, #1
 800569e:	3a01      	subs	r2, #1
 80056a0:	0552      	lsls	r2, r2, #21
 80056a2:	4311      	orrs	r1, r2
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80056a8:	0852      	lsrs	r2, r2, #1
 80056aa:	3a01      	subs	r2, #1
 80056ac:	0652      	lsls	r2, r2, #25
 80056ae:	4311      	orrs	r1, r2
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80056b4:	0912      	lsrs	r2, r2, #4
 80056b6:	0452      	lsls	r2, r2, #17
 80056b8:	430a      	orrs	r2, r1
 80056ba:	4930      	ldr	r1, [pc, #192]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80056c0:	4b2e      	ldr	r3, [pc, #184]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a2d      	ldr	r2, [pc, #180]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80056c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80056cc:	4b2b      	ldr	r3, [pc, #172]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	4a2a      	ldr	r2, [pc, #168]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80056d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056d8:	f7fd fdd4 	bl	8003284 <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056e0:	f7fd fdd0 	bl	8003284 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e058      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056f2:	4b22      	ldr	r3, [pc, #136]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d0f0      	beq.n	80056e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056fe:	e050      	b.n	80057a2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e04f      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005704:	4b1d      	ldr	r3, [pc, #116]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d148      	bne.n	80057a2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005710:	4b1a      	ldr	r3, [pc, #104]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a19      	ldr	r2, [pc, #100]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800571a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800571c:	4b17      	ldr	r3, [pc, #92]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	4a16      	ldr	r2, [pc, #88]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005722:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005726:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005728:	f7fd fdac 	bl	8003284 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005730:	f7fd fda8 	bl	8003284 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b02      	cmp	r3, #2
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e030      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005742:	4b0e      	ldr	r3, [pc, #56]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCC_OscConfig+0x734>
 800574e:	e028      	b.n	80057a2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	2b0c      	cmp	r3, #12
 8005754:	d023      	beq.n	800579e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005756:	4b09      	ldr	r3, [pc, #36]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a08      	ldr	r2, [pc, #32]	@ (800577c <HAL_RCC_OscConfig+0x780>)
 800575c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005762:	f7fd fd8f 	bl	8003284 <HAL_GetTick>
 8005766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005768:	e00c      	b.n	8005784 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800576a:	f7fd fd8b 	bl	8003284 <HAL_GetTick>
 800576e:	4602      	mov	r2, r0
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	2b02      	cmp	r3, #2
 8005776:	d905      	bls.n	8005784 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e013      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
 800577c:	40021000 	.word	0x40021000
 8005780:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005784:	4b09      	ldr	r3, [pc, #36]	@ (80057ac <HAL_RCC_OscConfig+0x7b0>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1ec      	bne.n	800576a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005790:	4b06      	ldr	r3, [pc, #24]	@ (80057ac <HAL_RCC_OscConfig+0x7b0>)
 8005792:	68da      	ldr	r2, [r3, #12]
 8005794:	4905      	ldr	r1, [pc, #20]	@ (80057ac <HAL_RCC_OscConfig+0x7b0>)
 8005796:	4b06      	ldr	r3, [pc, #24]	@ (80057b0 <HAL_RCC_OscConfig+0x7b4>)
 8005798:	4013      	ands	r3, r2
 800579a:	60cb      	str	r3, [r1, #12]
 800579c:	e001      	b.n	80057a2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3720      	adds	r7, #32
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	40021000 	.word	0x40021000
 80057b0:	feeefffc 	.word	0xfeeefffc

080057b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e0e7      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057c8:	4b75      	ldr	r3, [pc, #468]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0307 	and.w	r3, r3, #7
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d910      	bls.n	80057f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057d6:	4b72      	ldr	r3, [pc, #456]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f023 0207 	bic.w	r2, r3, #7
 80057de:	4970      	ldr	r1, [pc, #448]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057e6:	4b6e      	ldr	r3, [pc, #440]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0307 	and.w	r3, r3, #7
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d001      	beq.n	80057f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e0cf      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d010      	beq.n	8005826 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689a      	ldr	r2, [r3, #8]
 8005808:	4b66      	ldr	r3, [pc, #408]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005810:	429a      	cmp	r2, r3
 8005812:	d908      	bls.n	8005826 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005814:	4b63      	ldr	r3, [pc, #396]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	4960      	ldr	r1, [pc, #384]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005822:	4313      	orrs	r3, r2
 8005824:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b00      	cmp	r3, #0
 8005830:	d04c      	beq.n	80058cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2b03      	cmp	r3, #3
 8005838:	d107      	bne.n	800584a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800583a:	4b5a      	ldr	r3, [pc, #360]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d121      	bne.n	800588a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e0a6      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b02      	cmp	r3, #2
 8005850:	d107      	bne.n	8005862 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005852:	4b54      	ldr	r3, [pc, #336]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d115      	bne.n	800588a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e09a      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d107      	bne.n	800587a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800586a:	4b4e      	ldr	r3, [pc, #312]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d109      	bne.n	800588a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e08e      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800587a:	4b4a      	ldr	r3, [pc, #296]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e086      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800588a:	4b46      	ldr	r3, [pc, #280]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f023 0203 	bic.w	r2, r3, #3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	4943      	ldr	r1, [pc, #268]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005898:	4313      	orrs	r3, r2
 800589a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800589c:	f7fd fcf2 	bl	8003284 <HAL_GetTick>
 80058a0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058a2:	e00a      	b.n	80058ba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058a4:	f7fd fcee 	bl	8003284 <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e06e      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ba:	4b3a      	ldr	r3, [pc, #232]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f003 020c 	and.w	r2, r3, #12
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d1eb      	bne.n	80058a4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d010      	beq.n	80058fa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	4b31      	ldr	r3, [pc, #196]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d208      	bcs.n	80058fa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058e8:	4b2e      	ldr	r3, [pc, #184]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	492b      	ldr	r1, [pc, #172]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058fa:	4b29      	ldr	r3, [pc, #164]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0307 	and.w	r3, r3, #7
 8005902:	683a      	ldr	r2, [r7, #0]
 8005904:	429a      	cmp	r2, r3
 8005906:	d210      	bcs.n	800592a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005908:	4b25      	ldr	r3, [pc, #148]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f023 0207 	bic.w	r2, r3, #7
 8005910:	4923      	ldr	r1, [pc, #140]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	4313      	orrs	r3, r2
 8005916:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005918:	4b21      	ldr	r3, [pc, #132]	@ (80059a0 <HAL_RCC_ClockConfig+0x1ec>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0307 	and.w	r3, r3, #7
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	429a      	cmp	r2, r3
 8005924:	d001      	beq.n	800592a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e036      	b.n	8005998 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0304 	and.w	r3, r3, #4
 8005932:	2b00      	cmp	r3, #0
 8005934:	d008      	beq.n	8005948 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005936:	4b1b      	ldr	r3, [pc, #108]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	4918      	ldr	r1, [pc, #96]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005944:	4313      	orrs	r3, r2
 8005946:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b00      	cmp	r3, #0
 8005952:	d009      	beq.n	8005968 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005954:	4b13      	ldr	r3, [pc, #76]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	00db      	lsls	r3, r3, #3
 8005962:	4910      	ldr	r1, [pc, #64]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005964:	4313      	orrs	r3, r2
 8005966:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005968:	f000 f824 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 800596c:	4602      	mov	r2, r0
 800596e:	4b0d      	ldr	r3, [pc, #52]	@ (80059a4 <HAL_RCC_ClockConfig+0x1f0>)
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	091b      	lsrs	r3, r3, #4
 8005974:	f003 030f 	and.w	r3, r3, #15
 8005978:	490b      	ldr	r1, [pc, #44]	@ (80059a8 <HAL_RCC_ClockConfig+0x1f4>)
 800597a:	5ccb      	ldrb	r3, [r1, r3]
 800597c:	f003 031f 	and.w	r3, r3, #31
 8005980:	fa22 f303 	lsr.w	r3, r2, r3
 8005984:	4a09      	ldr	r2, [pc, #36]	@ (80059ac <HAL_RCC_ClockConfig+0x1f8>)
 8005986:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005988:	4b09      	ldr	r3, [pc, #36]	@ (80059b0 <HAL_RCC_ClockConfig+0x1fc>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4618      	mov	r0, r3
 800598e:	f7fd fc29 	bl	80031e4 <HAL_InitTick>
 8005992:	4603      	mov	r3, r0
 8005994:	72fb      	strb	r3, [r7, #11]

  return status;
 8005996:	7afb      	ldrb	r3, [r7, #11]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	40022000 	.word	0x40022000
 80059a4:	40021000 	.word	0x40021000
 80059a8:	0800a284 	.word	0x0800a284
 80059ac:	20000000 	.word	0x20000000
 80059b0:	20000004 	.word	0x20000004

080059b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b089      	sub	sp, #36	@ 0x24
 80059b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
 80059be:	2300      	movs	r3, #0
 80059c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059c2:	4b3e      	ldr	r3, [pc, #248]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 030c 	and.w	r3, r3, #12
 80059ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059cc:	4b3b      	ldr	r3, [pc, #236]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f003 0303 	and.w	r3, r3, #3
 80059d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d005      	beq.n	80059e8 <HAL_RCC_GetSysClockFreq+0x34>
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	2b0c      	cmp	r3, #12
 80059e0:	d121      	bne.n	8005a26 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d11e      	bne.n	8005a26 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80059e8:	4b34      	ldr	r3, [pc, #208]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0308 	and.w	r3, r3, #8
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d107      	bne.n	8005a04 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80059f4:	4b31      	ldr	r3, [pc, #196]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 80059f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059fa:	0a1b      	lsrs	r3, r3, #8
 80059fc:	f003 030f 	and.w	r3, r3, #15
 8005a00:	61fb      	str	r3, [r7, #28]
 8005a02:	e005      	b.n	8005a10 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a04:	4b2d      	ldr	r3, [pc, #180]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	091b      	lsrs	r3, r3, #4
 8005a0a:	f003 030f 	and.w	r3, r3, #15
 8005a0e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a10:	4a2b      	ldr	r2, [pc, #172]	@ (8005ac0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a18:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10d      	bne.n	8005a3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a24:	e00a      	b.n	8005a3c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	2b04      	cmp	r3, #4
 8005a2a:	d102      	bne.n	8005a32 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a2c:	4b25      	ldr	r3, [pc, #148]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0x110>)
 8005a2e:	61bb      	str	r3, [r7, #24]
 8005a30:	e004      	b.n	8005a3c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d101      	bne.n	8005a3c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005a38:	4b23      	ldr	r3, [pc, #140]	@ (8005ac8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005a3a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b0c      	cmp	r3, #12
 8005a40:	d134      	bne.n	8005aac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a42:	4b1e      	ldr	r3, [pc, #120]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d003      	beq.n	8005a5a <HAL_RCC_GetSysClockFreq+0xa6>
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2b03      	cmp	r3, #3
 8005a56:	d003      	beq.n	8005a60 <HAL_RCC_GetSysClockFreq+0xac>
 8005a58:	e005      	b.n	8005a66 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ac4 <HAL_RCC_GetSysClockFreq+0x110>)
 8005a5c:	617b      	str	r3, [r7, #20]
      break;
 8005a5e:	e005      	b.n	8005a6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005a60:	4b19      	ldr	r3, [pc, #100]	@ (8005ac8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005a62:	617b      	str	r3, [r7, #20]
      break;
 8005a64:	e002      	b.n	8005a6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	617b      	str	r3, [r7, #20]
      break;
 8005a6a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a6c:	4b13      	ldr	r3, [pc, #76]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	091b      	lsrs	r3, r3, #4
 8005a72:	f003 0307 	and.w	r3, r3, #7
 8005a76:	3301      	adds	r3, #1
 8005a78:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005a7a:	4b10      	ldr	r3, [pc, #64]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	0a1b      	lsrs	r3, r3, #8
 8005a80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	fb03 f202 	mul.w	r2, r3, r2
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a90:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a92:	4b0a      	ldr	r3, [pc, #40]	@ (8005abc <HAL_RCC_GetSysClockFreq+0x108>)
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	0e5b      	lsrs	r3, r3, #25
 8005a98:	f003 0303 	and.w	r3, r3, #3
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	005b      	lsls	r3, r3, #1
 8005aa0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aaa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005aac:	69bb      	ldr	r3, [r7, #24]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3724      	adds	r7, #36	@ 0x24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	40021000 	.word	0x40021000
 8005ac0:	0800a29c 	.word	0x0800a29c
 8005ac4:	00f42400 	.word	0x00f42400
 8005ac8:	007a1200 	.word	0x007a1200

08005acc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005acc:	b480      	push	{r7}
 8005ace:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ad0:	4b03      	ldr	r3, [pc, #12]	@ (8005ae0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	20000000 	.word	0x20000000

08005ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ae8:	f7ff fff0 	bl	8005acc <HAL_RCC_GetHCLKFreq>
 8005aec:	4602      	mov	r2, r0
 8005aee:	4b06      	ldr	r3, [pc, #24]	@ (8005b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	0a1b      	lsrs	r3, r3, #8
 8005af4:	f003 0307 	and.w	r3, r3, #7
 8005af8:	4904      	ldr	r1, [pc, #16]	@ (8005b0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005afa:	5ccb      	ldrb	r3, [r1, r3]
 8005afc:	f003 031f 	and.w	r3, r3, #31
 8005b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40021000 	.word	0x40021000
 8005b0c:	0800a294 	.word	0x0800a294

08005b10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b14:	f7ff ffda 	bl	8005acc <HAL_RCC_GetHCLKFreq>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	4b06      	ldr	r3, [pc, #24]	@ (8005b34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	0adb      	lsrs	r3, r3, #11
 8005b20:	f003 0307 	and.w	r3, r3, #7
 8005b24:	4904      	ldr	r1, [pc, #16]	@ (8005b38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b26:	5ccb      	ldrb	r3, [r1, r3]
 8005b28:	f003 031f 	and.w	r3, r3, #31
 8005b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	40021000 	.word	0x40021000
 8005b38:	0800a294 	.word	0x0800a294

08005b3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b086      	sub	sp, #24
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005b44:	2300      	movs	r3, #0
 8005b46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005b48:	4b2a      	ldr	r3, [pc, #168]	@ (8005bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b54:	f7ff f9ee 	bl	8004f34 <HAL_PWREx_GetVoltageRange>
 8005b58:	6178      	str	r0, [r7, #20]
 8005b5a:	e014      	b.n	8005b86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b5c:	4b25      	ldr	r3, [pc, #148]	@ (8005bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b60:	4a24      	ldr	r2, [pc, #144]	@ (8005bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b68:	4b22      	ldr	r3, [pc, #136]	@ (8005bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005b74:	f7ff f9de 	bl	8004f34 <HAL_PWREx_GetVoltageRange>
 8005b78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8005bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005b80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b8c:	d10b      	bne.n	8005ba6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b80      	cmp	r3, #128	@ 0x80
 8005b92:	d919      	bls.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b98:	d902      	bls.n	8005ba0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	613b      	str	r3, [r7, #16]
 8005b9e:	e013      	b.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	613b      	str	r3, [r7, #16]
 8005ba4:	e010      	b.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b80      	cmp	r3, #128	@ 0x80
 8005baa:	d902      	bls.n	8005bb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005bac:	2303      	movs	r3, #3
 8005bae:	613b      	str	r3, [r7, #16]
 8005bb0:	e00a      	b.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b80      	cmp	r3, #128	@ 0x80
 8005bb6:	d102      	bne.n	8005bbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005bb8:	2302      	movs	r3, #2
 8005bba:	613b      	str	r3, [r7, #16]
 8005bbc:	e004      	b.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b70      	cmp	r3, #112	@ 0x70
 8005bc2:	d101      	bne.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f023 0207 	bic.w	r2, r3, #7
 8005bd0:	4909      	ldr	r1, [pc, #36]	@ (8005bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005bd8:	4b07      	ldr	r3, [pc, #28]	@ (8005bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0307 	and.w	r3, r3, #7
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d001      	beq.n	8005bea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e000      	b.n	8005bec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3718      	adds	r7, #24
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	40022000 	.word	0x40022000

08005bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c04:	2300      	movs	r3, #0
 8005c06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c08:	2300      	movs	r3, #0
 8005c0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d041      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c1c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005c20:	d02a      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005c22:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005c26:	d824      	bhi.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005c28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c2c:	d008      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005c2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c32:	d81e      	bhi.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00a      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005c38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c3c:	d010      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005c3e:	e018      	b.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c40:	4b86      	ldr	r3, [pc, #536]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	4a85      	ldr	r2, [pc, #532]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c4a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c4c:	e015      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	3304      	adds	r3, #4
 8005c52:	2100      	movs	r1, #0
 8005c54:	4618      	mov	r0, r3
 8005c56:	f000 fabb 	bl	80061d0 <RCCEx_PLLSAI1_Config>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c5e:	e00c      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	3320      	adds	r3, #32
 8005c64:	2100      	movs	r1, #0
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 fba6 	bl	80063b8 <RCCEx_PLLSAI2_Config>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c70:	e003      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	74fb      	strb	r3, [r7, #19]
      break;
 8005c76:	e000      	b.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005c78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c7a:	7cfb      	ldrb	r3, [r7, #19]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d10b      	bne.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c80:	4b76      	ldr	r3, [pc, #472]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c8e:	4973      	ldr	r1, [pc, #460]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005c96:	e001      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c98:	7cfb      	ldrb	r3, [r7, #19]
 8005c9a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d041      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cb0:	d02a      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005cb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005cb6:	d824      	bhi.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005cb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cbc:	d008      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005cbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cc2:	d81e      	bhi.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00a      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ccc:	d010      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005cce:	e018      	b.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005cd0:	4b62      	ldr	r3, [pc, #392]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	4a61      	ldr	r2, [pc, #388]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cda:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005cdc:	e015      	b.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	3304      	adds	r3, #4
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 fa73 	bl	80061d0 <RCCEx_PLLSAI1_Config>
 8005cea:	4603      	mov	r3, r0
 8005cec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005cee:	e00c      	b.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	3320      	adds	r3, #32
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 fb5e 	bl	80063b8 <RCCEx_PLLSAI2_Config>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d00:	e003      	b.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	74fb      	strb	r3, [r7, #19]
      break;
 8005d06:	e000      	b.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005d08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d0a:	7cfb      	ldrb	r3, [r7, #19]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10b      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005d10:	4b52      	ldr	r3, [pc, #328]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005d1e:	494f      	ldr	r1, [pc, #316]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005d26:	e001      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d28:	7cfb      	ldrb	r3, [r7, #19]
 8005d2a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 80a0 	beq.w	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005d3e:	4b47      	ldr	r3, [pc, #284]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e000      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00d      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d54:	4b41      	ldr	r3, [pc, #260]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d58:	4a40      	ldr	r2, [pc, #256]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d60:	4b3e      	ldr	r3, [pc, #248]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d68:	60bb      	str	r3, [r7, #8]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d70:	4b3b      	ldr	r3, [pc, #236]	@ (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a3a      	ldr	r2, [pc, #232]	@ (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d7c:	f7fd fa82 	bl	8003284 <HAL_GetTick>
 8005d80:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d82:	e009      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d84:	f7fd fa7e 	bl	8003284 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d902      	bls.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	74fb      	strb	r3, [r7, #19]
        break;
 8005d96:	e005      	b.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d98:	4b31      	ldr	r3, [pc, #196]	@ (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0ef      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005da4:	7cfb      	ldrb	r3, [r7, #19]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d15c      	bne.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005daa:	4b2c      	ldr	r3, [pc, #176]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005db4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d01f      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d019      	beq.n	8005dfc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005dc8:	4b24      	ldr	r3, [pc, #144]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dd2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005dd4:	4b21      	ldr	r3, [pc, #132]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dda:	4a20      	ldr	r2, [pc, #128]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005de4:	4b1d      	ldr	r3, [pc, #116]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dea:	4a1c      	ldr	r2, [pc, #112]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005df4:	4a19      	ldr	r2, [pc, #100]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d016      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e06:	f7fd fa3d 	bl	8003284 <HAL_GetTick>
 8005e0a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e0c:	e00b      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e0e:	f7fd fa39 	bl	8003284 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d902      	bls.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	74fb      	strb	r3, [r7, #19]
            break;
 8005e24:	e006      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d0ec      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005e34:	7cfb      	ldrb	r3, [r7, #19]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10c      	bne.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e3a:	4b08      	ldr	r3, [pc, #32]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e4a:	4904      	ldr	r1, [pc, #16]	@ (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005e52:	e009      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e54:	7cfb      	ldrb	r3, [r7, #19]
 8005e56:	74bb      	strb	r3, [r7, #18]
 8005e58:	e006      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005e5a:	bf00      	nop
 8005e5c:	40021000 	.word	0x40021000
 8005e60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e64:	7cfb      	ldrb	r3, [r7, #19]
 8005e66:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e68:	7c7b      	ldrb	r3, [r7, #17]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d105      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e6e:	4b9e      	ldr	r3, [pc, #632]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e72:	4a9d      	ldr	r2, [pc, #628]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e78:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0301 	and.w	r3, r3, #1
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d00a      	beq.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e86:	4b98      	ldr	r3, [pc, #608]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e8c:	f023 0203 	bic.w	r2, r3, #3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e94:	4994      	ldr	r1, [pc, #592]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00a      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ea8:	4b8f      	ldr	r3, [pc, #572]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eae:	f023 020c 	bic.w	r2, r3, #12
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb6:	498c      	ldr	r1, [pc, #560]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0304 	and.w	r3, r3, #4
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00a      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005eca:	4b87      	ldr	r3, [pc, #540]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed8:	4983      	ldr	r1, [pc, #524]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0308 	and.w	r3, r3, #8
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00a      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005eec:	4b7e      	ldr	r3, [pc, #504]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ef2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005efa:	497b      	ldr	r1, [pc, #492]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005efc:	4313      	orrs	r3, r2
 8005efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0310 	and.w	r3, r3, #16
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00a      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f0e:	4b76      	ldr	r3, [pc, #472]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f1c:	4972      	ldr	r1, [pc, #456]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d00a      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f30:	4b6d      	ldr	r3, [pc, #436]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f36:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f3e:	496a      	ldr	r1, [pc, #424]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00a      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f52:	4b65      	ldr	r3, [pc, #404]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f60:	4961      	ldr	r1, [pc, #388]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00a      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f74:	4b5c      	ldr	r3, [pc, #368]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f82:	4959      	ldr	r1, [pc, #356]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f96:	4b54      	ldr	r3, [pc, #336]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fa4:	4950      	ldr	r1, [pc, #320]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005fb8:	4b4b      	ldr	r3, [pc, #300]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fbe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc6:	4948      	ldr	r1, [pc, #288]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005fda:	4b43      	ldr	r3, [pc, #268]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fe0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fe8:	493f      	ldr	r1, [pc, #252]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d028      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006002:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800600a:	4937      	ldr	r1, [pc, #220]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800600c:	4313      	orrs	r3, r2
 800600e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800601a:	d106      	bne.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800601c:	4b32      	ldr	r3, [pc, #200]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	4a31      	ldr	r2, [pc, #196]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006022:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006026:	60d3      	str	r3, [r2, #12]
 8006028:	e011      	b.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800602e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006032:	d10c      	bne.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	3304      	adds	r3, #4
 8006038:	2101      	movs	r1, #1
 800603a:	4618      	mov	r0, r3
 800603c:	f000 f8c8 	bl	80061d0 <RCCEx_PLLSAI1_Config>
 8006040:	4603      	mov	r3, r0
 8006042:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006044:	7cfb      	ldrb	r3, [r7, #19]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d001      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800604a:	7cfb      	ldrb	r3, [r7, #19]
 800604c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d028      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800605a:	4b23      	ldr	r3, [pc, #140]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800605c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006060:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006068:	491f      	ldr	r1, [pc, #124]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800606a:	4313      	orrs	r3, r2
 800606c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006074:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006078:	d106      	bne.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800607a:	4b1b      	ldr	r3, [pc, #108]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	4a1a      	ldr	r2, [pc, #104]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006080:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006084:	60d3      	str	r3, [r2, #12]
 8006086:	e011      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006090:	d10c      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	3304      	adds	r3, #4
 8006096:	2101      	movs	r1, #1
 8006098:	4618      	mov	r0, r3
 800609a:	f000 f899 	bl	80061d0 <RCCEx_PLLSAI1_Config>
 800609e:	4603      	mov	r3, r0
 80060a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80060a2:	7cfb      	ldrb	r3, [r7, #19]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80060a8:	7cfb      	ldrb	r3, [r7, #19]
 80060aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d02b      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80060b8:	4b0b      	ldr	r3, [pc, #44]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060c6:	4908      	ldr	r1, [pc, #32]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060d6:	d109      	bne.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060d8:	4b03      	ldr	r3, [pc, #12]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	4a02      	ldr	r2, [pc, #8]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060e2:	60d3      	str	r3, [r2, #12]
 80060e4:	e014      	b.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80060e6:	bf00      	nop
 80060e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060f4:	d10c      	bne.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	3304      	adds	r3, #4
 80060fa:	2101      	movs	r1, #1
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 f867 	bl	80061d0 <RCCEx_PLLSAI1_Config>
 8006102:	4603      	mov	r3, r0
 8006104:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006106:	7cfb      	ldrb	r3, [r7, #19]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d001      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800610c:	7cfb      	ldrb	r3, [r7, #19]
 800610e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d02f      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800611c:	4b2b      	ldr	r3, [pc, #172]	@ (80061cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800611e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006122:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800612a:	4928      	ldr	r1, [pc, #160]	@ (80061cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800612c:	4313      	orrs	r3, r2
 800612e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006136:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800613a:	d10d      	bne.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	3304      	adds	r3, #4
 8006140:	2102      	movs	r1, #2
 8006142:	4618      	mov	r0, r3
 8006144:	f000 f844 	bl	80061d0 <RCCEx_PLLSAI1_Config>
 8006148:	4603      	mov	r3, r0
 800614a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800614c:	7cfb      	ldrb	r3, [r7, #19]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d014      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006152:	7cfb      	ldrb	r3, [r7, #19]
 8006154:	74bb      	strb	r3, [r7, #18]
 8006156:	e011      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800615c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006160:	d10c      	bne.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3320      	adds	r3, #32
 8006166:	2102      	movs	r1, #2
 8006168:	4618      	mov	r0, r3
 800616a:	f000 f925 	bl	80063b8 <RCCEx_PLLSAI2_Config>
 800616e:	4603      	mov	r3, r0
 8006170:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006172:	7cfb      	ldrb	r3, [r7, #19]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006178:	7cfb      	ldrb	r3, [r7, #19]
 800617a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006188:	4b10      	ldr	r3, [pc, #64]	@ (80061cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800618a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800618e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006196:	490d      	ldr	r1, [pc, #52]	@ (80061cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006198:	4313      	orrs	r3, r2
 800619a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00b      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80061aa:	4b08      	ldr	r3, [pc, #32]	@ (80061cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80061ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061ba:	4904      	ldr	r1, [pc, #16]	@ (80061cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80061c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	40021000 	.word	0x40021000

080061d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80061da:	2300      	movs	r3, #0
 80061dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80061de:	4b75      	ldr	r3, [pc, #468]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	f003 0303 	and.w	r3, r3, #3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d018      	beq.n	800621c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80061ea:	4b72      	ldr	r3, [pc, #456]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	f003 0203 	and.w	r2, r3, #3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d10d      	bne.n	8006216 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
       ||
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d009      	beq.n	8006216 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006202:	4b6c      	ldr	r3, [pc, #432]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	091b      	lsrs	r3, r3, #4
 8006208:	f003 0307 	and.w	r3, r3, #7
 800620c:	1c5a      	adds	r2, r3, #1
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	685b      	ldr	r3, [r3, #4]
       ||
 8006212:	429a      	cmp	r2, r3
 8006214:	d047      	beq.n	80062a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	73fb      	strb	r3, [r7, #15]
 800621a:	e044      	b.n	80062a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b03      	cmp	r3, #3
 8006222:	d018      	beq.n	8006256 <RCCEx_PLLSAI1_Config+0x86>
 8006224:	2b03      	cmp	r3, #3
 8006226:	d825      	bhi.n	8006274 <RCCEx_PLLSAI1_Config+0xa4>
 8006228:	2b01      	cmp	r3, #1
 800622a:	d002      	beq.n	8006232 <RCCEx_PLLSAI1_Config+0x62>
 800622c:	2b02      	cmp	r3, #2
 800622e:	d009      	beq.n	8006244 <RCCEx_PLLSAI1_Config+0x74>
 8006230:	e020      	b.n	8006274 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006232:	4b60      	ldr	r3, [pc, #384]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 0302 	and.w	r3, r3, #2
 800623a:	2b00      	cmp	r3, #0
 800623c:	d11d      	bne.n	800627a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006242:	e01a      	b.n	800627a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006244:	4b5b      	ldr	r3, [pc, #364]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800624c:	2b00      	cmp	r3, #0
 800624e:	d116      	bne.n	800627e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006254:	e013      	b.n	800627e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006256:	4b57      	ldr	r3, [pc, #348]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10f      	bne.n	8006282 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006262:	4b54      	ldr	r3, [pc, #336]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800626a:	2b00      	cmp	r3, #0
 800626c:	d109      	bne.n	8006282 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006272:	e006      	b.n	8006282 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	73fb      	strb	r3, [r7, #15]
      break;
 8006278:	e004      	b.n	8006284 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800627a:	bf00      	nop
 800627c:	e002      	b.n	8006284 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800627e:	bf00      	nop
 8006280:	e000      	b.n	8006284 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006282:	bf00      	nop
    }

    if(status == HAL_OK)
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10d      	bne.n	80062a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800628a:	4b4a      	ldr	r3, [pc, #296]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6819      	ldr	r1, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	3b01      	subs	r3, #1
 800629c:	011b      	lsls	r3, r3, #4
 800629e:	430b      	orrs	r3, r1
 80062a0:	4944      	ldr	r1, [pc, #272]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80062a6:	7bfb      	ldrb	r3, [r7, #15]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d17d      	bne.n	80063a8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80062ac:	4b41      	ldr	r3, [pc, #260]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a40      	ldr	r2, [pc, #256]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80062b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062b8:	f7fc ffe4 	bl	8003284 <HAL_GetTick>
 80062bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80062be:	e009      	b.n	80062d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80062c0:	f7fc ffe0 	bl	8003284 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d902      	bls.n	80062d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	73fb      	strb	r3, [r7, #15]
        break;
 80062d2:	e005      	b.n	80062e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80062d4:	4b37      	ldr	r3, [pc, #220]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1ef      	bne.n	80062c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80062e0:	7bfb      	ldrb	r3, [r7, #15]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d160      	bne.n	80063a8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d111      	bne.n	8006310 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062ec:	4b31      	ldr	r3, [pc, #196]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80062f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6892      	ldr	r2, [r2, #8]
 80062fc:	0211      	lsls	r1, r2, #8
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	68d2      	ldr	r2, [r2, #12]
 8006302:	0912      	lsrs	r2, r2, #4
 8006304:	0452      	lsls	r2, r2, #17
 8006306:	430a      	orrs	r2, r1
 8006308:	492a      	ldr	r1, [pc, #168]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800630a:	4313      	orrs	r3, r2
 800630c:	610b      	str	r3, [r1, #16]
 800630e:	e027      	b.n	8006360 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d112      	bne.n	800633c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006316:	4b27      	ldr	r3, [pc, #156]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800631e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	6892      	ldr	r2, [r2, #8]
 8006326:	0211      	lsls	r1, r2, #8
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6912      	ldr	r2, [r2, #16]
 800632c:	0852      	lsrs	r2, r2, #1
 800632e:	3a01      	subs	r2, #1
 8006330:	0552      	lsls	r2, r2, #21
 8006332:	430a      	orrs	r2, r1
 8006334:	491f      	ldr	r1, [pc, #124]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006336:	4313      	orrs	r3, r2
 8006338:	610b      	str	r3, [r1, #16]
 800633a:	e011      	b.n	8006360 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800633c:	4b1d      	ldr	r3, [pc, #116]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006344:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	6892      	ldr	r2, [r2, #8]
 800634c:	0211      	lsls	r1, r2, #8
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	6952      	ldr	r2, [r2, #20]
 8006352:	0852      	lsrs	r2, r2, #1
 8006354:	3a01      	subs	r2, #1
 8006356:	0652      	lsls	r2, r2, #25
 8006358:	430a      	orrs	r2, r1
 800635a:	4916      	ldr	r1, [pc, #88]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800635c:	4313      	orrs	r3, r2
 800635e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006360:	4b14      	ldr	r3, [pc, #80]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a13      	ldr	r2, [pc, #76]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006366:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800636a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800636c:	f7fc ff8a 	bl	8003284 <HAL_GetTick>
 8006370:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006372:	e009      	b.n	8006388 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006374:	f7fc ff86 	bl	8003284 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	2b02      	cmp	r3, #2
 8006380:	d902      	bls.n	8006388 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	73fb      	strb	r3, [r7, #15]
          break;
 8006386:	e005      	b.n	8006394 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006388:	4b0a      	ldr	r3, [pc, #40]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0ef      	beq.n	8006374 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006394:	7bfb      	ldrb	r3, [r7, #15]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d106      	bne.n	80063a8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800639a:	4b06      	ldr	r3, [pc, #24]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800639c:	691a      	ldr	r2, [r3, #16]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	4904      	ldr	r1, [pc, #16]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80063a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	40021000 	.word	0x40021000

080063b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063c2:	2300      	movs	r3, #0
 80063c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80063c6:	4b6a      	ldr	r3, [pc, #424]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f003 0303 	and.w	r3, r3, #3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d018      	beq.n	8006404 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80063d2:	4b67      	ldr	r3, [pc, #412]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	f003 0203 	and.w	r2, r3, #3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d10d      	bne.n	80063fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
       ||
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d009      	beq.n	80063fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80063ea:	4b61      	ldr	r3, [pc, #388]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	091b      	lsrs	r3, r3, #4
 80063f0:	f003 0307 	and.w	r3, r3, #7
 80063f4:	1c5a      	adds	r2, r3, #1
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
       ||
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d047      	beq.n	800648e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	73fb      	strb	r3, [r7, #15]
 8006402:	e044      	b.n	800648e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b03      	cmp	r3, #3
 800640a:	d018      	beq.n	800643e <RCCEx_PLLSAI2_Config+0x86>
 800640c:	2b03      	cmp	r3, #3
 800640e:	d825      	bhi.n	800645c <RCCEx_PLLSAI2_Config+0xa4>
 8006410:	2b01      	cmp	r3, #1
 8006412:	d002      	beq.n	800641a <RCCEx_PLLSAI2_Config+0x62>
 8006414:	2b02      	cmp	r3, #2
 8006416:	d009      	beq.n	800642c <RCCEx_PLLSAI2_Config+0x74>
 8006418:	e020      	b.n	800645c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800641a:	4b55      	ldr	r3, [pc, #340]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 0302 	and.w	r3, r3, #2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d11d      	bne.n	8006462 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800642a:	e01a      	b.n	8006462 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800642c:	4b50      	ldr	r3, [pc, #320]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006434:	2b00      	cmp	r3, #0
 8006436:	d116      	bne.n	8006466 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800643c:	e013      	b.n	8006466 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800643e:	4b4c      	ldr	r3, [pc, #304]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10f      	bne.n	800646a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800644a:	4b49      	ldr	r3, [pc, #292]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d109      	bne.n	800646a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800645a:	e006      	b.n	800646a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	73fb      	strb	r3, [r7, #15]
      break;
 8006460:	e004      	b.n	800646c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006462:	bf00      	nop
 8006464:	e002      	b.n	800646c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006466:	bf00      	nop
 8006468:	e000      	b.n	800646c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800646a:	bf00      	nop
    }

    if(status == HAL_OK)
 800646c:	7bfb      	ldrb	r3, [r7, #15]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10d      	bne.n	800648e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006472:	4b3f      	ldr	r3, [pc, #252]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6819      	ldr	r1, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	3b01      	subs	r3, #1
 8006484:	011b      	lsls	r3, r3, #4
 8006486:	430b      	orrs	r3, r1
 8006488:	4939      	ldr	r1, [pc, #228]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 800648a:	4313      	orrs	r3, r2
 800648c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800648e:	7bfb      	ldrb	r3, [r7, #15]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d167      	bne.n	8006564 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006494:	4b36      	ldr	r3, [pc, #216]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a35      	ldr	r2, [pc, #212]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 800649a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800649e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064a0:	f7fc fef0 	bl	8003284 <HAL_GetTick>
 80064a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80064a6:	e009      	b.n	80064bc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80064a8:	f7fc feec 	bl	8003284 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d902      	bls.n	80064bc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	73fb      	strb	r3, [r7, #15]
        break;
 80064ba:	e005      	b.n	80064c8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80064bc:	4b2c      	ldr	r3, [pc, #176]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1ef      	bne.n	80064a8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80064c8:	7bfb      	ldrb	r3, [r7, #15]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d14a      	bne.n	8006564 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d111      	bne.n	80064f8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80064d4:	4b26      	ldr	r3, [pc, #152]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80064dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6892      	ldr	r2, [r2, #8]
 80064e4:	0211      	lsls	r1, r2, #8
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	68d2      	ldr	r2, [r2, #12]
 80064ea:	0912      	lsrs	r2, r2, #4
 80064ec:	0452      	lsls	r2, r2, #17
 80064ee:	430a      	orrs	r2, r1
 80064f0:	491f      	ldr	r1, [pc, #124]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	614b      	str	r3, [r1, #20]
 80064f6:	e011      	b.n	800651c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80064f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006500:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	6892      	ldr	r2, [r2, #8]
 8006508:	0211      	lsls	r1, r2, #8
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	6912      	ldr	r2, [r2, #16]
 800650e:	0852      	lsrs	r2, r2, #1
 8006510:	3a01      	subs	r2, #1
 8006512:	0652      	lsls	r2, r2, #25
 8006514:	430a      	orrs	r2, r1
 8006516:	4916      	ldr	r1, [pc, #88]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006518:	4313      	orrs	r3, r2
 800651a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800651c:	4b14      	ldr	r3, [pc, #80]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a13      	ldr	r2, [pc, #76]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006522:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006526:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006528:	f7fc feac 	bl	8003284 <HAL_GetTick>
 800652c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800652e:	e009      	b.n	8006544 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006530:	f7fc fea8 	bl	8003284 <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	2b02      	cmp	r3, #2
 800653c:	d902      	bls.n	8006544 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	73fb      	strb	r3, [r7, #15]
          break;
 8006542:	e005      	b.n	8006550 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006544:	4b0a      	ldr	r3, [pc, #40]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d0ef      	beq.n	8006530 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d106      	bne.n	8006564 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006556:	4b06      	ldr	r3, [pc, #24]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006558:	695a      	ldr	r2, [r3, #20]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	4904      	ldr	r1, [pc, #16]	@ (8006570 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006560:	4313      	orrs	r3, r2
 8006562:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006564:	7bfb      	ldrb	r3, [r7, #15]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	40021000 	.word	0x40021000

08006574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e049      	b.n	800661a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800658c:	b2db      	uxtb	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d106      	bne.n	80065a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f7fc fbfe 	bl	8002d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2202      	movs	r2, #2
 80065a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	3304      	adds	r3, #4
 80065b0:	4619      	mov	r1, r3
 80065b2:	4610      	mov	r0, r2
 80065b4:	f000 fd26 	bl	8007004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3708      	adds	r7, #8
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
	...

08006624 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006632:	b2db      	uxtb	r3, r3
 8006634:	2b01      	cmp	r3, #1
 8006636:	d001      	beq.n	800663c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e04f      	b.n	80066dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0201 	orr.w	r2, r2, #1
 8006652:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a23      	ldr	r2, [pc, #140]	@ (80066e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d01d      	beq.n	800669a <HAL_TIM_Base_Start_IT+0x76>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006666:	d018      	beq.n	800669a <HAL_TIM_Base_Start_IT+0x76>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a1f      	ldr	r2, [pc, #124]	@ (80066ec <HAL_TIM_Base_Start_IT+0xc8>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d013      	beq.n	800669a <HAL_TIM_Base_Start_IT+0x76>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a1e      	ldr	r2, [pc, #120]	@ (80066f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d00e      	beq.n	800669a <HAL_TIM_Base_Start_IT+0x76>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a1c      	ldr	r2, [pc, #112]	@ (80066f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d009      	beq.n	800669a <HAL_TIM_Base_Start_IT+0x76>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a1b      	ldr	r2, [pc, #108]	@ (80066f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d004      	beq.n	800669a <HAL_TIM_Base_Start_IT+0x76>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a19      	ldr	r2, [pc, #100]	@ (80066fc <HAL_TIM_Base_Start_IT+0xd8>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d115      	bne.n	80066c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	4b17      	ldr	r3, [pc, #92]	@ (8006700 <HAL_TIM_Base_Start_IT+0xdc>)
 80066a2:	4013      	ands	r3, r2
 80066a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2b06      	cmp	r3, #6
 80066aa:	d015      	beq.n	80066d8 <HAL_TIM_Base_Start_IT+0xb4>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b2:	d011      	beq.n	80066d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f042 0201 	orr.w	r2, r2, #1
 80066c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066c4:	e008      	b.n	80066d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f042 0201 	orr.w	r2, r2, #1
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	e000      	b.n	80066da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3714      	adds	r7, #20
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr
 80066e8:	40012c00 	.word	0x40012c00
 80066ec:	40000400 	.word	0x40000400
 80066f0:	40000800 	.word	0x40000800
 80066f4:	40000c00 	.word	0x40000c00
 80066f8:	40013400 	.word	0x40013400
 80066fc:	40014000 	.word	0x40014000
 8006700:	00010007 	.word	0x00010007

08006704 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e049      	b.n	80067aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d106      	bne.n	8006730 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f841 	bl	80067b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2202      	movs	r2, #2
 8006734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	3304      	adds	r3, #4
 8006740:	4619      	mov	r1, r3
 8006742:	4610      	mov	r0, r2
 8006744:	f000 fc5e 	bl	8007004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b083      	sub	sp, #12
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80067ba:	bf00      	nop
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
	...

080067c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d109      	bne.n	80067ec <HAL_TIM_PWM_Start+0x24>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	bf14      	ite	ne
 80067e4:	2301      	movne	r3, #1
 80067e6:	2300      	moveq	r3, #0
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	e03c      	b.n	8006866 <HAL_TIM_PWM_Start+0x9e>
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	d109      	bne.n	8006806 <HAL_TIM_PWM_Start+0x3e>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	bf14      	ite	ne
 80067fe:	2301      	movne	r3, #1
 8006800:	2300      	moveq	r3, #0
 8006802:	b2db      	uxtb	r3, r3
 8006804:	e02f      	b.n	8006866 <HAL_TIM_PWM_Start+0x9e>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b08      	cmp	r3, #8
 800680a:	d109      	bne.n	8006820 <HAL_TIM_PWM_Start+0x58>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b01      	cmp	r3, #1
 8006816:	bf14      	ite	ne
 8006818:	2301      	movne	r3, #1
 800681a:	2300      	moveq	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	e022      	b.n	8006866 <HAL_TIM_PWM_Start+0x9e>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	2b0c      	cmp	r3, #12
 8006824:	d109      	bne.n	800683a <HAL_TIM_PWM_Start+0x72>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800682c:	b2db      	uxtb	r3, r3
 800682e:	2b01      	cmp	r3, #1
 8006830:	bf14      	ite	ne
 8006832:	2301      	movne	r3, #1
 8006834:	2300      	moveq	r3, #0
 8006836:	b2db      	uxtb	r3, r3
 8006838:	e015      	b.n	8006866 <HAL_TIM_PWM_Start+0x9e>
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b10      	cmp	r3, #16
 800683e:	d109      	bne.n	8006854 <HAL_TIM_PWM_Start+0x8c>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006846:	b2db      	uxtb	r3, r3
 8006848:	2b01      	cmp	r3, #1
 800684a:	bf14      	ite	ne
 800684c:	2301      	movne	r3, #1
 800684e:	2300      	moveq	r3, #0
 8006850:	b2db      	uxtb	r3, r3
 8006852:	e008      	b.n	8006866 <HAL_TIM_PWM_Start+0x9e>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800685a:	b2db      	uxtb	r3, r3
 800685c:	2b01      	cmp	r3, #1
 800685e:	bf14      	ite	ne
 8006860:	2301      	movne	r3, #1
 8006862:	2300      	moveq	r3, #0
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d001      	beq.n	800686e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e09c      	b.n	80069a8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d104      	bne.n	800687e <HAL_TIM_PWM_Start+0xb6>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2202      	movs	r2, #2
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800687c:	e023      	b.n	80068c6 <HAL_TIM_PWM_Start+0xfe>
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	2b04      	cmp	r3, #4
 8006882:	d104      	bne.n	800688e <HAL_TIM_PWM_Start+0xc6>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800688c:	e01b      	b.n	80068c6 <HAL_TIM_PWM_Start+0xfe>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b08      	cmp	r3, #8
 8006892:	d104      	bne.n	800689e <HAL_TIM_PWM_Start+0xd6>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800689c:	e013      	b.n	80068c6 <HAL_TIM_PWM_Start+0xfe>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b0c      	cmp	r3, #12
 80068a2:	d104      	bne.n	80068ae <HAL_TIM_PWM_Start+0xe6>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2202      	movs	r2, #2
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068ac:	e00b      	b.n	80068c6 <HAL_TIM_PWM_Start+0xfe>
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	2b10      	cmp	r3, #16
 80068b2:	d104      	bne.n	80068be <HAL_TIM_PWM_Start+0xf6>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068bc:	e003      	b.n	80068c6 <HAL_TIM_PWM_Start+0xfe>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2202      	movs	r2, #2
 80068c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2201      	movs	r2, #1
 80068cc:	6839      	ldr	r1, [r7, #0]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 ffae 	bl	8007830 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a35      	ldr	r2, [pc, #212]	@ (80069b0 <HAL_TIM_PWM_Start+0x1e8>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d013      	beq.n	8006906 <HAL_TIM_PWM_Start+0x13e>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a34      	ldr	r2, [pc, #208]	@ (80069b4 <HAL_TIM_PWM_Start+0x1ec>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00e      	beq.n	8006906 <HAL_TIM_PWM_Start+0x13e>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a32      	ldr	r2, [pc, #200]	@ (80069b8 <HAL_TIM_PWM_Start+0x1f0>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d009      	beq.n	8006906 <HAL_TIM_PWM_Start+0x13e>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a31      	ldr	r2, [pc, #196]	@ (80069bc <HAL_TIM_PWM_Start+0x1f4>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d004      	beq.n	8006906 <HAL_TIM_PWM_Start+0x13e>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a2f      	ldr	r2, [pc, #188]	@ (80069c0 <HAL_TIM_PWM_Start+0x1f8>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d101      	bne.n	800690a <HAL_TIM_PWM_Start+0x142>
 8006906:	2301      	movs	r3, #1
 8006908:	e000      	b.n	800690c <HAL_TIM_PWM_Start+0x144>
 800690a:	2300      	movs	r3, #0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d007      	beq.n	8006920 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800691e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a22      	ldr	r2, [pc, #136]	@ (80069b0 <HAL_TIM_PWM_Start+0x1e8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d01d      	beq.n	8006966 <HAL_TIM_PWM_Start+0x19e>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006932:	d018      	beq.n	8006966 <HAL_TIM_PWM_Start+0x19e>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a22      	ldr	r2, [pc, #136]	@ (80069c4 <HAL_TIM_PWM_Start+0x1fc>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d013      	beq.n	8006966 <HAL_TIM_PWM_Start+0x19e>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a21      	ldr	r2, [pc, #132]	@ (80069c8 <HAL_TIM_PWM_Start+0x200>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d00e      	beq.n	8006966 <HAL_TIM_PWM_Start+0x19e>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a1f      	ldr	r2, [pc, #124]	@ (80069cc <HAL_TIM_PWM_Start+0x204>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d009      	beq.n	8006966 <HAL_TIM_PWM_Start+0x19e>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a17      	ldr	r2, [pc, #92]	@ (80069b4 <HAL_TIM_PWM_Start+0x1ec>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d004      	beq.n	8006966 <HAL_TIM_PWM_Start+0x19e>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a15      	ldr	r2, [pc, #84]	@ (80069b8 <HAL_TIM_PWM_Start+0x1f0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d115      	bne.n	8006992 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	4b18      	ldr	r3, [pc, #96]	@ (80069d0 <HAL_TIM_PWM_Start+0x208>)
 800696e:	4013      	ands	r3, r2
 8006970:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2b06      	cmp	r3, #6
 8006976:	d015      	beq.n	80069a4 <HAL_TIM_PWM_Start+0x1dc>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800697e:	d011      	beq.n	80069a4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f042 0201 	orr.w	r2, r2, #1
 800698e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006990:	e008      	b.n	80069a4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f042 0201 	orr.w	r2, r2, #1
 80069a0:	601a      	str	r2, [r3, #0]
 80069a2:	e000      	b.n	80069a6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	40012c00 	.word	0x40012c00
 80069b4:	40013400 	.word	0x40013400
 80069b8:	40014000 	.word	0x40014000
 80069bc:	40014400 	.word	0x40014400
 80069c0:	40014800 	.word	0x40014800
 80069c4:	40000400 	.word	0x40000400
 80069c8:	40000800 	.word	0x40000800
 80069cc:	40000c00 	.word	0x40000c00
 80069d0:	00010007 	.word	0x00010007

080069d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d020      	beq.n	8006a38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f003 0302 	and.w	r3, r3, #2
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d01b      	beq.n	8006a38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f06f 0202 	mvn.w	r2, #2
 8006a08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	f003 0303 	and.w	r3, r3, #3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d003      	beq.n	8006a26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 fad1 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006a24:	e005      	b.n	8006a32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fac3 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 fad4 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f003 0304 	and.w	r3, r3, #4
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d020      	beq.n	8006a84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d01b      	beq.n	8006a84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f06f 0204 	mvn.w	r2, #4
 8006a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2202      	movs	r2, #2
 8006a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d003      	beq.n	8006a72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 faab 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006a70:	e005      	b.n	8006a7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 fa9d 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 faae 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	f003 0308 	and.w	r3, r3, #8
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d020      	beq.n	8006ad0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f003 0308 	and.w	r3, r3, #8
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01b      	beq.n	8006ad0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f06f 0208 	mvn.w	r2, #8
 8006aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2204      	movs	r2, #4
 8006aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	f003 0303 	and.w	r3, r3, #3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d003      	beq.n	8006abe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 fa85 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006abc:	e005      	b.n	8006aca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 fa77 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 fa88 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d020      	beq.n	8006b1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f003 0310 	and.w	r3, r3, #16
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d01b      	beq.n	8006b1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f06f 0210 	mvn.w	r2, #16
 8006aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2208      	movs	r2, #8
 8006af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	69db      	ldr	r3, [r3, #28]
 8006afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d003      	beq.n	8006b0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fa5f 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006b08:	e005      	b.n	8006b16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fa51 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 fa62 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f003 0301 	and.w	r3, r3, #1
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00c      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f003 0301 	and.w	r3, r3, #1
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d007      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f06f 0201 	mvn.w	r2, #1
 8006b38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 fa2f 	bl	8006f9e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d104      	bne.n	8006b54 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00c      	beq.n	8006b6e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d007      	beq.n	8006b6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 ff19 	bl	80079a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00c      	beq.n	8006b92 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d007      	beq.n	8006b92 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 ff11 	bl	80079b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d00c      	beq.n	8006bb6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d007      	beq.n	8006bb6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006bae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 fa1c 	bl	8006fee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f003 0320 	and.w	r3, r3, #32
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00c      	beq.n	8006bda <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f003 0320 	and.w	r3, r3, #32
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d007      	beq.n	8006bda <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f06f 0220 	mvn.w	r2, #32
 8006bd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 fed9 	bl	800798c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bda:	bf00      	nop
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
	...

08006be4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b086      	sub	sp, #24
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d101      	bne.n	8006c02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bfe:	2302      	movs	r3, #2
 8006c00:	e0ff      	b.n	8006e02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2201      	movs	r2, #1
 8006c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2b14      	cmp	r3, #20
 8006c0e:	f200 80f0 	bhi.w	8006df2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006c12:	a201      	add	r2, pc, #4	@ (adr r2, 8006c18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c18:	08006c6d 	.word	0x08006c6d
 8006c1c:	08006df3 	.word	0x08006df3
 8006c20:	08006df3 	.word	0x08006df3
 8006c24:	08006df3 	.word	0x08006df3
 8006c28:	08006cad 	.word	0x08006cad
 8006c2c:	08006df3 	.word	0x08006df3
 8006c30:	08006df3 	.word	0x08006df3
 8006c34:	08006df3 	.word	0x08006df3
 8006c38:	08006cef 	.word	0x08006cef
 8006c3c:	08006df3 	.word	0x08006df3
 8006c40:	08006df3 	.word	0x08006df3
 8006c44:	08006df3 	.word	0x08006df3
 8006c48:	08006d2f 	.word	0x08006d2f
 8006c4c:	08006df3 	.word	0x08006df3
 8006c50:	08006df3 	.word	0x08006df3
 8006c54:	08006df3 	.word	0x08006df3
 8006c58:	08006d71 	.word	0x08006d71
 8006c5c:	08006df3 	.word	0x08006df3
 8006c60:	08006df3 	.word	0x08006df3
 8006c64:	08006df3 	.word	0x08006df3
 8006c68:	08006db1 	.word	0x08006db1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68b9      	ldr	r1, [r7, #8]
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 fa6c 	bl	8007150 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	699a      	ldr	r2, [r3, #24]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f042 0208 	orr.w	r2, r2, #8
 8006c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	699a      	ldr	r2, [r3, #24]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f022 0204 	bic.w	r2, r2, #4
 8006c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	6999      	ldr	r1, [r3, #24]
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	691a      	ldr	r2, [r3, #16]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	619a      	str	r2, [r3, #24]
      break;
 8006caa:	e0a5      	b.n	8006df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68b9      	ldr	r1, [r7, #8]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f000 fadc 	bl	8007270 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	699a      	ldr	r2, [r3, #24]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	699a      	ldr	r2, [r3, #24]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6999      	ldr	r1, [r3, #24]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	021a      	lsls	r2, r3, #8
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	430a      	orrs	r2, r1
 8006cea:	619a      	str	r2, [r3, #24]
      break;
 8006cec:	e084      	b.n	8006df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68b9      	ldr	r1, [r7, #8]
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f000 fb45 	bl	8007384 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	69da      	ldr	r2, [r3, #28]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f042 0208 	orr.w	r2, r2, #8
 8006d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69da      	ldr	r2, [r3, #28]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f022 0204 	bic.w	r2, r2, #4
 8006d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	69d9      	ldr	r1, [r3, #28]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	691a      	ldr	r2, [r3, #16]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	430a      	orrs	r2, r1
 8006d2a:	61da      	str	r2, [r3, #28]
      break;
 8006d2c:	e064      	b.n	8006df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	68b9      	ldr	r1, [r7, #8]
 8006d34:	4618      	mov	r0, r3
 8006d36:	f000 fbad 	bl	8007494 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	69da      	ldr	r2, [r3, #28]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	69da      	ldr	r2, [r3, #28]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69d9      	ldr	r1, [r3, #28]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	021a      	lsls	r2, r3, #8
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	61da      	str	r2, [r3, #28]
      break;
 8006d6e:	e043      	b.n	8006df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	68b9      	ldr	r1, [r7, #8]
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 fbf6 	bl	8007568 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f042 0208 	orr.w	r2, r2, #8
 8006d8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f022 0204 	bic.w	r2, r2, #4
 8006d9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	691a      	ldr	r2, [r3, #16]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	430a      	orrs	r2, r1
 8006dac:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006dae:	e023      	b.n	8006df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68b9      	ldr	r1, [r7, #8]
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 fc3a 	bl	8007630 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dda:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	021a      	lsls	r2, r3, #8
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	430a      	orrs	r2, r1
 8006dee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006df0:	e002      	b.n	8006df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	75fb      	strb	r3, [r7, #23]
      break;
 8006df6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3718      	adds	r7, #24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop

08006e0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e16:	2300      	movs	r3, #0
 8006e18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d101      	bne.n	8006e28 <HAL_TIM_ConfigClockSource+0x1c>
 8006e24:	2302      	movs	r3, #2
 8006e26:	e0b6      	b.n	8006f96 <HAL_TIM_ConfigClockSource+0x18a>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2202      	movs	r2, #2
 8006e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68ba      	ldr	r2, [r7, #8]
 8006e5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e64:	d03e      	beq.n	8006ee4 <HAL_TIM_ConfigClockSource+0xd8>
 8006e66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e6a:	f200 8087 	bhi.w	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e72:	f000 8086 	beq.w	8006f82 <HAL_TIM_ConfigClockSource+0x176>
 8006e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e7a:	d87f      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006e7c:	2b70      	cmp	r3, #112	@ 0x70
 8006e7e:	d01a      	beq.n	8006eb6 <HAL_TIM_ConfigClockSource+0xaa>
 8006e80:	2b70      	cmp	r3, #112	@ 0x70
 8006e82:	d87b      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006e84:	2b60      	cmp	r3, #96	@ 0x60
 8006e86:	d050      	beq.n	8006f2a <HAL_TIM_ConfigClockSource+0x11e>
 8006e88:	2b60      	cmp	r3, #96	@ 0x60
 8006e8a:	d877      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006e8c:	2b50      	cmp	r3, #80	@ 0x50
 8006e8e:	d03c      	beq.n	8006f0a <HAL_TIM_ConfigClockSource+0xfe>
 8006e90:	2b50      	cmp	r3, #80	@ 0x50
 8006e92:	d873      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006e94:	2b40      	cmp	r3, #64	@ 0x40
 8006e96:	d058      	beq.n	8006f4a <HAL_TIM_ConfigClockSource+0x13e>
 8006e98:	2b40      	cmp	r3, #64	@ 0x40
 8006e9a:	d86f      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006e9c:	2b30      	cmp	r3, #48	@ 0x30
 8006e9e:	d064      	beq.n	8006f6a <HAL_TIM_ConfigClockSource+0x15e>
 8006ea0:	2b30      	cmp	r3, #48	@ 0x30
 8006ea2:	d86b      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006ea4:	2b20      	cmp	r3, #32
 8006ea6:	d060      	beq.n	8006f6a <HAL_TIM_ConfigClockSource+0x15e>
 8006ea8:	2b20      	cmp	r3, #32
 8006eaa:	d867      	bhi.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d05c      	beq.n	8006f6a <HAL_TIM_ConfigClockSource+0x15e>
 8006eb0:	2b10      	cmp	r3, #16
 8006eb2:	d05a      	beq.n	8006f6a <HAL_TIM_ConfigClockSource+0x15e>
 8006eb4:	e062      	b.n	8006f7c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ec6:	f000 fc93 	bl	80077f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006ed8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	609a      	str	r2, [r3, #8]
      break;
 8006ee2:	e04f      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ef4:	f000 fc7c 	bl	80077f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	689a      	ldr	r2, [r3, #8]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f06:	609a      	str	r2, [r3, #8]
      break;
 8006f08:	e03c      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f16:	461a      	mov	r2, r3
 8006f18:	f000 fbf0 	bl	80076fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2150      	movs	r1, #80	@ 0x50
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 fc49 	bl	80077ba <TIM_ITRx_SetConfig>
      break;
 8006f28:	e02c      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f36:	461a      	mov	r2, r3
 8006f38:	f000 fc0f 	bl	800775a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2160      	movs	r1, #96	@ 0x60
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 fc39 	bl	80077ba <TIM_ITRx_SetConfig>
      break;
 8006f48:	e01c      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f56:	461a      	mov	r2, r3
 8006f58:	f000 fbd0 	bl	80076fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2140      	movs	r1, #64	@ 0x40
 8006f62:	4618      	mov	r0, r3
 8006f64:	f000 fc29 	bl	80077ba <TIM_ITRx_SetConfig>
      break;
 8006f68:	e00c      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4619      	mov	r1, r3
 8006f74:	4610      	mov	r0, r2
 8006f76:	f000 fc20 	bl	80077ba <TIM_ITRx_SetConfig>
      break;
 8006f7a:	e003      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f80:	e000      	b.n	8006f84 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006f82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3710      	adds	r7, #16
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b083      	sub	sp, #12
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006fa6:	bf00      	nop
 8006fa8:	370c      	adds	r7, #12
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr

08006fb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b083      	sub	sp, #12
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b083      	sub	sp, #12
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fce:	bf00      	nop
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fda:	b480      	push	{r7}
 8006fdc:	b083      	sub	sp, #12
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fe2:	bf00      	nop
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr

08006fee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b083      	sub	sp, #12
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ff6:	bf00      	nop
 8006ff8:	370c      	adds	r7, #12
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
	...

08007004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a46      	ldr	r2, [pc, #280]	@ (8007130 <TIM_Base_SetConfig+0x12c>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d013      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007022:	d00f      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a43      	ldr	r2, [pc, #268]	@ (8007134 <TIM_Base_SetConfig+0x130>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00b      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a42      	ldr	r2, [pc, #264]	@ (8007138 <TIM_Base_SetConfig+0x134>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d007      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a41      	ldr	r2, [pc, #260]	@ (800713c <TIM_Base_SetConfig+0x138>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d003      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a40      	ldr	r2, [pc, #256]	@ (8007140 <TIM_Base_SetConfig+0x13c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d108      	bne.n	8007056 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800704a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	4313      	orrs	r3, r2
 8007054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a35      	ldr	r2, [pc, #212]	@ (8007130 <TIM_Base_SetConfig+0x12c>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d01f      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007064:	d01b      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a32      	ldr	r2, [pc, #200]	@ (8007134 <TIM_Base_SetConfig+0x130>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d017      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a31      	ldr	r2, [pc, #196]	@ (8007138 <TIM_Base_SetConfig+0x134>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d013      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a30      	ldr	r2, [pc, #192]	@ (800713c <TIM_Base_SetConfig+0x138>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d00f      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a2f      	ldr	r2, [pc, #188]	@ (8007140 <TIM_Base_SetConfig+0x13c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d00b      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a2e      	ldr	r2, [pc, #184]	@ (8007144 <TIM_Base_SetConfig+0x140>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d007      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a2d      	ldr	r2, [pc, #180]	@ (8007148 <TIM_Base_SetConfig+0x144>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d003      	beq.n	800709e <TIM_Base_SetConfig+0x9a>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a2c      	ldr	r2, [pc, #176]	@ (800714c <TIM_Base_SetConfig+0x148>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d108      	bne.n	80070b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	4313      	orrs	r3, r2
 80070ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a16      	ldr	r2, [pc, #88]	@ (8007130 <TIM_Base_SetConfig+0x12c>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d00f      	beq.n	80070fc <TIM_Base_SetConfig+0xf8>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a18      	ldr	r2, [pc, #96]	@ (8007140 <TIM_Base_SetConfig+0x13c>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d00b      	beq.n	80070fc <TIM_Base_SetConfig+0xf8>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4a17      	ldr	r2, [pc, #92]	@ (8007144 <TIM_Base_SetConfig+0x140>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d007      	beq.n	80070fc <TIM_Base_SetConfig+0xf8>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a16      	ldr	r2, [pc, #88]	@ (8007148 <TIM_Base_SetConfig+0x144>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d003      	beq.n	80070fc <TIM_Base_SetConfig+0xf8>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a15      	ldr	r2, [pc, #84]	@ (800714c <TIM_Base_SetConfig+0x148>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d103      	bne.n	8007104 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	691b      	ldr	r3, [r3, #16]
 800710e:	f003 0301 	and.w	r3, r3, #1
 8007112:	2b01      	cmp	r3, #1
 8007114:	d105      	bne.n	8007122 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	f023 0201 	bic.w	r2, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	611a      	str	r2, [r3, #16]
  }
}
 8007122:	bf00      	nop
 8007124:	3714      	adds	r7, #20
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40012c00 	.word	0x40012c00
 8007134:	40000400 	.word	0x40000400
 8007138:	40000800 	.word	0x40000800
 800713c:	40000c00 	.word	0x40000c00
 8007140:	40013400 	.word	0x40013400
 8007144:	40014000 	.word	0x40014000
 8007148:	40014400 	.word	0x40014400
 800714c:	40014800 	.word	0x40014800

08007150 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007150:	b480      	push	{r7}
 8007152:	b087      	sub	sp, #28
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	f023 0201 	bic.w	r2, r3, #1
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800717e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f023 0303 	bic.w	r3, r3, #3
 800718a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	4313      	orrs	r3, r2
 8007194:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	f023 0302 	bic.w	r3, r3, #2
 800719c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	697a      	ldr	r2, [r7, #20]
 80071a4:	4313      	orrs	r3, r2
 80071a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a2c      	ldr	r2, [pc, #176]	@ (800725c <TIM_OC1_SetConfig+0x10c>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d00f      	beq.n	80071d0 <TIM_OC1_SetConfig+0x80>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a2b      	ldr	r2, [pc, #172]	@ (8007260 <TIM_OC1_SetConfig+0x110>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d00b      	beq.n	80071d0 <TIM_OC1_SetConfig+0x80>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007264 <TIM_OC1_SetConfig+0x114>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d007      	beq.n	80071d0 <TIM_OC1_SetConfig+0x80>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a29      	ldr	r2, [pc, #164]	@ (8007268 <TIM_OC1_SetConfig+0x118>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d003      	beq.n	80071d0 <TIM_OC1_SetConfig+0x80>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a28      	ldr	r2, [pc, #160]	@ (800726c <TIM_OC1_SetConfig+0x11c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d10c      	bne.n	80071ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f023 0308 	bic.w	r3, r3, #8
 80071d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	697a      	ldr	r2, [r7, #20]
 80071de:	4313      	orrs	r3, r2
 80071e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f023 0304 	bic.w	r3, r3, #4
 80071e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a1b      	ldr	r2, [pc, #108]	@ (800725c <TIM_OC1_SetConfig+0x10c>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00f      	beq.n	8007212 <TIM_OC1_SetConfig+0xc2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a1a      	ldr	r2, [pc, #104]	@ (8007260 <TIM_OC1_SetConfig+0x110>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d00b      	beq.n	8007212 <TIM_OC1_SetConfig+0xc2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a19      	ldr	r2, [pc, #100]	@ (8007264 <TIM_OC1_SetConfig+0x114>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d007      	beq.n	8007212 <TIM_OC1_SetConfig+0xc2>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a18      	ldr	r2, [pc, #96]	@ (8007268 <TIM_OC1_SetConfig+0x118>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d003      	beq.n	8007212 <TIM_OC1_SetConfig+0xc2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a17      	ldr	r2, [pc, #92]	@ (800726c <TIM_OC1_SetConfig+0x11c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d111      	bne.n	8007236 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007218:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007220:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	4313      	orrs	r3, r2
 800722a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	699b      	ldr	r3, [r3, #24]
 8007230:	693a      	ldr	r2, [r7, #16]
 8007232:	4313      	orrs	r3, r2
 8007234:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	693a      	ldr	r2, [r7, #16]
 800723a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	621a      	str	r2, [r3, #32]
}
 8007250:	bf00      	nop
 8007252:	371c      	adds	r7, #28
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr
 800725c:	40012c00 	.word	0x40012c00
 8007260:	40013400 	.word	0x40013400
 8007264:	40014000 	.word	0x40014000
 8007268:	40014400 	.word	0x40014400
 800726c:	40014800 	.word	0x40014800

08007270 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007270:	b480      	push	{r7}
 8007272:	b087      	sub	sp, #28
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a1b      	ldr	r3, [r3, #32]
 800727e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6a1b      	ldr	r3, [r3, #32]
 8007284:	f023 0210 	bic.w	r2, r3, #16
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800729e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	021b      	lsls	r3, r3, #8
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	4313      	orrs	r3, r2
 80072b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	f023 0320 	bic.w	r3, r3, #32
 80072be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	011b      	lsls	r3, r3, #4
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a28      	ldr	r2, [pc, #160]	@ (8007370 <TIM_OC2_SetConfig+0x100>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d003      	beq.n	80072dc <TIM_OC2_SetConfig+0x6c>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a27      	ldr	r2, [pc, #156]	@ (8007374 <TIM_OC2_SetConfig+0x104>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d10d      	bne.n	80072f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	011b      	lsls	r3, r3, #4
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a1d      	ldr	r2, [pc, #116]	@ (8007370 <TIM_OC2_SetConfig+0x100>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d00f      	beq.n	8007320 <TIM_OC2_SetConfig+0xb0>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a1c      	ldr	r2, [pc, #112]	@ (8007374 <TIM_OC2_SetConfig+0x104>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d00b      	beq.n	8007320 <TIM_OC2_SetConfig+0xb0>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a1b      	ldr	r2, [pc, #108]	@ (8007378 <TIM_OC2_SetConfig+0x108>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d007      	beq.n	8007320 <TIM_OC2_SetConfig+0xb0>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a1a      	ldr	r2, [pc, #104]	@ (800737c <TIM_OC2_SetConfig+0x10c>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d003      	beq.n	8007320 <TIM_OC2_SetConfig+0xb0>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	4a19      	ldr	r2, [pc, #100]	@ (8007380 <TIM_OC2_SetConfig+0x110>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d113      	bne.n	8007348 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007326:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800732e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	4313      	orrs	r3, r2
 800733a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	699b      	ldr	r3, [r3, #24]
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	4313      	orrs	r3, r2
 8007346:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	693a      	ldr	r2, [r7, #16]
 800734c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	621a      	str	r2, [r3, #32]
}
 8007362:	bf00      	nop
 8007364:	371c      	adds	r7, #28
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	40012c00 	.word	0x40012c00
 8007374:	40013400 	.word	0x40013400
 8007378:	40014000 	.word	0x40014000
 800737c:	40014400 	.word	0x40014400
 8007380:	40014800 	.word	0x40014800

08007384 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007384:	b480      	push	{r7}
 8007386:	b087      	sub	sp, #28
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6a1b      	ldr	r3, [r3, #32]
 8007392:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a1b      	ldr	r3, [r3, #32]
 8007398:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	69db      	ldr	r3, [r3, #28]
 80073aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f023 0303 	bic.w	r3, r3, #3
 80073be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80073d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	021b      	lsls	r3, r3, #8
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	4313      	orrs	r3, r2
 80073dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a27      	ldr	r2, [pc, #156]	@ (8007480 <TIM_OC3_SetConfig+0xfc>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d003      	beq.n	80073ee <TIM_OC3_SetConfig+0x6a>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a26      	ldr	r2, [pc, #152]	@ (8007484 <TIM_OC3_SetConfig+0x100>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d10d      	bne.n	800740a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80073f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	021b      	lsls	r3, r3, #8
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	4313      	orrs	r3, r2
 8007400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a1c      	ldr	r2, [pc, #112]	@ (8007480 <TIM_OC3_SetConfig+0xfc>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d00f      	beq.n	8007432 <TIM_OC3_SetConfig+0xae>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a1b      	ldr	r2, [pc, #108]	@ (8007484 <TIM_OC3_SetConfig+0x100>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d00b      	beq.n	8007432 <TIM_OC3_SetConfig+0xae>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a1a      	ldr	r2, [pc, #104]	@ (8007488 <TIM_OC3_SetConfig+0x104>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d007      	beq.n	8007432 <TIM_OC3_SetConfig+0xae>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a19      	ldr	r2, [pc, #100]	@ (800748c <TIM_OC3_SetConfig+0x108>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d003      	beq.n	8007432 <TIM_OC3_SetConfig+0xae>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a18      	ldr	r2, [pc, #96]	@ (8007490 <TIM_OC3_SetConfig+0x10c>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d113      	bne.n	800745a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007438:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007440:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	011b      	lsls	r3, r3, #4
 8007448:	693a      	ldr	r2, [r7, #16]
 800744a:	4313      	orrs	r3, r2
 800744c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	011b      	lsls	r3, r3, #4
 8007454:	693a      	ldr	r2, [r7, #16]
 8007456:	4313      	orrs	r3, r2
 8007458:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	693a      	ldr	r2, [r7, #16]
 800745e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	685a      	ldr	r2, [r3, #4]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	621a      	str	r2, [r3, #32]
}
 8007474:	bf00      	nop
 8007476:	371c      	adds	r7, #28
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	40012c00 	.word	0x40012c00
 8007484:	40013400 	.word	0x40013400
 8007488:	40014000 	.word	0x40014000
 800748c:	40014400 	.word	0x40014400
 8007490:	40014800 	.word	0x40014800

08007494 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	69db      	ldr	r3, [r3, #28]
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80074c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	021b      	lsls	r3, r3, #8
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	4313      	orrs	r3, r2
 80074da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80074e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	031b      	lsls	r3, r3, #12
 80074ea:	693a      	ldr	r2, [r7, #16]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a18      	ldr	r2, [pc, #96]	@ (8007554 <TIM_OC4_SetConfig+0xc0>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d00f      	beq.n	8007518 <TIM_OC4_SetConfig+0x84>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a17      	ldr	r2, [pc, #92]	@ (8007558 <TIM_OC4_SetConfig+0xc4>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d00b      	beq.n	8007518 <TIM_OC4_SetConfig+0x84>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a16      	ldr	r2, [pc, #88]	@ (800755c <TIM_OC4_SetConfig+0xc8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d007      	beq.n	8007518 <TIM_OC4_SetConfig+0x84>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a15      	ldr	r2, [pc, #84]	@ (8007560 <TIM_OC4_SetConfig+0xcc>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d003      	beq.n	8007518 <TIM_OC4_SetConfig+0x84>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a14      	ldr	r2, [pc, #80]	@ (8007564 <TIM_OC4_SetConfig+0xd0>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d109      	bne.n	800752c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800751e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	019b      	lsls	r3, r3, #6
 8007526:	697a      	ldr	r2, [r7, #20]
 8007528:	4313      	orrs	r3, r2
 800752a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	693a      	ldr	r2, [r7, #16]
 8007544:	621a      	str	r2, [r3, #32]
}
 8007546:	bf00      	nop
 8007548:	371c      	adds	r7, #28
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop
 8007554:	40012c00 	.word	0x40012c00
 8007558:	40013400 	.word	0x40013400
 800755c:	40014000 	.word	0x40014000
 8007560:	40014400 	.word	0x40014400
 8007564:	40014800 	.word	0x40014800

08007568 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007568:	b480      	push	{r7}
 800756a:	b087      	sub	sp, #28
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800758e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800759a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80075ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	041b      	lsls	r3, r3, #16
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a17      	ldr	r2, [pc, #92]	@ (800761c <TIM_OC5_SetConfig+0xb4>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d00f      	beq.n	80075e2 <TIM_OC5_SetConfig+0x7a>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a16      	ldr	r2, [pc, #88]	@ (8007620 <TIM_OC5_SetConfig+0xb8>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d00b      	beq.n	80075e2 <TIM_OC5_SetConfig+0x7a>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a15      	ldr	r2, [pc, #84]	@ (8007624 <TIM_OC5_SetConfig+0xbc>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d007      	beq.n	80075e2 <TIM_OC5_SetConfig+0x7a>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a14      	ldr	r2, [pc, #80]	@ (8007628 <TIM_OC5_SetConfig+0xc0>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d003      	beq.n	80075e2 <TIM_OC5_SetConfig+0x7a>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a13      	ldr	r2, [pc, #76]	@ (800762c <TIM_OC5_SetConfig+0xc4>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d109      	bne.n	80075f6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	695b      	ldr	r3, [r3, #20]
 80075ee:	021b      	lsls	r3, r3, #8
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	697a      	ldr	r2, [r7, #20]
 80075fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685a      	ldr	r2, [r3, #4]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	693a      	ldr	r2, [r7, #16]
 800760e:	621a      	str	r2, [r3, #32]
}
 8007610:	bf00      	nop
 8007612:	371c      	adds	r7, #28
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	40012c00 	.word	0x40012c00
 8007620:	40013400 	.word	0x40013400
 8007624:	40014000 	.word	0x40014000
 8007628:	40014400 	.word	0x40014400
 800762c:	40014800 	.word	0x40014800

08007630 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007630:	b480      	push	{r7}
 8007632:	b087      	sub	sp, #28
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a1b      	ldr	r3, [r3, #32]
 8007644:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800765e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	021b      	lsls	r3, r3, #8
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	4313      	orrs	r3, r2
 800766e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007676:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	051b      	lsls	r3, r3, #20
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	4313      	orrs	r3, r2
 8007682:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a18      	ldr	r2, [pc, #96]	@ (80076e8 <TIM_OC6_SetConfig+0xb8>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d00f      	beq.n	80076ac <TIM_OC6_SetConfig+0x7c>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a17      	ldr	r2, [pc, #92]	@ (80076ec <TIM_OC6_SetConfig+0xbc>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d00b      	beq.n	80076ac <TIM_OC6_SetConfig+0x7c>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a16      	ldr	r2, [pc, #88]	@ (80076f0 <TIM_OC6_SetConfig+0xc0>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d007      	beq.n	80076ac <TIM_OC6_SetConfig+0x7c>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a15      	ldr	r2, [pc, #84]	@ (80076f4 <TIM_OC6_SetConfig+0xc4>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d003      	beq.n	80076ac <TIM_OC6_SetConfig+0x7c>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a14      	ldr	r2, [pc, #80]	@ (80076f8 <TIM_OC6_SetConfig+0xc8>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d109      	bne.n	80076c0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80076b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	695b      	ldr	r3, [r3, #20]
 80076b8:	029b      	lsls	r3, r3, #10
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	4313      	orrs	r3, r2
 80076be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	685a      	ldr	r2, [r3, #4]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	693a      	ldr	r2, [r7, #16]
 80076d8:	621a      	str	r2, [r3, #32]
}
 80076da:	bf00      	nop
 80076dc:	371c      	adds	r7, #28
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	40012c00 	.word	0x40012c00
 80076ec:	40013400 	.word	0x40013400
 80076f0:	40014000 	.word	0x40014000
 80076f4:	40014400 	.word	0x40014400
 80076f8:	40014800 	.word	0x40014800

080076fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b087      	sub	sp, #28
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6a1b      	ldr	r3, [r3, #32]
 800770c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	f023 0201 	bic.w	r2, r3, #1
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	699b      	ldr	r3, [r3, #24]
 800771e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007726:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	011b      	lsls	r3, r3, #4
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	4313      	orrs	r3, r2
 8007730:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f023 030a 	bic.w	r3, r3, #10
 8007738:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	4313      	orrs	r3, r2
 8007740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	621a      	str	r2, [r3, #32]
}
 800774e:	bf00      	nop
 8007750:	371c      	adds	r7, #28
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr

0800775a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800775a:	b480      	push	{r7}
 800775c:	b087      	sub	sp, #28
 800775e:	af00      	add	r7, sp, #0
 8007760:	60f8      	str	r0, [r7, #12]
 8007762:	60b9      	str	r1, [r7, #8]
 8007764:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6a1b      	ldr	r3, [r3, #32]
 800776a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6a1b      	ldr	r3, [r3, #32]
 8007770:	f023 0210 	bic.w	r2, r3, #16
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	699b      	ldr	r3, [r3, #24]
 800777c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007784:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	031b      	lsls	r3, r3, #12
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	4313      	orrs	r3, r2
 800778e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007796:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	011b      	lsls	r3, r3, #4
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	4313      	orrs	r3, r2
 80077a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	697a      	ldr	r2, [r7, #20]
 80077ac:	621a      	str	r2, [r3, #32]
}
 80077ae:	bf00      	nop
 80077b0:	371c      	adds	r7, #28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b085      	sub	sp, #20
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
 80077c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	f043 0307 	orr.w	r3, r3, #7
 80077dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	609a      	str	r2, [r3, #8]
}
 80077e4:	bf00      	nop
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
 80077fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800780a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	021a      	lsls	r2, r3, #8
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	431a      	orrs	r2, r3
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	4313      	orrs	r3, r2
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	609a      	str	r2, [r3, #8]
}
 8007824:	bf00      	nop
 8007826:	371c      	adds	r7, #28
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007830:	b480      	push	{r7}
 8007832:	b087      	sub	sp, #28
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	f003 031f 	and.w	r3, r3, #31
 8007842:	2201      	movs	r2, #1
 8007844:	fa02 f303 	lsl.w	r3, r2, r3
 8007848:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6a1a      	ldr	r2, [r3, #32]
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	43db      	mvns	r3, r3
 8007852:	401a      	ands	r2, r3
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	6a1a      	ldr	r2, [r3, #32]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	f003 031f 	and.w	r3, r3, #31
 8007862:	6879      	ldr	r1, [r7, #4]
 8007864:	fa01 f303 	lsl.w	r3, r1, r3
 8007868:	431a      	orrs	r2, r3
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	621a      	str	r2, [r3, #32]
}
 800786e:	bf00      	nop
 8007870:	371c      	adds	r7, #28
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr
	...

0800787c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800788c:	2b01      	cmp	r3, #1
 800788e:	d101      	bne.n	8007894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007890:	2302      	movs	r3, #2
 8007892:	e068      	b.n	8007966 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2202      	movs	r2, #2
 80078a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a2e      	ldr	r2, [pc, #184]	@ (8007974 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d004      	beq.n	80078c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a2d      	ldr	r2, [pc, #180]	@ (8007978 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d108      	bne.n	80078da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80078ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a1e      	ldr	r2, [pc, #120]	@ (8007974 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d01d      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007906:	d018      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a1b      	ldr	r2, [pc, #108]	@ (800797c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d013      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a1a      	ldr	r2, [pc, #104]	@ (8007980 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d00e      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a18      	ldr	r2, [pc, #96]	@ (8007984 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d009      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a13      	ldr	r2, [pc, #76]	@ (8007978 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d004      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a14      	ldr	r2, [pc, #80]	@ (8007988 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d10c      	bne.n	8007954 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007940:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	68ba      	ldr	r2, [r7, #8]
 8007948:	4313      	orrs	r3, r2
 800794a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3714      	adds	r7, #20
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	40012c00 	.word	0x40012c00
 8007978:	40013400 	.word	0x40013400
 800797c:	40000400 	.word	0x40000400
 8007980:	40000800 	.word	0x40000800
 8007984:	40000c00 	.word	0x40000c00
 8007988:	40014000 	.word	0x40014000

0800798c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079a8:	bf00      	nop
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e040      	b.n	8007a5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d106      	bne.n	80079f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7fb fa62 	bl	8002eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2224      	movs	r2, #36	@ 0x24
 80079f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f022 0201 	bic.w	r2, r2, #1
 8007a04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d002      	beq.n	8007a14 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fae0 	bl	8007fd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 f825 	bl	8007a64 <UART_SetConfig>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d101      	bne.n	8007a24 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	e01b      	b.n	8007a5c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685a      	ldr	r2, [r3, #4]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007a32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007a42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f042 0201 	orr.w	r2, r2, #1
 8007a52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 fb5f 	bl	8008118 <UART_CheckIdleState>
 8007a5a:	4603      	mov	r3, r0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3708      	adds	r7, #8
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a68:	b08a      	sub	sp, #40	@ 0x28
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	689a      	ldr	r2, [r3, #8]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	431a      	orrs	r2, r3
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	431a      	orrs	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	69db      	ldr	r3, [r3, #28]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	4ba4      	ldr	r3, [pc, #656]	@ (8007d24 <UART_SetConfig+0x2c0>)
 8007a94:	4013      	ands	r3, r2
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	6812      	ldr	r2, [r2, #0]
 8007a9a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a9c:	430b      	orrs	r3, r1
 8007a9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	68da      	ldr	r2, [r3, #12]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	430a      	orrs	r2, r1
 8007ab4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a99      	ldr	r2, [pc, #612]	@ (8007d28 <UART_SetConfig+0x2c4>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d004      	beq.n	8007ad0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6a1b      	ldr	r3, [r3, #32]
 8007aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007acc:	4313      	orrs	r3, r2
 8007ace:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a90      	ldr	r2, [pc, #576]	@ (8007d2c <UART_SetConfig+0x2c8>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d126      	bne.n	8007b3c <UART_SetConfig+0xd8>
 8007aee:	4b90      	ldr	r3, [pc, #576]	@ (8007d30 <UART_SetConfig+0x2cc>)
 8007af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007af4:	f003 0303 	and.w	r3, r3, #3
 8007af8:	2b03      	cmp	r3, #3
 8007afa:	d81b      	bhi.n	8007b34 <UART_SetConfig+0xd0>
 8007afc:	a201      	add	r2, pc, #4	@ (adr r2, 8007b04 <UART_SetConfig+0xa0>)
 8007afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b02:	bf00      	nop
 8007b04:	08007b15 	.word	0x08007b15
 8007b08:	08007b25 	.word	0x08007b25
 8007b0c:	08007b1d 	.word	0x08007b1d
 8007b10:	08007b2d 	.word	0x08007b2d
 8007b14:	2301      	movs	r3, #1
 8007b16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b1a:	e116      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b22:	e112      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007b24:	2304      	movs	r3, #4
 8007b26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b2a:	e10e      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007b2c:	2308      	movs	r3, #8
 8007b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b32:	e10a      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007b34:	2310      	movs	r3, #16
 8007b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b3a:	e106      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a7c      	ldr	r2, [pc, #496]	@ (8007d34 <UART_SetConfig+0x2d0>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d138      	bne.n	8007bb8 <UART_SetConfig+0x154>
 8007b46:	4b7a      	ldr	r3, [pc, #488]	@ (8007d30 <UART_SetConfig+0x2cc>)
 8007b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b4c:	f003 030c 	and.w	r3, r3, #12
 8007b50:	2b0c      	cmp	r3, #12
 8007b52:	d82d      	bhi.n	8007bb0 <UART_SetConfig+0x14c>
 8007b54:	a201      	add	r2, pc, #4	@ (adr r2, 8007b5c <UART_SetConfig+0xf8>)
 8007b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5a:	bf00      	nop
 8007b5c:	08007b91 	.word	0x08007b91
 8007b60:	08007bb1 	.word	0x08007bb1
 8007b64:	08007bb1 	.word	0x08007bb1
 8007b68:	08007bb1 	.word	0x08007bb1
 8007b6c:	08007ba1 	.word	0x08007ba1
 8007b70:	08007bb1 	.word	0x08007bb1
 8007b74:	08007bb1 	.word	0x08007bb1
 8007b78:	08007bb1 	.word	0x08007bb1
 8007b7c:	08007b99 	.word	0x08007b99
 8007b80:	08007bb1 	.word	0x08007bb1
 8007b84:	08007bb1 	.word	0x08007bb1
 8007b88:	08007bb1 	.word	0x08007bb1
 8007b8c:	08007ba9 	.word	0x08007ba9
 8007b90:	2300      	movs	r3, #0
 8007b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b96:	e0d8      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007b98:	2302      	movs	r3, #2
 8007b9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b9e:	e0d4      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007ba0:	2304      	movs	r3, #4
 8007ba2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ba6:	e0d0      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007ba8:	2308      	movs	r3, #8
 8007baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bae:	e0cc      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007bb0:	2310      	movs	r3, #16
 8007bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bb6:	e0c8      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a5e      	ldr	r2, [pc, #376]	@ (8007d38 <UART_SetConfig+0x2d4>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d125      	bne.n	8007c0e <UART_SetConfig+0x1aa>
 8007bc2:	4b5b      	ldr	r3, [pc, #364]	@ (8007d30 <UART_SetConfig+0x2cc>)
 8007bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007bcc:	2b30      	cmp	r3, #48	@ 0x30
 8007bce:	d016      	beq.n	8007bfe <UART_SetConfig+0x19a>
 8007bd0:	2b30      	cmp	r3, #48	@ 0x30
 8007bd2:	d818      	bhi.n	8007c06 <UART_SetConfig+0x1a2>
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d00a      	beq.n	8007bee <UART_SetConfig+0x18a>
 8007bd8:	2b20      	cmp	r3, #32
 8007bda:	d814      	bhi.n	8007c06 <UART_SetConfig+0x1a2>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <UART_SetConfig+0x182>
 8007be0:	2b10      	cmp	r3, #16
 8007be2:	d008      	beq.n	8007bf6 <UART_SetConfig+0x192>
 8007be4:	e00f      	b.n	8007c06 <UART_SetConfig+0x1a2>
 8007be6:	2300      	movs	r3, #0
 8007be8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bec:	e0ad      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007bee:	2302      	movs	r3, #2
 8007bf0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bf4:	e0a9      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007bf6:	2304      	movs	r3, #4
 8007bf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bfc:	e0a5      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007bfe:	2308      	movs	r3, #8
 8007c00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c04:	e0a1      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c06:	2310      	movs	r3, #16
 8007c08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c0c:	e09d      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a4a      	ldr	r2, [pc, #296]	@ (8007d3c <UART_SetConfig+0x2d8>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d125      	bne.n	8007c64 <UART_SetConfig+0x200>
 8007c18:	4b45      	ldr	r3, [pc, #276]	@ (8007d30 <UART_SetConfig+0x2cc>)
 8007c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c1e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007c22:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c24:	d016      	beq.n	8007c54 <UART_SetConfig+0x1f0>
 8007c26:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c28:	d818      	bhi.n	8007c5c <UART_SetConfig+0x1f8>
 8007c2a:	2b80      	cmp	r3, #128	@ 0x80
 8007c2c:	d00a      	beq.n	8007c44 <UART_SetConfig+0x1e0>
 8007c2e:	2b80      	cmp	r3, #128	@ 0x80
 8007c30:	d814      	bhi.n	8007c5c <UART_SetConfig+0x1f8>
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d002      	beq.n	8007c3c <UART_SetConfig+0x1d8>
 8007c36:	2b40      	cmp	r3, #64	@ 0x40
 8007c38:	d008      	beq.n	8007c4c <UART_SetConfig+0x1e8>
 8007c3a:	e00f      	b.n	8007c5c <UART_SetConfig+0x1f8>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c42:	e082      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c44:	2302      	movs	r3, #2
 8007c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c4a:	e07e      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c4c:	2304      	movs	r3, #4
 8007c4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c52:	e07a      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c54:	2308      	movs	r3, #8
 8007c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c5a:	e076      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c5c:	2310      	movs	r3, #16
 8007c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c62:	e072      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a35      	ldr	r2, [pc, #212]	@ (8007d40 <UART_SetConfig+0x2dc>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d12a      	bne.n	8007cc4 <UART_SetConfig+0x260>
 8007c6e:	4b30      	ldr	r3, [pc, #192]	@ (8007d30 <UART_SetConfig+0x2cc>)
 8007c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c7c:	d01a      	beq.n	8007cb4 <UART_SetConfig+0x250>
 8007c7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c82:	d81b      	bhi.n	8007cbc <UART_SetConfig+0x258>
 8007c84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c88:	d00c      	beq.n	8007ca4 <UART_SetConfig+0x240>
 8007c8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c8e:	d815      	bhi.n	8007cbc <UART_SetConfig+0x258>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d003      	beq.n	8007c9c <UART_SetConfig+0x238>
 8007c94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c98:	d008      	beq.n	8007cac <UART_SetConfig+0x248>
 8007c9a:	e00f      	b.n	8007cbc <UART_SetConfig+0x258>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ca2:	e052      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007caa:	e04e      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007cac:	2304      	movs	r3, #4
 8007cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cb2:	e04a      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007cb4:	2308      	movs	r3, #8
 8007cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cba:	e046      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007cbc:	2310      	movs	r3, #16
 8007cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cc2:	e042      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a17      	ldr	r2, [pc, #92]	@ (8007d28 <UART_SetConfig+0x2c4>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d13a      	bne.n	8007d44 <UART_SetConfig+0x2e0>
 8007cce:	4b18      	ldr	r3, [pc, #96]	@ (8007d30 <UART_SetConfig+0x2cc>)
 8007cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007cd8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cdc:	d01a      	beq.n	8007d14 <UART_SetConfig+0x2b0>
 8007cde:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ce2:	d81b      	bhi.n	8007d1c <UART_SetConfig+0x2b8>
 8007ce4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ce8:	d00c      	beq.n	8007d04 <UART_SetConfig+0x2a0>
 8007cea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cee:	d815      	bhi.n	8007d1c <UART_SetConfig+0x2b8>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d003      	beq.n	8007cfc <UART_SetConfig+0x298>
 8007cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cf8:	d008      	beq.n	8007d0c <UART_SetConfig+0x2a8>
 8007cfa:	e00f      	b.n	8007d1c <UART_SetConfig+0x2b8>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d02:	e022      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007d04:	2302      	movs	r3, #2
 8007d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d0a:	e01e      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007d0c:	2304      	movs	r3, #4
 8007d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d12:	e01a      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007d14:	2308      	movs	r3, #8
 8007d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d1a:	e016      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007d1c:	2310      	movs	r3, #16
 8007d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d22:	e012      	b.n	8007d4a <UART_SetConfig+0x2e6>
 8007d24:	efff69f3 	.word	0xefff69f3
 8007d28:	40008000 	.word	0x40008000
 8007d2c:	40013800 	.word	0x40013800
 8007d30:	40021000 	.word	0x40021000
 8007d34:	40004400 	.word	0x40004400
 8007d38:	40004800 	.word	0x40004800
 8007d3c:	40004c00 	.word	0x40004c00
 8007d40:	40005000 	.word	0x40005000
 8007d44:	2310      	movs	r3, #16
 8007d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a9f      	ldr	r2, [pc, #636]	@ (8007fcc <UART_SetConfig+0x568>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d17a      	bne.n	8007e4a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d58:	2b08      	cmp	r3, #8
 8007d5a:	d824      	bhi.n	8007da6 <UART_SetConfig+0x342>
 8007d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d64 <UART_SetConfig+0x300>)
 8007d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d62:	bf00      	nop
 8007d64:	08007d89 	.word	0x08007d89
 8007d68:	08007da7 	.word	0x08007da7
 8007d6c:	08007d91 	.word	0x08007d91
 8007d70:	08007da7 	.word	0x08007da7
 8007d74:	08007d97 	.word	0x08007d97
 8007d78:	08007da7 	.word	0x08007da7
 8007d7c:	08007da7 	.word	0x08007da7
 8007d80:	08007da7 	.word	0x08007da7
 8007d84:	08007d9f 	.word	0x08007d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d88:	f7fd feac 	bl	8005ae4 <HAL_RCC_GetPCLK1Freq>
 8007d8c:	61f8      	str	r0, [r7, #28]
        break;
 8007d8e:	e010      	b.n	8007db2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d90:	4b8f      	ldr	r3, [pc, #572]	@ (8007fd0 <UART_SetConfig+0x56c>)
 8007d92:	61fb      	str	r3, [r7, #28]
        break;
 8007d94:	e00d      	b.n	8007db2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d96:	f7fd fe0d 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8007d9a:	61f8      	str	r0, [r7, #28]
        break;
 8007d9c:	e009      	b.n	8007db2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007da2:	61fb      	str	r3, [r7, #28]
        break;
 8007da4:	e005      	b.n	8007db2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007da6:	2300      	movs	r3, #0
 8007da8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007db0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	f000 80fb 	beq.w	8007fb0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	685a      	ldr	r2, [r3, #4]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	005b      	lsls	r3, r3, #1
 8007dc2:	4413      	add	r3, r2
 8007dc4:	69fa      	ldr	r2, [r7, #28]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d305      	bcc.n	8007dd6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007dd0:	69fa      	ldr	r2, [r7, #28]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d903      	bls.n	8007dde <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007ddc:	e0e8      	b.n	8007fb0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	2200      	movs	r2, #0
 8007de2:	461c      	mov	r4, r3
 8007de4:	4615      	mov	r5, r2
 8007de6:	f04f 0200 	mov.w	r2, #0
 8007dea:	f04f 0300 	mov.w	r3, #0
 8007dee:	022b      	lsls	r3, r5, #8
 8007df0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007df4:	0222      	lsls	r2, r4, #8
 8007df6:	68f9      	ldr	r1, [r7, #12]
 8007df8:	6849      	ldr	r1, [r1, #4]
 8007dfa:	0849      	lsrs	r1, r1, #1
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	4688      	mov	r8, r1
 8007e00:	4681      	mov	r9, r0
 8007e02:	eb12 0a08 	adds.w	sl, r2, r8
 8007e06:	eb43 0b09 	adc.w	fp, r3, r9
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	603b      	str	r3, [r7, #0]
 8007e12:	607a      	str	r2, [r7, #4]
 8007e14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e18:	4650      	mov	r0, sl
 8007e1a:	4659      	mov	r1, fp
 8007e1c:	f7f8 ff54 	bl	8000cc8 <__aeabi_uldivmod>
 8007e20:	4602      	mov	r2, r0
 8007e22:	460b      	mov	r3, r1
 8007e24:	4613      	mov	r3, r2
 8007e26:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e2e:	d308      	bcc.n	8007e42 <UART_SetConfig+0x3de>
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e36:	d204      	bcs.n	8007e42 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	69ba      	ldr	r2, [r7, #24]
 8007e3e:	60da      	str	r2, [r3, #12]
 8007e40:	e0b6      	b.n	8007fb0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007e48:	e0b2      	b.n	8007fb0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	69db      	ldr	r3, [r3, #28]
 8007e4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e52:	d15e      	bne.n	8007f12 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007e54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007e58:	2b08      	cmp	r3, #8
 8007e5a:	d828      	bhi.n	8007eae <UART_SetConfig+0x44a>
 8007e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e64 <UART_SetConfig+0x400>)
 8007e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e62:	bf00      	nop
 8007e64:	08007e89 	.word	0x08007e89
 8007e68:	08007e91 	.word	0x08007e91
 8007e6c:	08007e99 	.word	0x08007e99
 8007e70:	08007eaf 	.word	0x08007eaf
 8007e74:	08007e9f 	.word	0x08007e9f
 8007e78:	08007eaf 	.word	0x08007eaf
 8007e7c:	08007eaf 	.word	0x08007eaf
 8007e80:	08007eaf 	.word	0x08007eaf
 8007e84:	08007ea7 	.word	0x08007ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e88:	f7fd fe2c 	bl	8005ae4 <HAL_RCC_GetPCLK1Freq>
 8007e8c:	61f8      	str	r0, [r7, #28]
        break;
 8007e8e:	e014      	b.n	8007eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e90:	f7fd fe3e 	bl	8005b10 <HAL_RCC_GetPCLK2Freq>
 8007e94:	61f8      	str	r0, [r7, #28]
        break;
 8007e96:	e010      	b.n	8007eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e98:	4b4d      	ldr	r3, [pc, #308]	@ (8007fd0 <UART_SetConfig+0x56c>)
 8007e9a:	61fb      	str	r3, [r7, #28]
        break;
 8007e9c:	e00d      	b.n	8007eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e9e:	f7fd fd89 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8007ea2:	61f8      	str	r0, [r7, #28]
        break;
 8007ea4:	e009      	b.n	8007eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eaa:	61fb      	str	r3, [r7, #28]
        break;
 8007eac:	e005      	b.n	8007eba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007eb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d077      	beq.n	8007fb0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	005a      	lsls	r2, r3, #1
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	085b      	lsrs	r3, r3, #1
 8007eca:	441a      	add	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ed4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ed6:	69bb      	ldr	r3, [r7, #24]
 8007ed8:	2b0f      	cmp	r3, #15
 8007eda:	d916      	bls.n	8007f0a <UART_SetConfig+0x4a6>
 8007edc:	69bb      	ldr	r3, [r7, #24]
 8007ede:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ee2:	d212      	bcs.n	8007f0a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	f023 030f 	bic.w	r3, r3, #15
 8007eec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	085b      	lsrs	r3, r3, #1
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	f003 0307 	and.w	r3, r3, #7
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	8afb      	ldrh	r3, [r7, #22]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	8afa      	ldrh	r2, [r7, #22]
 8007f06:	60da      	str	r2, [r3, #12]
 8007f08:	e052      	b.n	8007fb0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007f10:	e04e      	b.n	8007fb0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f12:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f16:	2b08      	cmp	r3, #8
 8007f18:	d827      	bhi.n	8007f6a <UART_SetConfig+0x506>
 8007f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f20 <UART_SetConfig+0x4bc>)
 8007f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f20:	08007f45 	.word	0x08007f45
 8007f24:	08007f4d 	.word	0x08007f4d
 8007f28:	08007f55 	.word	0x08007f55
 8007f2c:	08007f6b 	.word	0x08007f6b
 8007f30:	08007f5b 	.word	0x08007f5b
 8007f34:	08007f6b 	.word	0x08007f6b
 8007f38:	08007f6b 	.word	0x08007f6b
 8007f3c:	08007f6b 	.word	0x08007f6b
 8007f40:	08007f63 	.word	0x08007f63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f44:	f7fd fdce 	bl	8005ae4 <HAL_RCC_GetPCLK1Freq>
 8007f48:	61f8      	str	r0, [r7, #28]
        break;
 8007f4a:	e014      	b.n	8007f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f4c:	f7fd fde0 	bl	8005b10 <HAL_RCC_GetPCLK2Freq>
 8007f50:	61f8      	str	r0, [r7, #28]
        break;
 8007f52:	e010      	b.n	8007f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f54:	4b1e      	ldr	r3, [pc, #120]	@ (8007fd0 <UART_SetConfig+0x56c>)
 8007f56:	61fb      	str	r3, [r7, #28]
        break;
 8007f58:	e00d      	b.n	8007f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f5a:	f7fd fd2b 	bl	80059b4 <HAL_RCC_GetSysClockFreq>
 8007f5e:	61f8      	str	r0, [r7, #28]
        break;
 8007f60:	e009      	b.n	8007f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f66:	61fb      	str	r3, [r7, #28]
        break;
 8007f68:	e005      	b.n	8007f76 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f74:	bf00      	nop
    }

    if (pclk != 0U)
 8007f76:	69fb      	ldr	r3, [r7, #28]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d019      	beq.n	8007fb0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	085a      	lsrs	r2, r3, #1
 8007f82:	69fb      	ldr	r3, [r7, #28]
 8007f84:	441a      	add	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f8e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	2b0f      	cmp	r3, #15
 8007f94:	d909      	bls.n	8007faa <UART_SetConfig+0x546>
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f9c:	d205      	bcs.n	8007faa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	60da      	str	r2, [r3, #12]
 8007fa8:	e002      	b.n	8007fb0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007fbc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3728      	adds	r7, #40	@ 0x28
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fca:	bf00      	nop
 8007fcc:	40008000 	.word	0x40008000
 8007fd0:	00f42400 	.word	0x00f42400

08007fd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe0:	f003 0308 	and.w	r3, r3, #8
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00a      	beq.n	8007ffe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008002:	f003 0301 	and.w	r3, r3, #1
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00a      	beq.n	8008020 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	430a      	orrs	r2, r1
 800801e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008024:	f003 0302 	and.w	r3, r3, #2
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00a      	beq.n	8008042 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685b      	ldr	r3, [r3, #4]
 8008032:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	430a      	orrs	r2, r1
 8008040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008046:	f003 0304 	and.w	r3, r3, #4
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00a      	beq.n	8008064 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	430a      	orrs	r2, r1
 8008062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008068:	f003 0310 	and.w	r3, r3, #16
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00a      	beq.n	8008086 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	430a      	orrs	r2, r1
 8008084:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800808a:	f003 0320 	and.w	r3, r3, #32
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00a      	beq.n	80080a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	430a      	orrs	r2, r1
 80080a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d01a      	beq.n	80080ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	430a      	orrs	r2, r1
 80080c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080d2:	d10a      	bne.n	80080ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	430a      	orrs	r2, r1
 80080e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00a      	beq.n	800810c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	430a      	orrs	r2, r1
 800810a:	605a      	str	r2, [r3, #4]
  }
}
 800810c:	bf00      	nop
 800810e:	370c      	adds	r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b098      	sub	sp, #96	@ 0x60
 800811c:	af02      	add	r7, sp, #8
 800811e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008128:	f7fb f8ac 	bl	8003284 <HAL_GetTick>
 800812c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0308 	and.w	r3, r3, #8
 8008138:	2b08      	cmp	r3, #8
 800813a:	d12e      	bne.n	800819a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800813c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008144:	2200      	movs	r2, #0
 8008146:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f88c 	bl	8008268 <UART_WaitOnFlagUntilTimeout>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d021      	beq.n	800819a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800815e:	e853 3f00 	ldrex	r3, [r3]
 8008162:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800816a:	653b      	str	r3, [r7, #80]	@ 0x50
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	461a      	mov	r2, r3
 8008172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008174:	647b      	str	r3, [r7, #68]	@ 0x44
 8008176:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008178:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800817a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800817c:	e841 2300 	strex	r3, r2, [r1]
 8008180:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1e6      	bne.n	8008156 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2220      	movs	r2, #32
 800818c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2200      	movs	r2, #0
 8008192:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008196:	2303      	movs	r3, #3
 8008198:	e062      	b.n	8008260 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f003 0304 	and.w	r3, r3, #4
 80081a4:	2b04      	cmp	r3, #4
 80081a6:	d149      	bne.n	800823c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081b0:	2200      	movs	r2, #0
 80081b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f856 	bl	8008268 <UART_WaitOnFlagUntilTimeout>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d03c      	beq.n	800823c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ca:	e853 3f00 	ldrex	r3, [r3]
 80081ce:	623b      	str	r3, [r7, #32]
   return(result);
 80081d0:	6a3b      	ldr	r3, [r7, #32]
 80081d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	461a      	mov	r2, r3
 80081de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80081e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081e8:	e841 2300 	strex	r3, r2, [r1]
 80081ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e6      	bne.n	80081c2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	3308      	adds	r3, #8
 80081fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	e853 3f00 	ldrex	r3, [r3]
 8008202:	60fb      	str	r3, [r7, #12]
   return(result);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f023 0301 	bic.w	r3, r3, #1
 800820a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	3308      	adds	r3, #8
 8008212:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008214:	61fa      	str	r2, [r7, #28]
 8008216:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008218:	69b9      	ldr	r1, [r7, #24]
 800821a:	69fa      	ldr	r2, [r7, #28]
 800821c:	e841 2300 	strex	r3, r2, [r1]
 8008220:	617b      	str	r3, [r7, #20]
   return(result);
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1e5      	bne.n	80081f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2220      	movs	r2, #32
 800822c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008238:	2303      	movs	r3, #3
 800823a:	e011      	b.n	8008260 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2220      	movs	r2, #32
 8008240:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2220      	movs	r2, #32
 8008246:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3758      	adds	r7, #88	@ 0x58
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	603b      	str	r3, [r7, #0]
 8008274:	4613      	mov	r3, r2
 8008276:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008278:	e04f      	b.n	800831a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008280:	d04b      	beq.n	800831a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008282:	f7fa ffff 	bl	8003284 <HAL_GetTick>
 8008286:	4602      	mov	r2, r0
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	1ad3      	subs	r3, r2, r3
 800828c:	69ba      	ldr	r2, [r7, #24]
 800828e:	429a      	cmp	r2, r3
 8008290:	d302      	bcc.n	8008298 <UART_WaitOnFlagUntilTimeout+0x30>
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d101      	bne.n	800829c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008298:	2303      	movs	r3, #3
 800829a:	e04e      	b.n	800833a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 0304 	and.w	r3, r3, #4
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d037      	beq.n	800831a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	2b80      	cmp	r3, #128	@ 0x80
 80082ae:	d034      	beq.n	800831a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	2b40      	cmp	r3, #64	@ 0x40
 80082b4:	d031      	beq.n	800831a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	f003 0308 	and.w	r3, r3, #8
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d110      	bne.n	80082e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2208      	movs	r2, #8
 80082ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f000 f838 	bl	8008342 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2208      	movs	r2, #8
 80082d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e029      	b.n	800833a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69db      	ldr	r3, [r3, #28]
 80082ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082f4:	d111      	bne.n	800831a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80082fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f000 f81e 	bl	8008342 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2220      	movs	r2, #32
 800830a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008316:	2303      	movs	r3, #3
 8008318:	e00f      	b.n	800833a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69da      	ldr	r2, [r3, #28]
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	4013      	ands	r3, r2
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	429a      	cmp	r2, r3
 8008328:	bf0c      	ite	eq
 800832a:	2301      	moveq	r3, #1
 800832c:	2300      	movne	r3, #0
 800832e:	b2db      	uxtb	r3, r3
 8008330:	461a      	mov	r2, r3
 8008332:	79fb      	ldrb	r3, [r7, #7]
 8008334:	429a      	cmp	r2, r3
 8008336:	d0a0      	beq.n	800827a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3710      	adds	r7, #16
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008342:	b480      	push	{r7}
 8008344:	b095      	sub	sp, #84	@ 0x54
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800835a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800835e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	461a      	mov	r2, r3
 8008366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008368:	643b      	str	r3, [r7, #64]	@ 0x40
 800836a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800836e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e6      	bne.n	800834a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	3308      	adds	r3, #8
 8008382:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008384:	6a3b      	ldr	r3, [r7, #32]
 8008386:	e853 3f00 	ldrex	r3, [r3]
 800838a:	61fb      	str	r3, [r7, #28]
   return(result);
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	f023 0301 	bic.w	r3, r3, #1
 8008392:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	3308      	adds	r3, #8
 800839a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800839c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800839e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083a4:	e841 2300 	strex	r3, r2, [r1]
 80083a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d1e5      	bne.n	800837c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d118      	bne.n	80083ea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	e853 3f00 	ldrex	r3, [r3]
 80083c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	f023 0310 	bic.w	r3, r3, #16
 80083cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	461a      	mov	r2, r3
 80083d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083d6:	61bb      	str	r3, [r7, #24]
 80083d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083da:	6979      	ldr	r1, [r7, #20]
 80083dc:	69ba      	ldr	r2, [r7, #24]
 80083de:	e841 2300 	strex	r3, r2, [r1]
 80083e2:	613b      	str	r3, [r7, #16]
   return(result);
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d1e6      	bne.n	80083b8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2220      	movs	r2, #32
 80083ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80083fe:	bf00      	nop
 8008400:	3754      	adds	r7, #84	@ 0x54
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr
	...

0800840c <std>:
 800840c:	2300      	movs	r3, #0
 800840e:	b510      	push	{r4, lr}
 8008410:	4604      	mov	r4, r0
 8008412:	e9c0 3300 	strd	r3, r3, [r0]
 8008416:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800841a:	6083      	str	r3, [r0, #8]
 800841c:	8181      	strh	r1, [r0, #12]
 800841e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008420:	81c2      	strh	r2, [r0, #14]
 8008422:	6183      	str	r3, [r0, #24]
 8008424:	4619      	mov	r1, r3
 8008426:	2208      	movs	r2, #8
 8008428:	305c      	adds	r0, #92	@ 0x5c
 800842a:	f000 f9f9 	bl	8008820 <memset>
 800842e:	4b0d      	ldr	r3, [pc, #52]	@ (8008464 <std+0x58>)
 8008430:	6263      	str	r3, [r4, #36]	@ 0x24
 8008432:	4b0d      	ldr	r3, [pc, #52]	@ (8008468 <std+0x5c>)
 8008434:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008436:	4b0d      	ldr	r3, [pc, #52]	@ (800846c <std+0x60>)
 8008438:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800843a:	4b0d      	ldr	r3, [pc, #52]	@ (8008470 <std+0x64>)
 800843c:	6323      	str	r3, [r4, #48]	@ 0x30
 800843e:	4b0d      	ldr	r3, [pc, #52]	@ (8008474 <std+0x68>)
 8008440:	6224      	str	r4, [r4, #32]
 8008442:	429c      	cmp	r4, r3
 8008444:	d006      	beq.n	8008454 <std+0x48>
 8008446:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800844a:	4294      	cmp	r4, r2
 800844c:	d002      	beq.n	8008454 <std+0x48>
 800844e:	33d0      	adds	r3, #208	@ 0xd0
 8008450:	429c      	cmp	r4, r3
 8008452:	d105      	bne.n	8008460 <std+0x54>
 8008454:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800845c:	f000 ba58 	b.w	8008910 <__retarget_lock_init_recursive>
 8008460:	bd10      	pop	{r4, pc}
 8008462:	bf00      	nop
 8008464:	08008671 	.word	0x08008671
 8008468:	08008693 	.word	0x08008693
 800846c:	080086cb 	.word	0x080086cb
 8008470:	080086ef 	.word	0x080086ef
 8008474:	2000032c 	.word	0x2000032c

08008478 <stdio_exit_handler>:
 8008478:	4a02      	ldr	r2, [pc, #8]	@ (8008484 <stdio_exit_handler+0xc>)
 800847a:	4903      	ldr	r1, [pc, #12]	@ (8008488 <stdio_exit_handler+0x10>)
 800847c:	4803      	ldr	r0, [pc, #12]	@ (800848c <stdio_exit_handler+0x14>)
 800847e:	f000 b869 	b.w	8008554 <_fwalk_sglue>
 8008482:	bf00      	nop
 8008484:	2000000c 	.word	0x2000000c
 8008488:	080091ad 	.word	0x080091ad
 800848c:	2000001c 	.word	0x2000001c

08008490 <cleanup_stdio>:
 8008490:	6841      	ldr	r1, [r0, #4]
 8008492:	4b0c      	ldr	r3, [pc, #48]	@ (80084c4 <cleanup_stdio+0x34>)
 8008494:	4299      	cmp	r1, r3
 8008496:	b510      	push	{r4, lr}
 8008498:	4604      	mov	r4, r0
 800849a:	d001      	beq.n	80084a0 <cleanup_stdio+0x10>
 800849c:	f000 fe86 	bl	80091ac <_fflush_r>
 80084a0:	68a1      	ldr	r1, [r4, #8]
 80084a2:	4b09      	ldr	r3, [pc, #36]	@ (80084c8 <cleanup_stdio+0x38>)
 80084a4:	4299      	cmp	r1, r3
 80084a6:	d002      	beq.n	80084ae <cleanup_stdio+0x1e>
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fe7f 	bl	80091ac <_fflush_r>
 80084ae:	68e1      	ldr	r1, [r4, #12]
 80084b0:	4b06      	ldr	r3, [pc, #24]	@ (80084cc <cleanup_stdio+0x3c>)
 80084b2:	4299      	cmp	r1, r3
 80084b4:	d004      	beq.n	80084c0 <cleanup_stdio+0x30>
 80084b6:	4620      	mov	r0, r4
 80084b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084bc:	f000 be76 	b.w	80091ac <_fflush_r>
 80084c0:	bd10      	pop	{r4, pc}
 80084c2:	bf00      	nop
 80084c4:	2000032c 	.word	0x2000032c
 80084c8:	20000394 	.word	0x20000394
 80084cc:	200003fc 	.word	0x200003fc

080084d0 <global_stdio_init.part.0>:
 80084d0:	b510      	push	{r4, lr}
 80084d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008500 <global_stdio_init.part.0+0x30>)
 80084d4:	4c0b      	ldr	r4, [pc, #44]	@ (8008504 <global_stdio_init.part.0+0x34>)
 80084d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008508 <global_stdio_init.part.0+0x38>)
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	4620      	mov	r0, r4
 80084dc:	2200      	movs	r2, #0
 80084de:	2104      	movs	r1, #4
 80084e0:	f7ff ff94 	bl	800840c <std>
 80084e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084e8:	2201      	movs	r2, #1
 80084ea:	2109      	movs	r1, #9
 80084ec:	f7ff ff8e 	bl	800840c <std>
 80084f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084f4:	2202      	movs	r2, #2
 80084f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084fa:	2112      	movs	r1, #18
 80084fc:	f7ff bf86 	b.w	800840c <std>
 8008500:	20000464 	.word	0x20000464
 8008504:	2000032c 	.word	0x2000032c
 8008508:	08008479 	.word	0x08008479

0800850c <__sfp_lock_acquire>:
 800850c:	4801      	ldr	r0, [pc, #4]	@ (8008514 <__sfp_lock_acquire+0x8>)
 800850e:	f000 ba00 	b.w	8008912 <__retarget_lock_acquire_recursive>
 8008512:	bf00      	nop
 8008514:	2000046d 	.word	0x2000046d

08008518 <__sfp_lock_release>:
 8008518:	4801      	ldr	r0, [pc, #4]	@ (8008520 <__sfp_lock_release+0x8>)
 800851a:	f000 b9fb 	b.w	8008914 <__retarget_lock_release_recursive>
 800851e:	bf00      	nop
 8008520:	2000046d 	.word	0x2000046d

08008524 <__sinit>:
 8008524:	b510      	push	{r4, lr}
 8008526:	4604      	mov	r4, r0
 8008528:	f7ff fff0 	bl	800850c <__sfp_lock_acquire>
 800852c:	6a23      	ldr	r3, [r4, #32]
 800852e:	b11b      	cbz	r3, 8008538 <__sinit+0x14>
 8008530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008534:	f7ff bff0 	b.w	8008518 <__sfp_lock_release>
 8008538:	4b04      	ldr	r3, [pc, #16]	@ (800854c <__sinit+0x28>)
 800853a:	6223      	str	r3, [r4, #32]
 800853c:	4b04      	ldr	r3, [pc, #16]	@ (8008550 <__sinit+0x2c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1f5      	bne.n	8008530 <__sinit+0xc>
 8008544:	f7ff ffc4 	bl	80084d0 <global_stdio_init.part.0>
 8008548:	e7f2      	b.n	8008530 <__sinit+0xc>
 800854a:	bf00      	nop
 800854c:	08008491 	.word	0x08008491
 8008550:	20000464 	.word	0x20000464

08008554 <_fwalk_sglue>:
 8008554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008558:	4607      	mov	r7, r0
 800855a:	4688      	mov	r8, r1
 800855c:	4614      	mov	r4, r2
 800855e:	2600      	movs	r6, #0
 8008560:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008564:	f1b9 0901 	subs.w	r9, r9, #1
 8008568:	d505      	bpl.n	8008576 <_fwalk_sglue+0x22>
 800856a:	6824      	ldr	r4, [r4, #0]
 800856c:	2c00      	cmp	r4, #0
 800856e:	d1f7      	bne.n	8008560 <_fwalk_sglue+0xc>
 8008570:	4630      	mov	r0, r6
 8008572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008576:	89ab      	ldrh	r3, [r5, #12]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d907      	bls.n	800858c <_fwalk_sglue+0x38>
 800857c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008580:	3301      	adds	r3, #1
 8008582:	d003      	beq.n	800858c <_fwalk_sglue+0x38>
 8008584:	4629      	mov	r1, r5
 8008586:	4638      	mov	r0, r7
 8008588:	47c0      	blx	r8
 800858a:	4306      	orrs	r6, r0
 800858c:	3568      	adds	r5, #104	@ 0x68
 800858e:	e7e9      	b.n	8008564 <_fwalk_sglue+0x10>

08008590 <iprintf>:
 8008590:	b40f      	push	{r0, r1, r2, r3}
 8008592:	b507      	push	{r0, r1, r2, lr}
 8008594:	4906      	ldr	r1, [pc, #24]	@ (80085b0 <iprintf+0x20>)
 8008596:	ab04      	add	r3, sp, #16
 8008598:	6808      	ldr	r0, [r1, #0]
 800859a:	f853 2b04 	ldr.w	r2, [r3], #4
 800859e:	6881      	ldr	r1, [r0, #8]
 80085a0:	9301      	str	r3, [sp, #4]
 80085a2:	f000 fadb 	bl	8008b5c <_vfiprintf_r>
 80085a6:	b003      	add	sp, #12
 80085a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80085ac:	b004      	add	sp, #16
 80085ae:	4770      	bx	lr
 80085b0:	20000018 	.word	0x20000018

080085b4 <_puts_r>:
 80085b4:	6a03      	ldr	r3, [r0, #32]
 80085b6:	b570      	push	{r4, r5, r6, lr}
 80085b8:	6884      	ldr	r4, [r0, #8]
 80085ba:	4605      	mov	r5, r0
 80085bc:	460e      	mov	r6, r1
 80085be:	b90b      	cbnz	r3, 80085c4 <_puts_r+0x10>
 80085c0:	f7ff ffb0 	bl	8008524 <__sinit>
 80085c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085c6:	07db      	lsls	r3, r3, #31
 80085c8:	d405      	bmi.n	80085d6 <_puts_r+0x22>
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	0598      	lsls	r0, r3, #22
 80085ce:	d402      	bmi.n	80085d6 <_puts_r+0x22>
 80085d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085d2:	f000 f99e 	bl	8008912 <__retarget_lock_acquire_recursive>
 80085d6:	89a3      	ldrh	r3, [r4, #12]
 80085d8:	0719      	lsls	r1, r3, #28
 80085da:	d502      	bpl.n	80085e2 <_puts_r+0x2e>
 80085dc:	6923      	ldr	r3, [r4, #16]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d135      	bne.n	800864e <_puts_r+0x9a>
 80085e2:	4621      	mov	r1, r4
 80085e4:	4628      	mov	r0, r5
 80085e6:	f000 f8c5 	bl	8008774 <__swsetup_r>
 80085ea:	b380      	cbz	r0, 800864e <_puts_r+0x9a>
 80085ec:	f04f 35ff 	mov.w	r5, #4294967295
 80085f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085f2:	07da      	lsls	r2, r3, #31
 80085f4:	d405      	bmi.n	8008602 <_puts_r+0x4e>
 80085f6:	89a3      	ldrh	r3, [r4, #12]
 80085f8:	059b      	lsls	r3, r3, #22
 80085fa:	d402      	bmi.n	8008602 <_puts_r+0x4e>
 80085fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085fe:	f000 f989 	bl	8008914 <__retarget_lock_release_recursive>
 8008602:	4628      	mov	r0, r5
 8008604:	bd70      	pop	{r4, r5, r6, pc}
 8008606:	2b00      	cmp	r3, #0
 8008608:	da04      	bge.n	8008614 <_puts_r+0x60>
 800860a:	69a2      	ldr	r2, [r4, #24]
 800860c:	429a      	cmp	r2, r3
 800860e:	dc17      	bgt.n	8008640 <_puts_r+0x8c>
 8008610:	290a      	cmp	r1, #10
 8008612:	d015      	beq.n	8008640 <_puts_r+0x8c>
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	1c5a      	adds	r2, r3, #1
 8008618:	6022      	str	r2, [r4, #0]
 800861a:	7019      	strb	r1, [r3, #0]
 800861c:	68a3      	ldr	r3, [r4, #8]
 800861e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008622:	3b01      	subs	r3, #1
 8008624:	60a3      	str	r3, [r4, #8]
 8008626:	2900      	cmp	r1, #0
 8008628:	d1ed      	bne.n	8008606 <_puts_r+0x52>
 800862a:	2b00      	cmp	r3, #0
 800862c:	da11      	bge.n	8008652 <_puts_r+0x9e>
 800862e:	4622      	mov	r2, r4
 8008630:	210a      	movs	r1, #10
 8008632:	4628      	mov	r0, r5
 8008634:	f000 f85f 	bl	80086f6 <__swbuf_r>
 8008638:	3001      	adds	r0, #1
 800863a:	d0d7      	beq.n	80085ec <_puts_r+0x38>
 800863c:	250a      	movs	r5, #10
 800863e:	e7d7      	b.n	80085f0 <_puts_r+0x3c>
 8008640:	4622      	mov	r2, r4
 8008642:	4628      	mov	r0, r5
 8008644:	f000 f857 	bl	80086f6 <__swbuf_r>
 8008648:	3001      	adds	r0, #1
 800864a:	d1e7      	bne.n	800861c <_puts_r+0x68>
 800864c:	e7ce      	b.n	80085ec <_puts_r+0x38>
 800864e:	3e01      	subs	r6, #1
 8008650:	e7e4      	b.n	800861c <_puts_r+0x68>
 8008652:	6823      	ldr	r3, [r4, #0]
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	6022      	str	r2, [r4, #0]
 8008658:	220a      	movs	r2, #10
 800865a:	701a      	strb	r2, [r3, #0]
 800865c:	e7ee      	b.n	800863c <_puts_r+0x88>
	...

08008660 <puts>:
 8008660:	4b02      	ldr	r3, [pc, #8]	@ (800866c <puts+0xc>)
 8008662:	4601      	mov	r1, r0
 8008664:	6818      	ldr	r0, [r3, #0]
 8008666:	f7ff bfa5 	b.w	80085b4 <_puts_r>
 800866a:	bf00      	nop
 800866c:	20000018 	.word	0x20000018

08008670 <__sread>:
 8008670:	b510      	push	{r4, lr}
 8008672:	460c      	mov	r4, r1
 8008674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008678:	f000 f8fc 	bl	8008874 <_read_r>
 800867c:	2800      	cmp	r0, #0
 800867e:	bfab      	itete	ge
 8008680:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008682:	89a3      	ldrhlt	r3, [r4, #12]
 8008684:	181b      	addge	r3, r3, r0
 8008686:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800868a:	bfac      	ite	ge
 800868c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800868e:	81a3      	strhlt	r3, [r4, #12]
 8008690:	bd10      	pop	{r4, pc}

08008692 <__swrite>:
 8008692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008696:	461f      	mov	r7, r3
 8008698:	898b      	ldrh	r3, [r1, #12]
 800869a:	05db      	lsls	r3, r3, #23
 800869c:	4605      	mov	r5, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	4616      	mov	r6, r2
 80086a2:	d505      	bpl.n	80086b0 <__swrite+0x1e>
 80086a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086a8:	2302      	movs	r3, #2
 80086aa:	2200      	movs	r2, #0
 80086ac:	f000 f8d0 	bl	8008850 <_lseek_r>
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086ba:	81a3      	strh	r3, [r4, #12]
 80086bc:	4632      	mov	r2, r6
 80086be:	463b      	mov	r3, r7
 80086c0:	4628      	mov	r0, r5
 80086c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086c6:	f000 b8e7 	b.w	8008898 <_write_r>

080086ca <__sseek>:
 80086ca:	b510      	push	{r4, lr}
 80086cc:	460c      	mov	r4, r1
 80086ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d2:	f000 f8bd 	bl	8008850 <_lseek_r>
 80086d6:	1c43      	adds	r3, r0, #1
 80086d8:	89a3      	ldrh	r3, [r4, #12]
 80086da:	bf15      	itete	ne
 80086dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80086de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80086e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80086e6:	81a3      	strheq	r3, [r4, #12]
 80086e8:	bf18      	it	ne
 80086ea:	81a3      	strhne	r3, [r4, #12]
 80086ec:	bd10      	pop	{r4, pc}

080086ee <__sclose>:
 80086ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f2:	f000 b89d 	b.w	8008830 <_close_r>

080086f6 <__swbuf_r>:
 80086f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086f8:	460e      	mov	r6, r1
 80086fa:	4614      	mov	r4, r2
 80086fc:	4605      	mov	r5, r0
 80086fe:	b118      	cbz	r0, 8008708 <__swbuf_r+0x12>
 8008700:	6a03      	ldr	r3, [r0, #32]
 8008702:	b90b      	cbnz	r3, 8008708 <__swbuf_r+0x12>
 8008704:	f7ff ff0e 	bl	8008524 <__sinit>
 8008708:	69a3      	ldr	r3, [r4, #24]
 800870a:	60a3      	str	r3, [r4, #8]
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	071a      	lsls	r2, r3, #28
 8008710:	d501      	bpl.n	8008716 <__swbuf_r+0x20>
 8008712:	6923      	ldr	r3, [r4, #16]
 8008714:	b943      	cbnz	r3, 8008728 <__swbuf_r+0x32>
 8008716:	4621      	mov	r1, r4
 8008718:	4628      	mov	r0, r5
 800871a:	f000 f82b 	bl	8008774 <__swsetup_r>
 800871e:	b118      	cbz	r0, 8008728 <__swbuf_r+0x32>
 8008720:	f04f 37ff 	mov.w	r7, #4294967295
 8008724:	4638      	mov	r0, r7
 8008726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	6922      	ldr	r2, [r4, #16]
 800872c:	1a98      	subs	r0, r3, r2
 800872e:	6963      	ldr	r3, [r4, #20]
 8008730:	b2f6      	uxtb	r6, r6
 8008732:	4283      	cmp	r3, r0
 8008734:	4637      	mov	r7, r6
 8008736:	dc05      	bgt.n	8008744 <__swbuf_r+0x4e>
 8008738:	4621      	mov	r1, r4
 800873a:	4628      	mov	r0, r5
 800873c:	f000 fd36 	bl	80091ac <_fflush_r>
 8008740:	2800      	cmp	r0, #0
 8008742:	d1ed      	bne.n	8008720 <__swbuf_r+0x2a>
 8008744:	68a3      	ldr	r3, [r4, #8]
 8008746:	3b01      	subs	r3, #1
 8008748:	60a3      	str	r3, [r4, #8]
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	1c5a      	adds	r2, r3, #1
 800874e:	6022      	str	r2, [r4, #0]
 8008750:	701e      	strb	r6, [r3, #0]
 8008752:	6962      	ldr	r2, [r4, #20]
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	429a      	cmp	r2, r3
 8008758:	d004      	beq.n	8008764 <__swbuf_r+0x6e>
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	07db      	lsls	r3, r3, #31
 800875e:	d5e1      	bpl.n	8008724 <__swbuf_r+0x2e>
 8008760:	2e0a      	cmp	r6, #10
 8008762:	d1df      	bne.n	8008724 <__swbuf_r+0x2e>
 8008764:	4621      	mov	r1, r4
 8008766:	4628      	mov	r0, r5
 8008768:	f000 fd20 	bl	80091ac <_fflush_r>
 800876c:	2800      	cmp	r0, #0
 800876e:	d0d9      	beq.n	8008724 <__swbuf_r+0x2e>
 8008770:	e7d6      	b.n	8008720 <__swbuf_r+0x2a>
	...

08008774 <__swsetup_r>:
 8008774:	b538      	push	{r3, r4, r5, lr}
 8008776:	4b29      	ldr	r3, [pc, #164]	@ (800881c <__swsetup_r+0xa8>)
 8008778:	4605      	mov	r5, r0
 800877a:	6818      	ldr	r0, [r3, #0]
 800877c:	460c      	mov	r4, r1
 800877e:	b118      	cbz	r0, 8008788 <__swsetup_r+0x14>
 8008780:	6a03      	ldr	r3, [r0, #32]
 8008782:	b90b      	cbnz	r3, 8008788 <__swsetup_r+0x14>
 8008784:	f7ff fece 	bl	8008524 <__sinit>
 8008788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800878c:	0719      	lsls	r1, r3, #28
 800878e:	d422      	bmi.n	80087d6 <__swsetup_r+0x62>
 8008790:	06da      	lsls	r2, r3, #27
 8008792:	d407      	bmi.n	80087a4 <__swsetup_r+0x30>
 8008794:	2209      	movs	r2, #9
 8008796:	602a      	str	r2, [r5, #0]
 8008798:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800879c:	81a3      	strh	r3, [r4, #12]
 800879e:	f04f 30ff 	mov.w	r0, #4294967295
 80087a2:	e033      	b.n	800880c <__swsetup_r+0x98>
 80087a4:	0758      	lsls	r0, r3, #29
 80087a6:	d512      	bpl.n	80087ce <__swsetup_r+0x5a>
 80087a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087aa:	b141      	cbz	r1, 80087be <__swsetup_r+0x4a>
 80087ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087b0:	4299      	cmp	r1, r3
 80087b2:	d002      	beq.n	80087ba <__swsetup_r+0x46>
 80087b4:	4628      	mov	r0, r5
 80087b6:	f000 f8af 	bl	8008918 <_free_r>
 80087ba:	2300      	movs	r3, #0
 80087bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087c4:	81a3      	strh	r3, [r4, #12]
 80087c6:	2300      	movs	r3, #0
 80087c8:	6063      	str	r3, [r4, #4]
 80087ca:	6923      	ldr	r3, [r4, #16]
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	89a3      	ldrh	r3, [r4, #12]
 80087d0:	f043 0308 	orr.w	r3, r3, #8
 80087d4:	81a3      	strh	r3, [r4, #12]
 80087d6:	6923      	ldr	r3, [r4, #16]
 80087d8:	b94b      	cbnz	r3, 80087ee <__swsetup_r+0x7a>
 80087da:	89a3      	ldrh	r3, [r4, #12]
 80087dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087e4:	d003      	beq.n	80087ee <__swsetup_r+0x7a>
 80087e6:	4621      	mov	r1, r4
 80087e8:	4628      	mov	r0, r5
 80087ea:	f000 fd2d 	bl	8009248 <__smakebuf_r>
 80087ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087f2:	f013 0201 	ands.w	r2, r3, #1
 80087f6:	d00a      	beq.n	800880e <__swsetup_r+0x9a>
 80087f8:	2200      	movs	r2, #0
 80087fa:	60a2      	str	r2, [r4, #8]
 80087fc:	6962      	ldr	r2, [r4, #20]
 80087fe:	4252      	negs	r2, r2
 8008800:	61a2      	str	r2, [r4, #24]
 8008802:	6922      	ldr	r2, [r4, #16]
 8008804:	b942      	cbnz	r2, 8008818 <__swsetup_r+0xa4>
 8008806:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800880a:	d1c5      	bne.n	8008798 <__swsetup_r+0x24>
 800880c:	bd38      	pop	{r3, r4, r5, pc}
 800880e:	0799      	lsls	r1, r3, #30
 8008810:	bf58      	it	pl
 8008812:	6962      	ldrpl	r2, [r4, #20]
 8008814:	60a2      	str	r2, [r4, #8]
 8008816:	e7f4      	b.n	8008802 <__swsetup_r+0x8e>
 8008818:	2000      	movs	r0, #0
 800881a:	e7f7      	b.n	800880c <__swsetup_r+0x98>
 800881c:	20000018 	.word	0x20000018

08008820 <memset>:
 8008820:	4402      	add	r2, r0
 8008822:	4603      	mov	r3, r0
 8008824:	4293      	cmp	r3, r2
 8008826:	d100      	bne.n	800882a <memset+0xa>
 8008828:	4770      	bx	lr
 800882a:	f803 1b01 	strb.w	r1, [r3], #1
 800882e:	e7f9      	b.n	8008824 <memset+0x4>

08008830 <_close_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4d06      	ldr	r5, [pc, #24]	@ (800884c <_close_r+0x1c>)
 8008834:	2300      	movs	r3, #0
 8008836:	4604      	mov	r4, r0
 8008838:	4608      	mov	r0, r1
 800883a:	602b      	str	r3, [r5, #0]
 800883c:	f7fa fc0b 	bl	8003056 <_close>
 8008840:	1c43      	adds	r3, r0, #1
 8008842:	d102      	bne.n	800884a <_close_r+0x1a>
 8008844:	682b      	ldr	r3, [r5, #0]
 8008846:	b103      	cbz	r3, 800884a <_close_r+0x1a>
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	bd38      	pop	{r3, r4, r5, pc}
 800884c:	20000468 	.word	0x20000468

08008850 <_lseek_r>:
 8008850:	b538      	push	{r3, r4, r5, lr}
 8008852:	4d07      	ldr	r5, [pc, #28]	@ (8008870 <_lseek_r+0x20>)
 8008854:	4604      	mov	r4, r0
 8008856:	4608      	mov	r0, r1
 8008858:	4611      	mov	r1, r2
 800885a:	2200      	movs	r2, #0
 800885c:	602a      	str	r2, [r5, #0]
 800885e:	461a      	mov	r2, r3
 8008860:	f7fa fc20 	bl	80030a4 <_lseek>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	d102      	bne.n	800886e <_lseek_r+0x1e>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	b103      	cbz	r3, 800886e <_lseek_r+0x1e>
 800886c:	6023      	str	r3, [r4, #0]
 800886e:	bd38      	pop	{r3, r4, r5, pc}
 8008870:	20000468 	.word	0x20000468

08008874 <_read_r>:
 8008874:	b538      	push	{r3, r4, r5, lr}
 8008876:	4d07      	ldr	r5, [pc, #28]	@ (8008894 <_read_r+0x20>)
 8008878:	4604      	mov	r4, r0
 800887a:	4608      	mov	r0, r1
 800887c:	4611      	mov	r1, r2
 800887e:	2200      	movs	r2, #0
 8008880:	602a      	str	r2, [r5, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	f7fa fbae 	bl	8002fe4 <_read>
 8008888:	1c43      	adds	r3, r0, #1
 800888a:	d102      	bne.n	8008892 <_read_r+0x1e>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	b103      	cbz	r3, 8008892 <_read_r+0x1e>
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	bd38      	pop	{r3, r4, r5, pc}
 8008894:	20000468 	.word	0x20000468

08008898 <_write_r>:
 8008898:	b538      	push	{r3, r4, r5, lr}
 800889a:	4d07      	ldr	r5, [pc, #28]	@ (80088b8 <_write_r+0x20>)
 800889c:	4604      	mov	r4, r0
 800889e:	4608      	mov	r0, r1
 80088a0:	4611      	mov	r1, r2
 80088a2:	2200      	movs	r2, #0
 80088a4:	602a      	str	r2, [r5, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	f7fa fbb9 	bl	800301e <_write>
 80088ac:	1c43      	adds	r3, r0, #1
 80088ae:	d102      	bne.n	80088b6 <_write_r+0x1e>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	b103      	cbz	r3, 80088b6 <_write_r+0x1e>
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	bd38      	pop	{r3, r4, r5, pc}
 80088b8:	20000468 	.word	0x20000468

080088bc <__errno>:
 80088bc:	4b01      	ldr	r3, [pc, #4]	@ (80088c4 <__errno+0x8>)
 80088be:	6818      	ldr	r0, [r3, #0]
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	20000018 	.word	0x20000018

080088c8 <__libc_init_array>:
 80088c8:	b570      	push	{r4, r5, r6, lr}
 80088ca:	4d0d      	ldr	r5, [pc, #52]	@ (8008900 <__libc_init_array+0x38>)
 80088cc:	4c0d      	ldr	r4, [pc, #52]	@ (8008904 <__libc_init_array+0x3c>)
 80088ce:	1b64      	subs	r4, r4, r5
 80088d0:	10a4      	asrs	r4, r4, #2
 80088d2:	2600      	movs	r6, #0
 80088d4:	42a6      	cmp	r6, r4
 80088d6:	d109      	bne.n	80088ec <__libc_init_array+0x24>
 80088d8:	4d0b      	ldr	r5, [pc, #44]	@ (8008908 <__libc_init_array+0x40>)
 80088da:	4c0c      	ldr	r4, [pc, #48]	@ (800890c <__libc_init_array+0x44>)
 80088dc:	f001 fc82 	bl	800a1e4 <_init>
 80088e0:	1b64      	subs	r4, r4, r5
 80088e2:	10a4      	asrs	r4, r4, #2
 80088e4:	2600      	movs	r6, #0
 80088e6:	42a6      	cmp	r6, r4
 80088e8:	d105      	bne.n	80088f6 <__libc_init_array+0x2e>
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80088f0:	4798      	blx	r3
 80088f2:	3601      	adds	r6, #1
 80088f4:	e7ee      	b.n	80088d4 <__libc_init_array+0xc>
 80088f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80088fa:	4798      	blx	r3
 80088fc:	3601      	adds	r6, #1
 80088fe:	e7f2      	b.n	80088e6 <__libc_init_array+0x1e>
 8008900:	0800a348 	.word	0x0800a348
 8008904:	0800a348 	.word	0x0800a348
 8008908:	0800a348 	.word	0x0800a348
 800890c:	0800a34c 	.word	0x0800a34c

08008910 <__retarget_lock_init_recursive>:
 8008910:	4770      	bx	lr

08008912 <__retarget_lock_acquire_recursive>:
 8008912:	4770      	bx	lr

08008914 <__retarget_lock_release_recursive>:
 8008914:	4770      	bx	lr
	...

08008918 <_free_r>:
 8008918:	b538      	push	{r3, r4, r5, lr}
 800891a:	4605      	mov	r5, r0
 800891c:	2900      	cmp	r1, #0
 800891e:	d041      	beq.n	80089a4 <_free_r+0x8c>
 8008920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008924:	1f0c      	subs	r4, r1, #4
 8008926:	2b00      	cmp	r3, #0
 8008928:	bfb8      	it	lt
 800892a:	18e4      	addlt	r4, r4, r3
 800892c:	f000 f8e0 	bl	8008af0 <__malloc_lock>
 8008930:	4a1d      	ldr	r2, [pc, #116]	@ (80089a8 <_free_r+0x90>)
 8008932:	6813      	ldr	r3, [r2, #0]
 8008934:	b933      	cbnz	r3, 8008944 <_free_r+0x2c>
 8008936:	6063      	str	r3, [r4, #4]
 8008938:	6014      	str	r4, [r2, #0]
 800893a:	4628      	mov	r0, r5
 800893c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008940:	f000 b8dc 	b.w	8008afc <__malloc_unlock>
 8008944:	42a3      	cmp	r3, r4
 8008946:	d908      	bls.n	800895a <_free_r+0x42>
 8008948:	6820      	ldr	r0, [r4, #0]
 800894a:	1821      	adds	r1, r4, r0
 800894c:	428b      	cmp	r3, r1
 800894e:	bf01      	itttt	eq
 8008950:	6819      	ldreq	r1, [r3, #0]
 8008952:	685b      	ldreq	r3, [r3, #4]
 8008954:	1809      	addeq	r1, r1, r0
 8008956:	6021      	streq	r1, [r4, #0]
 8008958:	e7ed      	b.n	8008936 <_free_r+0x1e>
 800895a:	461a      	mov	r2, r3
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	b10b      	cbz	r3, 8008964 <_free_r+0x4c>
 8008960:	42a3      	cmp	r3, r4
 8008962:	d9fa      	bls.n	800895a <_free_r+0x42>
 8008964:	6811      	ldr	r1, [r2, #0]
 8008966:	1850      	adds	r0, r2, r1
 8008968:	42a0      	cmp	r0, r4
 800896a:	d10b      	bne.n	8008984 <_free_r+0x6c>
 800896c:	6820      	ldr	r0, [r4, #0]
 800896e:	4401      	add	r1, r0
 8008970:	1850      	adds	r0, r2, r1
 8008972:	4283      	cmp	r3, r0
 8008974:	6011      	str	r1, [r2, #0]
 8008976:	d1e0      	bne.n	800893a <_free_r+0x22>
 8008978:	6818      	ldr	r0, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	6053      	str	r3, [r2, #4]
 800897e:	4408      	add	r0, r1
 8008980:	6010      	str	r0, [r2, #0]
 8008982:	e7da      	b.n	800893a <_free_r+0x22>
 8008984:	d902      	bls.n	800898c <_free_r+0x74>
 8008986:	230c      	movs	r3, #12
 8008988:	602b      	str	r3, [r5, #0]
 800898a:	e7d6      	b.n	800893a <_free_r+0x22>
 800898c:	6820      	ldr	r0, [r4, #0]
 800898e:	1821      	adds	r1, r4, r0
 8008990:	428b      	cmp	r3, r1
 8008992:	bf04      	itt	eq
 8008994:	6819      	ldreq	r1, [r3, #0]
 8008996:	685b      	ldreq	r3, [r3, #4]
 8008998:	6063      	str	r3, [r4, #4]
 800899a:	bf04      	itt	eq
 800899c:	1809      	addeq	r1, r1, r0
 800899e:	6021      	streq	r1, [r4, #0]
 80089a0:	6054      	str	r4, [r2, #4]
 80089a2:	e7ca      	b.n	800893a <_free_r+0x22>
 80089a4:	bd38      	pop	{r3, r4, r5, pc}
 80089a6:	bf00      	nop
 80089a8:	20000474 	.word	0x20000474

080089ac <sbrk_aligned>:
 80089ac:	b570      	push	{r4, r5, r6, lr}
 80089ae:	4e0f      	ldr	r6, [pc, #60]	@ (80089ec <sbrk_aligned+0x40>)
 80089b0:	460c      	mov	r4, r1
 80089b2:	6831      	ldr	r1, [r6, #0]
 80089b4:	4605      	mov	r5, r0
 80089b6:	b911      	cbnz	r1, 80089be <sbrk_aligned+0x12>
 80089b8:	f000 fca4 	bl	8009304 <_sbrk_r>
 80089bc:	6030      	str	r0, [r6, #0]
 80089be:	4621      	mov	r1, r4
 80089c0:	4628      	mov	r0, r5
 80089c2:	f000 fc9f 	bl	8009304 <_sbrk_r>
 80089c6:	1c43      	adds	r3, r0, #1
 80089c8:	d103      	bne.n	80089d2 <sbrk_aligned+0x26>
 80089ca:	f04f 34ff 	mov.w	r4, #4294967295
 80089ce:	4620      	mov	r0, r4
 80089d0:	bd70      	pop	{r4, r5, r6, pc}
 80089d2:	1cc4      	adds	r4, r0, #3
 80089d4:	f024 0403 	bic.w	r4, r4, #3
 80089d8:	42a0      	cmp	r0, r4
 80089da:	d0f8      	beq.n	80089ce <sbrk_aligned+0x22>
 80089dc:	1a21      	subs	r1, r4, r0
 80089de:	4628      	mov	r0, r5
 80089e0:	f000 fc90 	bl	8009304 <_sbrk_r>
 80089e4:	3001      	adds	r0, #1
 80089e6:	d1f2      	bne.n	80089ce <sbrk_aligned+0x22>
 80089e8:	e7ef      	b.n	80089ca <sbrk_aligned+0x1e>
 80089ea:	bf00      	nop
 80089ec:	20000470 	.word	0x20000470

080089f0 <_malloc_r>:
 80089f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089f4:	1ccd      	adds	r5, r1, #3
 80089f6:	f025 0503 	bic.w	r5, r5, #3
 80089fa:	3508      	adds	r5, #8
 80089fc:	2d0c      	cmp	r5, #12
 80089fe:	bf38      	it	cc
 8008a00:	250c      	movcc	r5, #12
 8008a02:	2d00      	cmp	r5, #0
 8008a04:	4606      	mov	r6, r0
 8008a06:	db01      	blt.n	8008a0c <_malloc_r+0x1c>
 8008a08:	42a9      	cmp	r1, r5
 8008a0a:	d904      	bls.n	8008a16 <_malloc_r+0x26>
 8008a0c:	230c      	movs	r3, #12
 8008a0e:	6033      	str	r3, [r6, #0]
 8008a10:	2000      	movs	r0, #0
 8008a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008aec <_malloc_r+0xfc>
 8008a1a:	f000 f869 	bl	8008af0 <__malloc_lock>
 8008a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8008a22:	461c      	mov	r4, r3
 8008a24:	bb44      	cbnz	r4, 8008a78 <_malloc_r+0x88>
 8008a26:	4629      	mov	r1, r5
 8008a28:	4630      	mov	r0, r6
 8008a2a:	f7ff ffbf 	bl	80089ac <sbrk_aligned>
 8008a2e:	1c43      	adds	r3, r0, #1
 8008a30:	4604      	mov	r4, r0
 8008a32:	d158      	bne.n	8008ae6 <_malloc_r+0xf6>
 8008a34:	f8d8 4000 	ldr.w	r4, [r8]
 8008a38:	4627      	mov	r7, r4
 8008a3a:	2f00      	cmp	r7, #0
 8008a3c:	d143      	bne.n	8008ac6 <_malloc_r+0xd6>
 8008a3e:	2c00      	cmp	r4, #0
 8008a40:	d04b      	beq.n	8008ada <_malloc_r+0xea>
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	4639      	mov	r1, r7
 8008a46:	4630      	mov	r0, r6
 8008a48:	eb04 0903 	add.w	r9, r4, r3
 8008a4c:	f000 fc5a 	bl	8009304 <_sbrk_r>
 8008a50:	4581      	cmp	r9, r0
 8008a52:	d142      	bne.n	8008ada <_malloc_r+0xea>
 8008a54:	6821      	ldr	r1, [r4, #0]
 8008a56:	1a6d      	subs	r5, r5, r1
 8008a58:	4629      	mov	r1, r5
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	f7ff ffa6 	bl	80089ac <sbrk_aligned>
 8008a60:	3001      	adds	r0, #1
 8008a62:	d03a      	beq.n	8008ada <_malloc_r+0xea>
 8008a64:	6823      	ldr	r3, [r4, #0]
 8008a66:	442b      	add	r3, r5
 8008a68:	6023      	str	r3, [r4, #0]
 8008a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8008a6e:	685a      	ldr	r2, [r3, #4]
 8008a70:	bb62      	cbnz	r2, 8008acc <_malloc_r+0xdc>
 8008a72:	f8c8 7000 	str.w	r7, [r8]
 8008a76:	e00f      	b.n	8008a98 <_malloc_r+0xa8>
 8008a78:	6822      	ldr	r2, [r4, #0]
 8008a7a:	1b52      	subs	r2, r2, r5
 8008a7c:	d420      	bmi.n	8008ac0 <_malloc_r+0xd0>
 8008a7e:	2a0b      	cmp	r2, #11
 8008a80:	d917      	bls.n	8008ab2 <_malloc_r+0xc2>
 8008a82:	1961      	adds	r1, r4, r5
 8008a84:	42a3      	cmp	r3, r4
 8008a86:	6025      	str	r5, [r4, #0]
 8008a88:	bf18      	it	ne
 8008a8a:	6059      	strne	r1, [r3, #4]
 8008a8c:	6863      	ldr	r3, [r4, #4]
 8008a8e:	bf08      	it	eq
 8008a90:	f8c8 1000 	streq.w	r1, [r8]
 8008a94:	5162      	str	r2, [r4, r5]
 8008a96:	604b      	str	r3, [r1, #4]
 8008a98:	4630      	mov	r0, r6
 8008a9a:	f000 f82f 	bl	8008afc <__malloc_unlock>
 8008a9e:	f104 000b 	add.w	r0, r4, #11
 8008aa2:	1d23      	adds	r3, r4, #4
 8008aa4:	f020 0007 	bic.w	r0, r0, #7
 8008aa8:	1ac2      	subs	r2, r0, r3
 8008aaa:	bf1c      	itt	ne
 8008aac:	1a1b      	subne	r3, r3, r0
 8008aae:	50a3      	strne	r3, [r4, r2]
 8008ab0:	e7af      	b.n	8008a12 <_malloc_r+0x22>
 8008ab2:	6862      	ldr	r2, [r4, #4]
 8008ab4:	42a3      	cmp	r3, r4
 8008ab6:	bf0c      	ite	eq
 8008ab8:	f8c8 2000 	streq.w	r2, [r8]
 8008abc:	605a      	strne	r2, [r3, #4]
 8008abe:	e7eb      	b.n	8008a98 <_malloc_r+0xa8>
 8008ac0:	4623      	mov	r3, r4
 8008ac2:	6864      	ldr	r4, [r4, #4]
 8008ac4:	e7ae      	b.n	8008a24 <_malloc_r+0x34>
 8008ac6:	463c      	mov	r4, r7
 8008ac8:	687f      	ldr	r7, [r7, #4]
 8008aca:	e7b6      	b.n	8008a3a <_malloc_r+0x4a>
 8008acc:	461a      	mov	r2, r3
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	42a3      	cmp	r3, r4
 8008ad2:	d1fb      	bne.n	8008acc <_malloc_r+0xdc>
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	6053      	str	r3, [r2, #4]
 8008ad8:	e7de      	b.n	8008a98 <_malloc_r+0xa8>
 8008ada:	230c      	movs	r3, #12
 8008adc:	6033      	str	r3, [r6, #0]
 8008ade:	4630      	mov	r0, r6
 8008ae0:	f000 f80c 	bl	8008afc <__malloc_unlock>
 8008ae4:	e794      	b.n	8008a10 <_malloc_r+0x20>
 8008ae6:	6005      	str	r5, [r0, #0]
 8008ae8:	e7d6      	b.n	8008a98 <_malloc_r+0xa8>
 8008aea:	bf00      	nop
 8008aec:	20000474 	.word	0x20000474

08008af0 <__malloc_lock>:
 8008af0:	4801      	ldr	r0, [pc, #4]	@ (8008af8 <__malloc_lock+0x8>)
 8008af2:	f7ff bf0e 	b.w	8008912 <__retarget_lock_acquire_recursive>
 8008af6:	bf00      	nop
 8008af8:	2000046c 	.word	0x2000046c

08008afc <__malloc_unlock>:
 8008afc:	4801      	ldr	r0, [pc, #4]	@ (8008b04 <__malloc_unlock+0x8>)
 8008afe:	f7ff bf09 	b.w	8008914 <__retarget_lock_release_recursive>
 8008b02:	bf00      	nop
 8008b04:	2000046c 	.word	0x2000046c

08008b08 <__sfputc_r>:
 8008b08:	6893      	ldr	r3, [r2, #8]
 8008b0a:	3b01      	subs	r3, #1
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	b410      	push	{r4}
 8008b10:	6093      	str	r3, [r2, #8]
 8008b12:	da08      	bge.n	8008b26 <__sfputc_r+0x1e>
 8008b14:	6994      	ldr	r4, [r2, #24]
 8008b16:	42a3      	cmp	r3, r4
 8008b18:	db01      	blt.n	8008b1e <__sfputc_r+0x16>
 8008b1a:	290a      	cmp	r1, #10
 8008b1c:	d103      	bne.n	8008b26 <__sfputc_r+0x1e>
 8008b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b22:	f7ff bde8 	b.w	80086f6 <__swbuf_r>
 8008b26:	6813      	ldr	r3, [r2, #0]
 8008b28:	1c58      	adds	r0, r3, #1
 8008b2a:	6010      	str	r0, [r2, #0]
 8008b2c:	7019      	strb	r1, [r3, #0]
 8008b2e:	4608      	mov	r0, r1
 8008b30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b34:	4770      	bx	lr

08008b36 <__sfputs_r>:
 8008b36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b38:	4606      	mov	r6, r0
 8008b3a:	460f      	mov	r7, r1
 8008b3c:	4614      	mov	r4, r2
 8008b3e:	18d5      	adds	r5, r2, r3
 8008b40:	42ac      	cmp	r4, r5
 8008b42:	d101      	bne.n	8008b48 <__sfputs_r+0x12>
 8008b44:	2000      	movs	r0, #0
 8008b46:	e007      	b.n	8008b58 <__sfputs_r+0x22>
 8008b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b4c:	463a      	mov	r2, r7
 8008b4e:	4630      	mov	r0, r6
 8008b50:	f7ff ffda 	bl	8008b08 <__sfputc_r>
 8008b54:	1c43      	adds	r3, r0, #1
 8008b56:	d1f3      	bne.n	8008b40 <__sfputs_r+0xa>
 8008b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b5c <_vfiprintf_r>:
 8008b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b60:	460d      	mov	r5, r1
 8008b62:	b09d      	sub	sp, #116	@ 0x74
 8008b64:	4614      	mov	r4, r2
 8008b66:	4698      	mov	r8, r3
 8008b68:	4606      	mov	r6, r0
 8008b6a:	b118      	cbz	r0, 8008b74 <_vfiprintf_r+0x18>
 8008b6c:	6a03      	ldr	r3, [r0, #32]
 8008b6e:	b90b      	cbnz	r3, 8008b74 <_vfiprintf_r+0x18>
 8008b70:	f7ff fcd8 	bl	8008524 <__sinit>
 8008b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b76:	07d9      	lsls	r1, r3, #31
 8008b78:	d405      	bmi.n	8008b86 <_vfiprintf_r+0x2a>
 8008b7a:	89ab      	ldrh	r3, [r5, #12]
 8008b7c:	059a      	lsls	r2, r3, #22
 8008b7e:	d402      	bmi.n	8008b86 <_vfiprintf_r+0x2a>
 8008b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b82:	f7ff fec6 	bl	8008912 <__retarget_lock_acquire_recursive>
 8008b86:	89ab      	ldrh	r3, [r5, #12]
 8008b88:	071b      	lsls	r3, r3, #28
 8008b8a:	d501      	bpl.n	8008b90 <_vfiprintf_r+0x34>
 8008b8c:	692b      	ldr	r3, [r5, #16]
 8008b8e:	b99b      	cbnz	r3, 8008bb8 <_vfiprintf_r+0x5c>
 8008b90:	4629      	mov	r1, r5
 8008b92:	4630      	mov	r0, r6
 8008b94:	f7ff fdee 	bl	8008774 <__swsetup_r>
 8008b98:	b170      	cbz	r0, 8008bb8 <_vfiprintf_r+0x5c>
 8008b9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b9c:	07dc      	lsls	r4, r3, #31
 8008b9e:	d504      	bpl.n	8008baa <_vfiprintf_r+0x4e>
 8008ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba4:	b01d      	add	sp, #116	@ 0x74
 8008ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008baa:	89ab      	ldrh	r3, [r5, #12]
 8008bac:	0598      	lsls	r0, r3, #22
 8008bae:	d4f7      	bmi.n	8008ba0 <_vfiprintf_r+0x44>
 8008bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bb2:	f7ff feaf 	bl	8008914 <__retarget_lock_release_recursive>
 8008bb6:	e7f3      	b.n	8008ba0 <_vfiprintf_r+0x44>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bbc:	2320      	movs	r3, #32
 8008bbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bc6:	2330      	movs	r3, #48	@ 0x30
 8008bc8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d78 <_vfiprintf_r+0x21c>
 8008bcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bd0:	f04f 0901 	mov.w	r9, #1
 8008bd4:	4623      	mov	r3, r4
 8008bd6:	469a      	mov	sl, r3
 8008bd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bdc:	b10a      	cbz	r2, 8008be2 <_vfiprintf_r+0x86>
 8008bde:	2a25      	cmp	r2, #37	@ 0x25
 8008be0:	d1f9      	bne.n	8008bd6 <_vfiprintf_r+0x7a>
 8008be2:	ebba 0b04 	subs.w	fp, sl, r4
 8008be6:	d00b      	beq.n	8008c00 <_vfiprintf_r+0xa4>
 8008be8:	465b      	mov	r3, fp
 8008bea:	4622      	mov	r2, r4
 8008bec:	4629      	mov	r1, r5
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f7ff ffa1 	bl	8008b36 <__sfputs_r>
 8008bf4:	3001      	adds	r0, #1
 8008bf6:	f000 80a7 	beq.w	8008d48 <_vfiprintf_r+0x1ec>
 8008bfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bfc:	445a      	add	r2, fp
 8008bfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c00:	f89a 3000 	ldrb.w	r3, [sl]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 809f 	beq.w	8008d48 <_vfiprintf_r+0x1ec>
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c14:	f10a 0a01 	add.w	sl, sl, #1
 8008c18:	9304      	str	r3, [sp, #16]
 8008c1a:	9307      	str	r3, [sp, #28]
 8008c1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c20:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c22:	4654      	mov	r4, sl
 8008c24:	2205      	movs	r2, #5
 8008c26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c2a:	4853      	ldr	r0, [pc, #332]	@ (8008d78 <_vfiprintf_r+0x21c>)
 8008c2c:	f7f7 fad0 	bl	80001d0 <memchr>
 8008c30:	9a04      	ldr	r2, [sp, #16]
 8008c32:	b9d8      	cbnz	r0, 8008c6c <_vfiprintf_r+0x110>
 8008c34:	06d1      	lsls	r1, r2, #27
 8008c36:	bf44      	itt	mi
 8008c38:	2320      	movmi	r3, #32
 8008c3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c3e:	0713      	lsls	r3, r2, #28
 8008c40:	bf44      	itt	mi
 8008c42:	232b      	movmi	r3, #43	@ 0x2b
 8008c44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c48:	f89a 3000 	ldrb.w	r3, [sl]
 8008c4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c4e:	d015      	beq.n	8008c7c <_vfiprintf_r+0x120>
 8008c50:	9a07      	ldr	r2, [sp, #28]
 8008c52:	4654      	mov	r4, sl
 8008c54:	2000      	movs	r0, #0
 8008c56:	f04f 0c0a 	mov.w	ip, #10
 8008c5a:	4621      	mov	r1, r4
 8008c5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c60:	3b30      	subs	r3, #48	@ 0x30
 8008c62:	2b09      	cmp	r3, #9
 8008c64:	d94b      	bls.n	8008cfe <_vfiprintf_r+0x1a2>
 8008c66:	b1b0      	cbz	r0, 8008c96 <_vfiprintf_r+0x13a>
 8008c68:	9207      	str	r2, [sp, #28]
 8008c6a:	e014      	b.n	8008c96 <_vfiprintf_r+0x13a>
 8008c6c:	eba0 0308 	sub.w	r3, r0, r8
 8008c70:	fa09 f303 	lsl.w	r3, r9, r3
 8008c74:	4313      	orrs	r3, r2
 8008c76:	9304      	str	r3, [sp, #16]
 8008c78:	46a2      	mov	sl, r4
 8008c7a:	e7d2      	b.n	8008c22 <_vfiprintf_r+0xc6>
 8008c7c:	9b03      	ldr	r3, [sp, #12]
 8008c7e:	1d19      	adds	r1, r3, #4
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	9103      	str	r1, [sp, #12]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	bfbb      	ittet	lt
 8008c88:	425b      	neglt	r3, r3
 8008c8a:	f042 0202 	orrlt.w	r2, r2, #2
 8008c8e:	9307      	strge	r3, [sp, #28]
 8008c90:	9307      	strlt	r3, [sp, #28]
 8008c92:	bfb8      	it	lt
 8008c94:	9204      	strlt	r2, [sp, #16]
 8008c96:	7823      	ldrb	r3, [r4, #0]
 8008c98:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c9a:	d10a      	bne.n	8008cb2 <_vfiprintf_r+0x156>
 8008c9c:	7863      	ldrb	r3, [r4, #1]
 8008c9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ca0:	d132      	bne.n	8008d08 <_vfiprintf_r+0x1ac>
 8008ca2:	9b03      	ldr	r3, [sp, #12]
 8008ca4:	1d1a      	adds	r2, r3, #4
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	9203      	str	r2, [sp, #12]
 8008caa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cae:	3402      	adds	r4, #2
 8008cb0:	9305      	str	r3, [sp, #20]
 8008cb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d88 <_vfiprintf_r+0x22c>
 8008cb6:	7821      	ldrb	r1, [r4, #0]
 8008cb8:	2203      	movs	r2, #3
 8008cba:	4650      	mov	r0, sl
 8008cbc:	f7f7 fa88 	bl	80001d0 <memchr>
 8008cc0:	b138      	cbz	r0, 8008cd2 <_vfiprintf_r+0x176>
 8008cc2:	9b04      	ldr	r3, [sp, #16]
 8008cc4:	eba0 000a 	sub.w	r0, r0, sl
 8008cc8:	2240      	movs	r2, #64	@ 0x40
 8008cca:	4082      	lsls	r2, r0
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	3401      	adds	r4, #1
 8008cd0:	9304      	str	r3, [sp, #16]
 8008cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cd6:	4829      	ldr	r0, [pc, #164]	@ (8008d7c <_vfiprintf_r+0x220>)
 8008cd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cdc:	2206      	movs	r2, #6
 8008cde:	f7f7 fa77 	bl	80001d0 <memchr>
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	d03f      	beq.n	8008d66 <_vfiprintf_r+0x20a>
 8008ce6:	4b26      	ldr	r3, [pc, #152]	@ (8008d80 <_vfiprintf_r+0x224>)
 8008ce8:	bb1b      	cbnz	r3, 8008d32 <_vfiprintf_r+0x1d6>
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	3307      	adds	r3, #7
 8008cee:	f023 0307 	bic.w	r3, r3, #7
 8008cf2:	3308      	adds	r3, #8
 8008cf4:	9303      	str	r3, [sp, #12]
 8008cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cf8:	443b      	add	r3, r7
 8008cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cfc:	e76a      	b.n	8008bd4 <_vfiprintf_r+0x78>
 8008cfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d02:	460c      	mov	r4, r1
 8008d04:	2001      	movs	r0, #1
 8008d06:	e7a8      	b.n	8008c5a <_vfiprintf_r+0xfe>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	3401      	adds	r4, #1
 8008d0c:	9305      	str	r3, [sp, #20]
 8008d0e:	4619      	mov	r1, r3
 8008d10:	f04f 0c0a 	mov.w	ip, #10
 8008d14:	4620      	mov	r0, r4
 8008d16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d1a:	3a30      	subs	r2, #48	@ 0x30
 8008d1c:	2a09      	cmp	r2, #9
 8008d1e:	d903      	bls.n	8008d28 <_vfiprintf_r+0x1cc>
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d0c6      	beq.n	8008cb2 <_vfiprintf_r+0x156>
 8008d24:	9105      	str	r1, [sp, #20]
 8008d26:	e7c4      	b.n	8008cb2 <_vfiprintf_r+0x156>
 8008d28:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e7f0      	b.n	8008d14 <_vfiprintf_r+0x1b8>
 8008d32:	ab03      	add	r3, sp, #12
 8008d34:	9300      	str	r3, [sp, #0]
 8008d36:	462a      	mov	r2, r5
 8008d38:	4b12      	ldr	r3, [pc, #72]	@ (8008d84 <_vfiprintf_r+0x228>)
 8008d3a:	a904      	add	r1, sp, #16
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f3af 8000 	nop.w
 8008d42:	4607      	mov	r7, r0
 8008d44:	1c78      	adds	r0, r7, #1
 8008d46:	d1d6      	bne.n	8008cf6 <_vfiprintf_r+0x19a>
 8008d48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d4a:	07d9      	lsls	r1, r3, #31
 8008d4c:	d405      	bmi.n	8008d5a <_vfiprintf_r+0x1fe>
 8008d4e:	89ab      	ldrh	r3, [r5, #12]
 8008d50:	059a      	lsls	r2, r3, #22
 8008d52:	d402      	bmi.n	8008d5a <_vfiprintf_r+0x1fe>
 8008d54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d56:	f7ff fddd 	bl	8008914 <__retarget_lock_release_recursive>
 8008d5a:	89ab      	ldrh	r3, [r5, #12]
 8008d5c:	065b      	lsls	r3, r3, #25
 8008d5e:	f53f af1f 	bmi.w	8008ba0 <_vfiprintf_r+0x44>
 8008d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d64:	e71e      	b.n	8008ba4 <_vfiprintf_r+0x48>
 8008d66:	ab03      	add	r3, sp, #12
 8008d68:	9300      	str	r3, [sp, #0]
 8008d6a:	462a      	mov	r2, r5
 8008d6c:	4b05      	ldr	r3, [pc, #20]	@ (8008d84 <_vfiprintf_r+0x228>)
 8008d6e:	a904      	add	r1, sp, #16
 8008d70:	4630      	mov	r0, r6
 8008d72:	f000 f879 	bl	8008e68 <_printf_i>
 8008d76:	e7e4      	b.n	8008d42 <_vfiprintf_r+0x1e6>
 8008d78:	0800a2cc 	.word	0x0800a2cc
 8008d7c:	0800a2d6 	.word	0x0800a2d6
 8008d80:	00000000 	.word	0x00000000
 8008d84:	08008b37 	.word	0x08008b37
 8008d88:	0800a2d2 	.word	0x0800a2d2

08008d8c <_printf_common>:
 8008d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d90:	4616      	mov	r6, r2
 8008d92:	4698      	mov	r8, r3
 8008d94:	688a      	ldr	r2, [r1, #8]
 8008d96:	690b      	ldr	r3, [r1, #16]
 8008d98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	bfb8      	it	lt
 8008da0:	4613      	movlt	r3, r2
 8008da2:	6033      	str	r3, [r6, #0]
 8008da4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008da8:	4607      	mov	r7, r0
 8008daa:	460c      	mov	r4, r1
 8008dac:	b10a      	cbz	r2, 8008db2 <_printf_common+0x26>
 8008dae:	3301      	adds	r3, #1
 8008db0:	6033      	str	r3, [r6, #0]
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	0699      	lsls	r1, r3, #26
 8008db6:	bf42      	ittt	mi
 8008db8:	6833      	ldrmi	r3, [r6, #0]
 8008dba:	3302      	addmi	r3, #2
 8008dbc:	6033      	strmi	r3, [r6, #0]
 8008dbe:	6825      	ldr	r5, [r4, #0]
 8008dc0:	f015 0506 	ands.w	r5, r5, #6
 8008dc4:	d106      	bne.n	8008dd4 <_printf_common+0x48>
 8008dc6:	f104 0a19 	add.w	sl, r4, #25
 8008dca:	68e3      	ldr	r3, [r4, #12]
 8008dcc:	6832      	ldr	r2, [r6, #0]
 8008dce:	1a9b      	subs	r3, r3, r2
 8008dd0:	42ab      	cmp	r3, r5
 8008dd2:	dc26      	bgt.n	8008e22 <_printf_common+0x96>
 8008dd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008dd8:	6822      	ldr	r2, [r4, #0]
 8008dda:	3b00      	subs	r3, #0
 8008ddc:	bf18      	it	ne
 8008dde:	2301      	movne	r3, #1
 8008de0:	0692      	lsls	r2, r2, #26
 8008de2:	d42b      	bmi.n	8008e3c <_printf_common+0xb0>
 8008de4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008de8:	4641      	mov	r1, r8
 8008dea:	4638      	mov	r0, r7
 8008dec:	47c8      	blx	r9
 8008dee:	3001      	adds	r0, #1
 8008df0:	d01e      	beq.n	8008e30 <_printf_common+0xa4>
 8008df2:	6823      	ldr	r3, [r4, #0]
 8008df4:	6922      	ldr	r2, [r4, #16]
 8008df6:	f003 0306 	and.w	r3, r3, #6
 8008dfa:	2b04      	cmp	r3, #4
 8008dfc:	bf02      	ittt	eq
 8008dfe:	68e5      	ldreq	r5, [r4, #12]
 8008e00:	6833      	ldreq	r3, [r6, #0]
 8008e02:	1aed      	subeq	r5, r5, r3
 8008e04:	68a3      	ldr	r3, [r4, #8]
 8008e06:	bf0c      	ite	eq
 8008e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e0c:	2500      	movne	r5, #0
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	bfc4      	itt	gt
 8008e12:	1a9b      	subgt	r3, r3, r2
 8008e14:	18ed      	addgt	r5, r5, r3
 8008e16:	2600      	movs	r6, #0
 8008e18:	341a      	adds	r4, #26
 8008e1a:	42b5      	cmp	r5, r6
 8008e1c:	d11a      	bne.n	8008e54 <_printf_common+0xc8>
 8008e1e:	2000      	movs	r0, #0
 8008e20:	e008      	b.n	8008e34 <_printf_common+0xa8>
 8008e22:	2301      	movs	r3, #1
 8008e24:	4652      	mov	r2, sl
 8008e26:	4641      	mov	r1, r8
 8008e28:	4638      	mov	r0, r7
 8008e2a:	47c8      	blx	r9
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d103      	bne.n	8008e38 <_printf_common+0xac>
 8008e30:	f04f 30ff 	mov.w	r0, #4294967295
 8008e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e38:	3501      	adds	r5, #1
 8008e3a:	e7c6      	b.n	8008dca <_printf_common+0x3e>
 8008e3c:	18e1      	adds	r1, r4, r3
 8008e3e:	1c5a      	adds	r2, r3, #1
 8008e40:	2030      	movs	r0, #48	@ 0x30
 8008e42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e46:	4422      	add	r2, r4
 8008e48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e50:	3302      	adds	r3, #2
 8008e52:	e7c7      	b.n	8008de4 <_printf_common+0x58>
 8008e54:	2301      	movs	r3, #1
 8008e56:	4622      	mov	r2, r4
 8008e58:	4641      	mov	r1, r8
 8008e5a:	4638      	mov	r0, r7
 8008e5c:	47c8      	blx	r9
 8008e5e:	3001      	adds	r0, #1
 8008e60:	d0e6      	beq.n	8008e30 <_printf_common+0xa4>
 8008e62:	3601      	adds	r6, #1
 8008e64:	e7d9      	b.n	8008e1a <_printf_common+0x8e>
	...

08008e68 <_printf_i>:
 8008e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e6c:	7e0f      	ldrb	r7, [r1, #24]
 8008e6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e70:	2f78      	cmp	r7, #120	@ 0x78
 8008e72:	4691      	mov	r9, r2
 8008e74:	4680      	mov	r8, r0
 8008e76:	460c      	mov	r4, r1
 8008e78:	469a      	mov	sl, r3
 8008e7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e7e:	d807      	bhi.n	8008e90 <_printf_i+0x28>
 8008e80:	2f62      	cmp	r7, #98	@ 0x62
 8008e82:	d80a      	bhi.n	8008e9a <_printf_i+0x32>
 8008e84:	2f00      	cmp	r7, #0
 8008e86:	f000 80d1 	beq.w	800902c <_printf_i+0x1c4>
 8008e8a:	2f58      	cmp	r7, #88	@ 0x58
 8008e8c:	f000 80b8 	beq.w	8009000 <_printf_i+0x198>
 8008e90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e98:	e03a      	b.n	8008f10 <_printf_i+0xa8>
 8008e9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e9e:	2b15      	cmp	r3, #21
 8008ea0:	d8f6      	bhi.n	8008e90 <_printf_i+0x28>
 8008ea2:	a101      	add	r1, pc, #4	@ (adr r1, 8008ea8 <_printf_i+0x40>)
 8008ea4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ea8:	08008f01 	.word	0x08008f01
 8008eac:	08008f15 	.word	0x08008f15
 8008eb0:	08008e91 	.word	0x08008e91
 8008eb4:	08008e91 	.word	0x08008e91
 8008eb8:	08008e91 	.word	0x08008e91
 8008ebc:	08008e91 	.word	0x08008e91
 8008ec0:	08008f15 	.word	0x08008f15
 8008ec4:	08008e91 	.word	0x08008e91
 8008ec8:	08008e91 	.word	0x08008e91
 8008ecc:	08008e91 	.word	0x08008e91
 8008ed0:	08008e91 	.word	0x08008e91
 8008ed4:	08009013 	.word	0x08009013
 8008ed8:	08008f3f 	.word	0x08008f3f
 8008edc:	08008fcd 	.word	0x08008fcd
 8008ee0:	08008e91 	.word	0x08008e91
 8008ee4:	08008e91 	.word	0x08008e91
 8008ee8:	08009035 	.word	0x08009035
 8008eec:	08008e91 	.word	0x08008e91
 8008ef0:	08008f3f 	.word	0x08008f3f
 8008ef4:	08008e91 	.word	0x08008e91
 8008ef8:	08008e91 	.word	0x08008e91
 8008efc:	08008fd5 	.word	0x08008fd5
 8008f00:	6833      	ldr	r3, [r6, #0]
 8008f02:	1d1a      	adds	r2, r3, #4
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	6032      	str	r2, [r6, #0]
 8008f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f10:	2301      	movs	r3, #1
 8008f12:	e09c      	b.n	800904e <_printf_i+0x1e6>
 8008f14:	6833      	ldr	r3, [r6, #0]
 8008f16:	6820      	ldr	r0, [r4, #0]
 8008f18:	1d19      	adds	r1, r3, #4
 8008f1a:	6031      	str	r1, [r6, #0]
 8008f1c:	0606      	lsls	r6, r0, #24
 8008f1e:	d501      	bpl.n	8008f24 <_printf_i+0xbc>
 8008f20:	681d      	ldr	r5, [r3, #0]
 8008f22:	e003      	b.n	8008f2c <_printf_i+0xc4>
 8008f24:	0645      	lsls	r5, r0, #25
 8008f26:	d5fb      	bpl.n	8008f20 <_printf_i+0xb8>
 8008f28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f2c:	2d00      	cmp	r5, #0
 8008f2e:	da03      	bge.n	8008f38 <_printf_i+0xd0>
 8008f30:	232d      	movs	r3, #45	@ 0x2d
 8008f32:	426d      	negs	r5, r5
 8008f34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f38:	4858      	ldr	r0, [pc, #352]	@ (800909c <_printf_i+0x234>)
 8008f3a:	230a      	movs	r3, #10
 8008f3c:	e011      	b.n	8008f62 <_printf_i+0xfa>
 8008f3e:	6821      	ldr	r1, [r4, #0]
 8008f40:	6833      	ldr	r3, [r6, #0]
 8008f42:	0608      	lsls	r0, r1, #24
 8008f44:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f48:	d402      	bmi.n	8008f50 <_printf_i+0xe8>
 8008f4a:	0649      	lsls	r1, r1, #25
 8008f4c:	bf48      	it	mi
 8008f4e:	b2ad      	uxthmi	r5, r5
 8008f50:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f52:	4852      	ldr	r0, [pc, #328]	@ (800909c <_printf_i+0x234>)
 8008f54:	6033      	str	r3, [r6, #0]
 8008f56:	bf14      	ite	ne
 8008f58:	230a      	movne	r3, #10
 8008f5a:	2308      	moveq	r3, #8
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f62:	6866      	ldr	r6, [r4, #4]
 8008f64:	60a6      	str	r6, [r4, #8]
 8008f66:	2e00      	cmp	r6, #0
 8008f68:	db05      	blt.n	8008f76 <_printf_i+0x10e>
 8008f6a:	6821      	ldr	r1, [r4, #0]
 8008f6c:	432e      	orrs	r6, r5
 8008f6e:	f021 0104 	bic.w	r1, r1, #4
 8008f72:	6021      	str	r1, [r4, #0]
 8008f74:	d04b      	beq.n	800900e <_printf_i+0x1a6>
 8008f76:	4616      	mov	r6, r2
 8008f78:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f7c:	fb03 5711 	mls	r7, r3, r1, r5
 8008f80:	5dc7      	ldrb	r7, [r0, r7]
 8008f82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f86:	462f      	mov	r7, r5
 8008f88:	42bb      	cmp	r3, r7
 8008f8a:	460d      	mov	r5, r1
 8008f8c:	d9f4      	bls.n	8008f78 <_printf_i+0x110>
 8008f8e:	2b08      	cmp	r3, #8
 8008f90:	d10b      	bne.n	8008faa <_printf_i+0x142>
 8008f92:	6823      	ldr	r3, [r4, #0]
 8008f94:	07df      	lsls	r7, r3, #31
 8008f96:	d508      	bpl.n	8008faa <_printf_i+0x142>
 8008f98:	6923      	ldr	r3, [r4, #16]
 8008f9a:	6861      	ldr	r1, [r4, #4]
 8008f9c:	4299      	cmp	r1, r3
 8008f9e:	bfde      	ittt	le
 8008fa0:	2330      	movle	r3, #48	@ 0x30
 8008fa2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008fa6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008faa:	1b92      	subs	r2, r2, r6
 8008fac:	6122      	str	r2, [r4, #16]
 8008fae:	f8cd a000 	str.w	sl, [sp]
 8008fb2:	464b      	mov	r3, r9
 8008fb4:	aa03      	add	r2, sp, #12
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	4640      	mov	r0, r8
 8008fba:	f7ff fee7 	bl	8008d8c <_printf_common>
 8008fbe:	3001      	adds	r0, #1
 8008fc0:	d14a      	bne.n	8009058 <_printf_i+0x1f0>
 8008fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc6:	b004      	add	sp, #16
 8008fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	f043 0320 	orr.w	r3, r3, #32
 8008fd2:	6023      	str	r3, [r4, #0]
 8008fd4:	4832      	ldr	r0, [pc, #200]	@ (80090a0 <_printf_i+0x238>)
 8008fd6:	2778      	movs	r7, #120	@ 0x78
 8008fd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008fdc:	6823      	ldr	r3, [r4, #0]
 8008fde:	6831      	ldr	r1, [r6, #0]
 8008fe0:	061f      	lsls	r7, r3, #24
 8008fe2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008fe6:	d402      	bmi.n	8008fee <_printf_i+0x186>
 8008fe8:	065f      	lsls	r7, r3, #25
 8008fea:	bf48      	it	mi
 8008fec:	b2ad      	uxthmi	r5, r5
 8008fee:	6031      	str	r1, [r6, #0]
 8008ff0:	07d9      	lsls	r1, r3, #31
 8008ff2:	bf44      	itt	mi
 8008ff4:	f043 0320 	orrmi.w	r3, r3, #32
 8008ff8:	6023      	strmi	r3, [r4, #0]
 8008ffa:	b11d      	cbz	r5, 8009004 <_printf_i+0x19c>
 8008ffc:	2310      	movs	r3, #16
 8008ffe:	e7ad      	b.n	8008f5c <_printf_i+0xf4>
 8009000:	4826      	ldr	r0, [pc, #152]	@ (800909c <_printf_i+0x234>)
 8009002:	e7e9      	b.n	8008fd8 <_printf_i+0x170>
 8009004:	6823      	ldr	r3, [r4, #0]
 8009006:	f023 0320 	bic.w	r3, r3, #32
 800900a:	6023      	str	r3, [r4, #0]
 800900c:	e7f6      	b.n	8008ffc <_printf_i+0x194>
 800900e:	4616      	mov	r6, r2
 8009010:	e7bd      	b.n	8008f8e <_printf_i+0x126>
 8009012:	6833      	ldr	r3, [r6, #0]
 8009014:	6825      	ldr	r5, [r4, #0]
 8009016:	6961      	ldr	r1, [r4, #20]
 8009018:	1d18      	adds	r0, r3, #4
 800901a:	6030      	str	r0, [r6, #0]
 800901c:	062e      	lsls	r6, r5, #24
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	d501      	bpl.n	8009026 <_printf_i+0x1be>
 8009022:	6019      	str	r1, [r3, #0]
 8009024:	e002      	b.n	800902c <_printf_i+0x1c4>
 8009026:	0668      	lsls	r0, r5, #25
 8009028:	d5fb      	bpl.n	8009022 <_printf_i+0x1ba>
 800902a:	8019      	strh	r1, [r3, #0]
 800902c:	2300      	movs	r3, #0
 800902e:	6123      	str	r3, [r4, #16]
 8009030:	4616      	mov	r6, r2
 8009032:	e7bc      	b.n	8008fae <_printf_i+0x146>
 8009034:	6833      	ldr	r3, [r6, #0]
 8009036:	1d1a      	adds	r2, r3, #4
 8009038:	6032      	str	r2, [r6, #0]
 800903a:	681e      	ldr	r6, [r3, #0]
 800903c:	6862      	ldr	r2, [r4, #4]
 800903e:	2100      	movs	r1, #0
 8009040:	4630      	mov	r0, r6
 8009042:	f7f7 f8c5 	bl	80001d0 <memchr>
 8009046:	b108      	cbz	r0, 800904c <_printf_i+0x1e4>
 8009048:	1b80      	subs	r0, r0, r6
 800904a:	6060      	str	r0, [r4, #4]
 800904c:	6863      	ldr	r3, [r4, #4]
 800904e:	6123      	str	r3, [r4, #16]
 8009050:	2300      	movs	r3, #0
 8009052:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009056:	e7aa      	b.n	8008fae <_printf_i+0x146>
 8009058:	6923      	ldr	r3, [r4, #16]
 800905a:	4632      	mov	r2, r6
 800905c:	4649      	mov	r1, r9
 800905e:	4640      	mov	r0, r8
 8009060:	47d0      	blx	sl
 8009062:	3001      	adds	r0, #1
 8009064:	d0ad      	beq.n	8008fc2 <_printf_i+0x15a>
 8009066:	6823      	ldr	r3, [r4, #0]
 8009068:	079b      	lsls	r3, r3, #30
 800906a:	d413      	bmi.n	8009094 <_printf_i+0x22c>
 800906c:	68e0      	ldr	r0, [r4, #12]
 800906e:	9b03      	ldr	r3, [sp, #12]
 8009070:	4298      	cmp	r0, r3
 8009072:	bfb8      	it	lt
 8009074:	4618      	movlt	r0, r3
 8009076:	e7a6      	b.n	8008fc6 <_printf_i+0x15e>
 8009078:	2301      	movs	r3, #1
 800907a:	4632      	mov	r2, r6
 800907c:	4649      	mov	r1, r9
 800907e:	4640      	mov	r0, r8
 8009080:	47d0      	blx	sl
 8009082:	3001      	adds	r0, #1
 8009084:	d09d      	beq.n	8008fc2 <_printf_i+0x15a>
 8009086:	3501      	adds	r5, #1
 8009088:	68e3      	ldr	r3, [r4, #12]
 800908a:	9903      	ldr	r1, [sp, #12]
 800908c:	1a5b      	subs	r3, r3, r1
 800908e:	42ab      	cmp	r3, r5
 8009090:	dcf2      	bgt.n	8009078 <_printf_i+0x210>
 8009092:	e7eb      	b.n	800906c <_printf_i+0x204>
 8009094:	2500      	movs	r5, #0
 8009096:	f104 0619 	add.w	r6, r4, #25
 800909a:	e7f5      	b.n	8009088 <_printf_i+0x220>
 800909c:	0800a2dd 	.word	0x0800a2dd
 80090a0:	0800a2ee 	.word	0x0800a2ee

080090a4 <__sflush_r>:
 80090a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ac:	0716      	lsls	r6, r2, #28
 80090ae:	4605      	mov	r5, r0
 80090b0:	460c      	mov	r4, r1
 80090b2:	d454      	bmi.n	800915e <__sflush_r+0xba>
 80090b4:	684b      	ldr	r3, [r1, #4]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	dc02      	bgt.n	80090c0 <__sflush_r+0x1c>
 80090ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80090bc:	2b00      	cmp	r3, #0
 80090be:	dd48      	ble.n	8009152 <__sflush_r+0xae>
 80090c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090c2:	2e00      	cmp	r6, #0
 80090c4:	d045      	beq.n	8009152 <__sflush_r+0xae>
 80090c6:	2300      	movs	r3, #0
 80090c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80090cc:	682f      	ldr	r7, [r5, #0]
 80090ce:	6a21      	ldr	r1, [r4, #32]
 80090d0:	602b      	str	r3, [r5, #0]
 80090d2:	d030      	beq.n	8009136 <__sflush_r+0x92>
 80090d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	0759      	lsls	r1, r3, #29
 80090da:	d505      	bpl.n	80090e8 <__sflush_r+0x44>
 80090dc:	6863      	ldr	r3, [r4, #4]
 80090de:	1ad2      	subs	r2, r2, r3
 80090e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090e2:	b10b      	cbz	r3, 80090e8 <__sflush_r+0x44>
 80090e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090e6:	1ad2      	subs	r2, r2, r3
 80090e8:	2300      	movs	r3, #0
 80090ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090ec:	6a21      	ldr	r1, [r4, #32]
 80090ee:	4628      	mov	r0, r5
 80090f0:	47b0      	blx	r6
 80090f2:	1c43      	adds	r3, r0, #1
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	d106      	bne.n	8009106 <__sflush_r+0x62>
 80090f8:	6829      	ldr	r1, [r5, #0]
 80090fa:	291d      	cmp	r1, #29
 80090fc:	d82b      	bhi.n	8009156 <__sflush_r+0xb2>
 80090fe:	4a2a      	ldr	r2, [pc, #168]	@ (80091a8 <__sflush_r+0x104>)
 8009100:	40ca      	lsrs	r2, r1
 8009102:	07d6      	lsls	r6, r2, #31
 8009104:	d527      	bpl.n	8009156 <__sflush_r+0xb2>
 8009106:	2200      	movs	r2, #0
 8009108:	6062      	str	r2, [r4, #4]
 800910a:	04d9      	lsls	r1, r3, #19
 800910c:	6922      	ldr	r2, [r4, #16]
 800910e:	6022      	str	r2, [r4, #0]
 8009110:	d504      	bpl.n	800911c <__sflush_r+0x78>
 8009112:	1c42      	adds	r2, r0, #1
 8009114:	d101      	bne.n	800911a <__sflush_r+0x76>
 8009116:	682b      	ldr	r3, [r5, #0]
 8009118:	b903      	cbnz	r3, 800911c <__sflush_r+0x78>
 800911a:	6560      	str	r0, [r4, #84]	@ 0x54
 800911c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800911e:	602f      	str	r7, [r5, #0]
 8009120:	b1b9      	cbz	r1, 8009152 <__sflush_r+0xae>
 8009122:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009126:	4299      	cmp	r1, r3
 8009128:	d002      	beq.n	8009130 <__sflush_r+0x8c>
 800912a:	4628      	mov	r0, r5
 800912c:	f7ff fbf4 	bl	8008918 <_free_r>
 8009130:	2300      	movs	r3, #0
 8009132:	6363      	str	r3, [r4, #52]	@ 0x34
 8009134:	e00d      	b.n	8009152 <__sflush_r+0xae>
 8009136:	2301      	movs	r3, #1
 8009138:	4628      	mov	r0, r5
 800913a:	47b0      	blx	r6
 800913c:	4602      	mov	r2, r0
 800913e:	1c50      	adds	r0, r2, #1
 8009140:	d1c9      	bne.n	80090d6 <__sflush_r+0x32>
 8009142:	682b      	ldr	r3, [r5, #0]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d0c6      	beq.n	80090d6 <__sflush_r+0x32>
 8009148:	2b1d      	cmp	r3, #29
 800914a:	d001      	beq.n	8009150 <__sflush_r+0xac>
 800914c:	2b16      	cmp	r3, #22
 800914e:	d11e      	bne.n	800918e <__sflush_r+0xea>
 8009150:	602f      	str	r7, [r5, #0]
 8009152:	2000      	movs	r0, #0
 8009154:	e022      	b.n	800919c <__sflush_r+0xf8>
 8009156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800915a:	b21b      	sxth	r3, r3
 800915c:	e01b      	b.n	8009196 <__sflush_r+0xf2>
 800915e:	690f      	ldr	r7, [r1, #16]
 8009160:	2f00      	cmp	r7, #0
 8009162:	d0f6      	beq.n	8009152 <__sflush_r+0xae>
 8009164:	0793      	lsls	r3, r2, #30
 8009166:	680e      	ldr	r6, [r1, #0]
 8009168:	bf08      	it	eq
 800916a:	694b      	ldreq	r3, [r1, #20]
 800916c:	600f      	str	r7, [r1, #0]
 800916e:	bf18      	it	ne
 8009170:	2300      	movne	r3, #0
 8009172:	eba6 0807 	sub.w	r8, r6, r7
 8009176:	608b      	str	r3, [r1, #8]
 8009178:	f1b8 0f00 	cmp.w	r8, #0
 800917c:	dde9      	ble.n	8009152 <__sflush_r+0xae>
 800917e:	6a21      	ldr	r1, [r4, #32]
 8009180:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009182:	4643      	mov	r3, r8
 8009184:	463a      	mov	r2, r7
 8009186:	4628      	mov	r0, r5
 8009188:	47b0      	blx	r6
 800918a:	2800      	cmp	r0, #0
 800918c:	dc08      	bgt.n	80091a0 <__sflush_r+0xfc>
 800918e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009192:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009196:	81a3      	strh	r3, [r4, #12]
 8009198:	f04f 30ff 	mov.w	r0, #4294967295
 800919c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a0:	4407      	add	r7, r0
 80091a2:	eba8 0800 	sub.w	r8, r8, r0
 80091a6:	e7e7      	b.n	8009178 <__sflush_r+0xd4>
 80091a8:	20400001 	.word	0x20400001

080091ac <_fflush_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	690b      	ldr	r3, [r1, #16]
 80091b0:	4605      	mov	r5, r0
 80091b2:	460c      	mov	r4, r1
 80091b4:	b913      	cbnz	r3, 80091bc <_fflush_r+0x10>
 80091b6:	2500      	movs	r5, #0
 80091b8:	4628      	mov	r0, r5
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	b118      	cbz	r0, 80091c6 <_fflush_r+0x1a>
 80091be:	6a03      	ldr	r3, [r0, #32]
 80091c0:	b90b      	cbnz	r3, 80091c6 <_fflush_r+0x1a>
 80091c2:	f7ff f9af 	bl	8008524 <__sinit>
 80091c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d0f3      	beq.n	80091b6 <_fflush_r+0xa>
 80091ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80091d0:	07d0      	lsls	r0, r2, #31
 80091d2:	d404      	bmi.n	80091de <_fflush_r+0x32>
 80091d4:	0599      	lsls	r1, r3, #22
 80091d6:	d402      	bmi.n	80091de <_fflush_r+0x32>
 80091d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091da:	f7ff fb9a 	bl	8008912 <__retarget_lock_acquire_recursive>
 80091de:	4628      	mov	r0, r5
 80091e0:	4621      	mov	r1, r4
 80091e2:	f7ff ff5f 	bl	80090a4 <__sflush_r>
 80091e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091e8:	07da      	lsls	r2, r3, #31
 80091ea:	4605      	mov	r5, r0
 80091ec:	d4e4      	bmi.n	80091b8 <_fflush_r+0xc>
 80091ee:	89a3      	ldrh	r3, [r4, #12]
 80091f0:	059b      	lsls	r3, r3, #22
 80091f2:	d4e1      	bmi.n	80091b8 <_fflush_r+0xc>
 80091f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091f6:	f7ff fb8d 	bl	8008914 <__retarget_lock_release_recursive>
 80091fa:	e7dd      	b.n	80091b8 <_fflush_r+0xc>

080091fc <__swhatbuf_r>:
 80091fc:	b570      	push	{r4, r5, r6, lr}
 80091fe:	460c      	mov	r4, r1
 8009200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009204:	2900      	cmp	r1, #0
 8009206:	b096      	sub	sp, #88	@ 0x58
 8009208:	4615      	mov	r5, r2
 800920a:	461e      	mov	r6, r3
 800920c:	da0d      	bge.n	800922a <__swhatbuf_r+0x2e>
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009214:	f04f 0100 	mov.w	r1, #0
 8009218:	bf14      	ite	ne
 800921a:	2340      	movne	r3, #64	@ 0x40
 800921c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009220:	2000      	movs	r0, #0
 8009222:	6031      	str	r1, [r6, #0]
 8009224:	602b      	str	r3, [r5, #0]
 8009226:	b016      	add	sp, #88	@ 0x58
 8009228:	bd70      	pop	{r4, r5, r6, pc}
 800922a:	466a      	mov	r2, sp
 800922c:	f000 f848 	bl	80092c0 <_fstat_r>
 8009230:	2800      	cmp	r0, #0
 8009232:	dbec      	blt.n	800920e <__swhatbuf_r+0x12>
 8009234:	9901      	ldr	r1, [sp, #4]
 8009236:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800923a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800923e:	4259      	negs	r1, r3
 8009240:	4159      	adcs	r1, r3
 8009242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009246:	e7eb      	b.n	8009220 <__swhatbuf_r+0x24>

08009248 <__smakebuf_r>:
 8009248:	898b      	ldrh	r3, [r1, #12]
 800924a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800924c:	079d      	lsls	r5, r3, #30
 800924e:	4606      	mov	r6, r0
 8009250:	460c      	mov	r4, r1
 8009252:	d507      	bpl.n	8009264 <__smakebuf_r+0x1c>
 8009254:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009258:	6023      	str	r3, [r4, #0]
 800925a:	6123      	str	r3, [r4, #16]
 800925c:	2301      	movs	r3, #1
 800925e:	6163      	str	r3, [r4, #20]
 8009260:	b003      	add	sp, #12
 8009262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009264:	ab01      	add	r3, sp, #4
 8009266:	466a      	mov	r2, sp
 8009268:	f7ff ffc8 	bl	80091fc <__swhatbuf_r>
 800926c:	9f00      	ldr	r7, [sp, #0]
 800926e:	4605      	mov	r5, r0
 8009270:	4639      	mov	r1, r7
 8009272:	4630      	mov	r0, r6
 8009274:	f7ff fbbc 	bl	80089f0 <_malloc_r>
 8009278:	b948      	cbnz	r0, 800928e <__smakebuf_r+0x46>
 800927a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800927e:	059a      	lsls	r2, r3, #22
 8009280:	d4ee      	bmi.n	8009260 <__smakebuf_r+0x18>
 8009282:	f023 0303 	bic.w	r3, r3, #3
 8009286:	f043 0302 	orr.w	r3, r3, #2
 800928a:	81a3      	strh	r3, [r4, #12]
 800928c:	e7e2      	b.n	8009254 <__smakebuf_r+0xc>
 800928e:	89a3      	ldrh	r3, [r4, #12]
 8009290:	6020      	str	r0, [r4, #0]
 8009292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009296:	81a3      	strh	r3, [r4, #12]
 8009298:	9b01      	ldr	r3, [sp, #4]
 800929a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800929e:	b15b      	cbz	r3, 80092b8 <__smakebuf_r+0x70>
 80092a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092a4:	4630      	mov	r0, r6
 80092a6:	f000 f81d 	bl	80092e4 <_isatty_r>
 80092aa:	b128      	cbz	r0, 80092b8 <__smakebuf_r+0x70>
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	f023 0303 	bic.w	r3, r3, #3
 80092b2:	f043 0301 	orr.w	r3, r3, #1
 80092b6:	81a3      	strh	r3, [r4, #12]
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	431d      	orrs	r5, r3
 80092bc:	81a5      	strh	r5, [r4, #12]
 80092be:	e7cf      	b.n	8009260 <__smakebuf_r+0x18>

080092c0 <_fstat_r>:
 80092c0:	b538      	push	{r3, r4, r5, lr}
 80092c2:	4d07      	ldr	r5, [pc, #28]	@ (80092e0 <_fstat_r+0x20>)
 80092c4:	2300      	movs	r3, #0
 80092c6:	4604      	mov	r4, r0
 80092c8:	4608      	mov	r0, r1
 80092ca:	4611      	mov	r1, r2
 80092cc:	602b      	str	r3, [r5, #0]
 80092ce:	f7f9 fece 	bl	800306e <_fstat>
 80092d2:	1c43      	adds	r3, r0, #1
 80092d4:	d102      	bne.n	80092dc <_fstat_r+0x1c>
 80092d6:	682b      	ldr	r3, [r5, #0]
 80092d8:	b103      	cbz	r3, 80092dc <_fstat_r+0x1c>
 80092da:	6023      	str	r3, [r4, #0]
 80092dc:	bd38      	pop	{r3, r4, r5, pc}
 80092de:	bf00      	nop
 80092e0:	20000468 	.word	0x20000468

080092e4 <_isatty_r>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	4d06      	ldr	r5, [pc, #24]	@ (8009300 <_isatty_r+0x1c>)
 80092e8:	2300      	movs	r3, #0
 80092ea:	4604      	mov	r4, r0
 80092ec:	4608      	mov	r0, r1
 80092ee:	602b      	str	r3, [r5, #0]
 80092f0:	f7f9 fecd 	bl	800308e <_isatty>
 80092f4:	1c43      	adds	r3, r0, #1
 80092f6:	d102      	bne.n	80092fe <_isatty_r+0x1a>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	b103      	cbz	r3, 80092fe <_isatty_r+0x1a>
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	bd38      	pop	{r3, r4, r5, pc}
 8009300:	20000468 	.word	0x20000468

08009304 <_sbrk_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4d06      	ldr	r5, [pc, #24]	@ (8009320 <_sbrk_r+0x1c>)
 8009308:	2300      	movs	r3, #0
 800930a:	4604      	mov	r4, r0
 800930c:	4608      	mov	r0, r1
 800930e:	602b      	str	r3, [r5, #0]
 8009310:	f7f9 fed6 	bl	80030c0 <_sbrk>
 8009314:	1c43      	adds	r3, r0, #1
 8009316:	d102      	bne.n	800931e <_sbrk_r+0x1a>
 8009318:	682b      	ldr	r3, [r5, #0]
 800931a:	b103      	cbz	r3, 800931e <_sbrk_r+0x1a>
 800931c:	6023      	str	r3, [r4, #0]
 800931e:	bd38      	pop	{r3, r4, r5, pc}
 8009320:	20000468 	.word	0x20000468

08009324 <pow>:
 8009324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009326:	ed2d 8b02 	vpush	{d8}
 800932a:	eeb0 8a40 	vmov.f32	s16, s0
 800932e:	eef0 8a60 	vmov.f32	s17, s1
 8009332:	ec55 4b11 	vmov	r4, r5, d1
 8009336:	f000 f873 	bl	8009420 <__ieee754_pow>
 800933a:	4622      	mov	r2, r4
 800933c:	462b      	mov	r3, r5
 800933e:	4620      	mov	r0, r4
 8009340:	4629      	mov	r1, r5
 8009342:	ec57 6b10 	vmov	r6, r7, d0
 8009346:	f7f7 fbe9 	bl	8000b1c <__aeabi_dcmpun>
 800934a:	2800      	cmp	r0, #0
 800934c:	d13b      	bne.n	80093c6 <pow+0xa2>
 800934e:	ec51 0b18 	vmov	r0, r1, d8
 8009352:	2200      	movs	r2, #0
 8009354:	2300      	movs	r3, #0
 8009356:	f7f7 fbaf 	bl	8000ab8 <__aeabi_dcmpeq>
 800935a:	b1b8      	cbz	r0, 800938c <pow+0x68>
 800935c:	2200      	movs	r2, #0
 800935e:	2300      	movs	r3, #0
 8009360:	4620      	mov	r0, r4
 8009362:	4629      	mov	r1, r5
 8009364:	f7f7 fba8 	bl	8000ab8 <__aeabi_dcmpeq>
 8009368:	2800      	cmp	r0, #0
 800936a:	d146      	bne.n	80093fa <pow+0xd6>
 800936c:	ec45 4b10 	vmov	d0, r4, r5
 8009370:	f000 f848 	bl	8009404 <finite>
 8009374:	b338      	cbz	r0, 80093c6 <pow+0xa2>
 8009376:	2200      	movs	r2, #0
 8009378:	2300      	movs	r3, #0
 800937a:	4620      	mov	r0, r4
 800937c:	4629      	mov	r1, r5
 800937e:	f7f7 fba5 	bl	8000acc <__aeabi_dcmplt>
 8009382:	b300      	cbz	r0, 80093c6 <pow+0xa2>
 8009384:	f7ff fa9a 	bl	80088bc <__errno>
 8009388:	2322      	movs	r3, #34	@ 0x22
 800938a:	e01b      	b.n	80093c4 <pow+0xa0>
 800938c:	ec47 6b10 	vmov	d0, r6, r7
 8009390:	f000 f838 	bl	8009404 <finite>
 8009394:	b9e0      	cbnz	r0, 80093d0 <pow+0xac>
 8009396:	eeb0 0a48 	vmov.f32	s0, s16
 800939a:	eef0 0a68 	vmov.f32	s1, s17
 800939e:	f000 f831 	bl	8009404 <finite>
 80093a2:	b1a8      	cbz	r0, 80093d0 <pow+0xac>
 80093a4:	ec45 4b10 	vmov	d0, r4, r5
 80093a8:	f000 f82c 	bl	8009404 <finite>
 80093ac:	b180      	cbz	r0, 80093d0 <pow+0xac>
 80093ae:	4632      	mov	r2, r6
 80093b0:	463b      	mov	r3, r7
 80093b2:	4630      	mov	r0, r6
 80093b4:	4639      	mov	r1, r7
 80093b6:	f7f7 fbb1 	bl	8000b1c <__aeabi_dcmpun>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d0e2      	beq.n	8009384 <pow+0x60>
 80093be:	f7ff fa7d 	bl	80088bc <__errno>
 80093c2:	2321      	movs	r3, #33	@ 0x21
 80093c4:	6003      	str	r3, [r0, #0]
 80093c6:	ecbd 8b02 	vpop	{d8}
 80093ca:	ec47 6b10 	vmov	d0, r6, r7
 80093ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093d0:	2200      	movs	r2, #0
 80093d2:	2300      	movs	r3, #0
 80093d4:	4630      	mov	r0, r6
 80093d6:	4639      	mov	r1, r7
 80093d8:	f7f7 fb6e 	bl	8000ab8 <__aeabi_dcmpeq>
 80093dc:	2800      	cmp	r0, #0
 80093de:	d0f2      	beq.n	80093c6 <pow+0xa2>
 80093e0:	eeb0 0a48 	vmov.f32	s0, s16
 80093e4:	eef0 0a68 	vmov.f32	s1, s17
 80093e8:	f000 f80c 	bl	8009404 <finite>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	d0ea      	beq.n	80093c6 <pow+0xa2>
 80093f0:	ec45 4b10 	vmov	d0, r4, r5
 80093f4:	f000 f806 	bl	8009404 <finite>
 80093f8:	e7c3      	b.n	8009382 <pow+0x5e>
 80093fa:	4f01      	ldr	r7, [pc, #4]	@ (8009400 <pow+0xdc>)
 80093fc:	2600      	movs	r6, #0
 80093fe:	e7e2      	b.n	80093c6 <pow+0xa2>
 8009400:	3ff00000 	.word	0x3ff00000

08009404 <finite>:
 8009404:	b082      	sub	sp, #8
 8009406:	ed8d 0b00 	vstr	d0, [sp]
 800940a:	9801      	ldr	r0, [sp, #4]
 800940c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009410:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009414:	0fc0      	lsrs	r0, r0, #31
 8009416:	b002      	add	sp, #8
 8009418:	4770      	bx	lr
 800941a:	0000      	movs	r0, r0
 800941c:	0000      	movs	r0, r0
	...

08009420 <__ieee754_pow>:
 8009420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009424:	b091      	sub	sp, #68	@ 0x44
 8009426:	ed8d 1b00 	vstr	d1, [sp]
 800942a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800942e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8009432:	ea5a 0001 	orrs.w	r0, sl, r1
 8009436:	ec57 6b10 	vmov	r6, r7, d0
 800943a:	d113      	bne.n	8009464 <__ieee754_pow+0x44>
 800943c:	19b3      	adds	r3, r6, r6
 800943e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009442:	4152      	adcs	r2, r2
 8009444:	4298      	cmp	r0, r3
 8009446:	4b9a      	ldr	r3, [pc, #616]	@ (80096b0 <__ieee754_pow+0x290>)
 8009448:	4193      	sbcs	r3, r2
 800944a:	f080 84ee 	bcs.w	8009e2a <__ieee754_pow+0xa0a>
 800944e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009452:	4630      	mov	r0, r6
 8009454:	4639      	mov	r1, r7
 8009456:	f7f6 ff11 	bl	800027c <__adddf3>
 800945a:	ec41 0b10 	vmov	d0, r0, r1
 800945e:	b011      	add	sp, #68	@ 0x44
 8009460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009464:	4a93      	ldr	r2, [pc, #588]	@ (80096b4 <__ieee754_pow+0x294>)
 8009466:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800946a:	4295      	cmp	r5, r2
 800946c:	46b8      	mov	r8, r7
 800946e:	4633      	mov	r3, r6
 8009470:	d80a      	bhi.n	8009488 <__ieee754_pow+0x68>
 8009472:	d104      	bne.n	800947e <__ieee754_pow+0x5e>
 8009474:	2e00      	cmp	r6, #0
 8009476:	d1ea      	bne.n	800944e <__ieee754_pow+0x2e>
 8009478:	45aa      	cmp	sl, r5
 800947a:	d8e8      	bhi.n	800944e <__ieee754_pow+0x2e>
 800947c:	e001      	b.n	8009482 <__ieee754_pow+0x62>
 800947e:	4592      	cmp	sl, r2
 8009480:	d802      	bhi.n	8009488 <__ieee754_pow+0x68>
 8009482:	4592      	cmp	sl, r2
 8009484:	d10f      	bne.n	80094a6 <__ieee754_pow+0x86>
 8009486:	b171      	cbz	r1, 80094a6 <__ieee754_pow+0x86>
 8009488:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800948c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009490:	ea58 0803 	orrs.w	r8, r8, r3
 8009494:	d1db      	bne.n	800944e <__ieee754_pow+0x2e>
 8009496:	e9dd 3200 	ldrd	r3, r2, [sp]
 800949a:	18db      	adds	r3, r3, r3
 800949c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80094a0:	4152      	adcs	r2, r2
 80094a2:	4598      	cmp	r8, r3
 80094a4:	e7cf      	b.n	8009446 <__ieee754_pow+0x26>
 80094a6:	f1b8 0f00 	cmp.w	r8, #0
 80094aa:	46ab      	mov	fp, r5
 80094ac:	da43      	bge.n	8009536 <__ieee754_pow+0x116>
 80094ae:	4a82      	ldr	r2, [pc, #520]	@ (80096b8 <__ieee754_pow+0x298>)
 80094b0:	4592      	cmp	sl, r2
 80094b2:	d856      	bhi.n	8009562 <__ieee754_pow+0x142>
 80094b4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80094b8:	4592      	cmp	sl, r2
 80094ba:	f240 84c5 	bls.w	8009e48 <__ieee754_pow+0xa28>
 80094be:	ea4f 522a 	mov.w	r2, sl, asr #20
 80094c2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80094c6:	2a14      	cmp	r2, #20
 80094c8:	dd18      	ble.n	80094fc <__ieee754_pow+0xdc>
 80094ca:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80094ce:	fa21 f402 	lsr.w	r4, r1, r2
 80094d2:	fa04 f202 	lsl.w	r2, r4, r2
 80094d6:	428a      	cmp	r2, r1
 80094d8:	f040 84b6 	bne.w	8009e48 <__ieee754_pow+0xa28>
 80094dc:	f004 0401 	and.w	r4, r4, #1
 80094e0:	f1c4 0402 	rsb	r4, r4, #2
 80094e4:	2900      	cmp	r1, #0
 80094e6:	d159      	bne.n	800959c <__ieee754_pow+0x17c>
 80094e8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80094ec:	d148      	bne.n	8009580 <__ieee754_pow+0x160>
 80094ee:	4632      	mov	r2, r6
 80094f0:	463b      	mov	r3, r7
 80094f2:	4630      	mov	r0, r6
 80094f4:	4639      	mov	r1, r7
 80094f6:	f7f7 f877 	bl	80005e8 <__aeabi_dmul>
 80094fa:	e7ae      	b.n	800945a <__ieee754_pow+0x3a>
 80094fc:	2900      	cmp	r1, #0
 80094fe:	d14c      	bne.n	800959a <__ieee754_pow+0x17a>
 8009500:	f1c2 0214 	rsb	r2, r2, #20
 8009504:	fa4a f402 	asr.w	r4, sl, r2
 8009508:	fa04 f202 	lsl.w	r2, r4, r2
 800950c:	4552      	cmp	r2, sl
 800950e:	f040 8498 	bne.w	8009e42 <__ieee754_pow+0xa22>
 8009512:	f004 0401 	and.w	r4, r4, #1
 8009516:	f1c4 0402 	rsb	r4, r4, #2
 800951a:	4a68      	ldr	r2, [pc, #416]	@ (80096bc <__ieee754_pow+0x29c>)
 800951c:	4592      	cmp	sl, r2
 800951e:	d1e3      	bne.n	80094e8 <__ieee754_pow+0xc8>
 8009520:	f1b9 0f00 	cmp.w	r9, #0
 8009524:	f280 8489 	bge.w	8009e3a <__ieee754_pow+0xa1a>
 8009528:	4964      	ldr	r1, [pc, #400]	@ (80096bc <__ieee754_pow+0x29c>)
 800952a:	4632      	mov	r2, r6
 800952c:	463b      	mov	r3, r7
 800952e:	2000      	movs	r0, #0
 8009530:	f7f7 f984 	bl	800083c <__aeabi_ddiv>
 8009534:	e791      	b.n	800945a <__ieee754_pow+0x3a>
 8009536:	2400      	movs	r4, #0
 8009538:	bb81      	cbnz	r1, 800959c <__ieee754_pow+0x17c>
 800953a:	4a5e      	ldr	r2, [pc, #376]	@ (80096b4 <__ieee754_pow+0x294>)
 800953c:	4592      	cmp	sl, r2
 800953e:	d1ec      	bne.n	800951a <__ieee754_pow+0xfa>
 8009540:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8009544:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009548:	431a      	orrs	r2, r3
 800954a:	f000 846e 	beq.w	8009e2a <__ieee754_pow+0xa0a>
 800954e:	4b5c      	ldr	r3, [pc, #368]	@ (80096c0 <__ieee754_pow+0x2a0>)
 8009550:	429d      	cmp	r5, r3
 8009552:	d908      	bls.n	8009566 <__ieee754_pow+0x146>
 8009554:	f1b9 0f00 	cmp.w	r9, #0
 8009558:	f280 846b 	bge.w	8009e32 <__ieee754_pow+0xa12>
 800955c:	2000      	movs	r0, #0
 800955e:	2100      	movs	r1, #0
 8009560:	e77b      	b.n	800945a <__ieee754_pow+0x3a>
 8009562:	2402      	movs	r4, #2
 8009564:	e7e8      	b.n	8009538 <__ieee754_pow+0x118>
 8009566:	f1b9 0f00 	cmp.w	r9, #0
 800956a:	f04f 0000 	mov.w	r0, #0
 800956e:	f04f 0100 	mov.w	r1, #0
 8009572:	f6bf af72 	bge.w	800945a <__ieee754_pow+0x3a>
 8009576:	e9dd 0300 	ldrd	r0, r3, [sp]
 800957a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800957e:	e76c      	b.n	800945a <__ieee754_pow+0x3a>
 8009580:	4a50      	ldr	r2, [pc, #320]	@ (80096c4 <__ieee754_pow+0x2a4>)
 8009582:	4591      	cmp	r9, r2
 8009584:	d10a      	bne.n	800959c <__ieee754_pow+0x17c>
 8009586:	f1b8 0f00 	cmp.w	r8, #0
 800958a:	db07      	blt.n	800959c <__ieee754_pow+0x17c>
 800958c:	ec47 6b10 	vmov	d0, r6, r7
 8009590:	b011      	add	sp, #68	@ 0x44
 8009592:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009596:	f000 bd4f 	b.w	800a038 <__ieee754_sqrt>
 800959a:	2400      	movs	r4, #0
 800959c:	ec47 6b10 	vmov	d0, r6, r7
 80095a0:	9302      	str	r3, [sp, #8]
 80095a2:	f000 fc87 	bl	8009eb4 <fabs>
 80095a6:	9b02      	ldr	r3, [sp, #8]
 80095a8:	ec51 0b10 	vmov	r0, r1, d0
 80095ac:	bb43      	cbnz	r3, 8009600 <__ieee754_pow+0x1e0>
 80095ae:	4b43      	ldr	r3, [pc, #268]	@ (80096bc <__ieee754_pow+0x29c>)
 80095b0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d000      	beq.n	80095ba <__ieee754_pow+0x19a>
 80095b8:	bb15      	cbnz	r5, 8009600 <__ieee754_pow+0x1e0>
 80095ba:	f1b9 0f00 	cmp.w	r9, #0
 80095be:	da05      	bge.n	80095cc <__ieee754_pow+0x1ac>
 80095c0:	4602      	mov	r2, r0
 80095c2:	460b      	mov	r3, r1
 80095c4:	2000      	movs	r0, #0
 80095c6:	493d      	ldr	r1, [pc, #244]	@ (80096bc <__ieee754_pow+0x29c>)
 80095c8:	f7f7 f938 	bl	800083c <__aeabi_ddiv>
 80095cc:	f1b8 0f00 	cmp.w	r8, #0
 80095d0:	f6bf af43 	bge.w	800945a <__ieee754_pow+0x3a>
 80095d4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80095d8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80095dc:	4325      	orrs	r5, r4
 80095de:	d108      	bne.n	80095f2 <__ieee754_pow+0x1d2>
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	4610      	mov	r0, r2
 80095e6:	4619      	mov	r1, r3
 80095e8:	f7f6 fe46 	bl	8000278 <__aeabi_dsub>
 80095ec:	4602      	mov	r2, r0
 80095ee:	460b      	mov	r3, r1
 80095f0:	e79e      	b.n	8009530 <__ieee754_pow+0x110>
 80095f2:	2c01      	cmp	r4, #1
 80095f4:	f47f af31 	bne.w	800945a <__ieee754_pow+0x3a>
 80095f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095fc:	4619      	mov	r1, r3
 80095fe:	e72c      	b.n	800945a <__ieee754_pow+0x3a>
 8009600:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009604:	3b01      	subs	r3, #1
 8009606:	ea53 0204 	orrs.w	r2, r3, r4
 800960a:	d102      	bne.n	8009612 <__ieee754_pow+0x1f2>
 800960c:	4632      	mov	r2, r6
 800960e:	463b      	mov	r3, r7
 8009610:	e7e8      	b.n	80095e4 <__ieee754_pow+0x1c4>
 8009612:	3c01      	subs	r4, #1
 8009614:	431c      	orrs	r4, r3
 8009616:	d016      	beq.n	8009646 <__ieee754_pow+0x226>
 8009618:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80096a0 <__ieee754_pow+0x280>
 800961c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009620:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009624:	f240 8110 	bls.w	8009848 <__ieee754_pow+0x428>
 8009628:	4b27      	ldr	r3, [pc, #156]	@ (80096c8 <__ieee754_pow+0x2a8>)
 800962a:	459a      	cmp	sl, r3
 800962c:	4b24      	ldr	r3, [pc, #144]	@ (80096c0 <__ieee754_pow+0x2a0>)
 800962e:	d916      	bls.n	800965e <__ieee754_pow+0x23e>
 8009630:	429d      	cmp	r5, r3
 8009632:	d80b      	bhi.n	800964c <__ieee754_pow+0x22c>
 8009634:	f1b9 0f00 	cmp.w	r9, #0
 8009638:	da0b      	bge.n	8009652 <__ieee754_pow+0x232>
 800963a:	2000      	movs	r0, #0
 800963c:	b011      	add	sp, #68	@ 0x44
 800963e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009642:	f000 bcf1 	b.w	800a028 <__math_oflow>
 8009646:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80096a8 <__ieee754_pow+0x288>
 800964a:	e7e7      	b.n	800961c <__ieee754_pow+0x1fc>
 800964c:	f1b9 0f00 	cmp.w	r9, #0
 8009650:	dcf3      	bgt.n	800963a <__ieee754_pow+0x21a>
 8009652:	2000      	movs	r0, #0
 8009654:	b011      	add	sp, #68	@ 0x44
 8009656:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965a:	f000 bcdd 	b.w	800a018 <__math_uflow>
 800965e:	429d      	cmp	r5, r3
 8009660:	d20c      	bcs.n	800967c <__ieee754_pow+0x25c>
 8009662:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009666:	2200      	movs	r2, #0
 8009668:	2300      	movs	r3, #0
 800966a:	f7f7 fa2f 	bl	8000acc <__aeabi_dcmplt>
 800966e:	3800      	subs	r0, #0
 8009670:	bf18      	it	ne
 8009672:	2001      	movne	r0, #1
 8009674:	f1b9 0f00 	cmp.w	r9, #0
 8009678:	daec      	bge.n	8009654 <__ieee754_pow+0x234>
 800967a:	e7df      	b.n	800963c <__ieee754_pow+0x21c>
 800967c:	4b0f      	ldr	r3, [pc, #60]	@ (80096bc <__ieee754_pow+0x29c>)
 800967e:	429d      	cmp	r5, r3
 8009680:	f04f 0200 	mov.w	r2, #0
 8009684:	d922      	bls.n	80096cc <__ieee754_pow+0x2ac>
 8009686:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800968a:	2300      	movs	r3, #0
 800968c:	f7f7 fa1e 	bl	8000acc <__aeabi_dcmplt>
 8009690:	3800      	subs	r0, #0
 8009692:	bf18      	it	ne
 8009694:	2001      	movne	r0, #1
 8009696:	f1b9 0f00 	cmp.w	r9, #0
 800969a:	dccf      	bgt.n	800963c <__ieee754_pow+0x21c>
 800969c:	e7da      	b.n	8009654 <__ieee754_pow+0x234>
 800969e:	bf00      	nop
 80096a0:	00000000 	.word	0x00000000
 80096a4:	3ff00000 	.word	0x3ff00000
 80096a8:	00000000 	.word	0x00000000
 80096ac:	bff00000 	.word	0xbff00000
 80096b0:	fff00000 	.word	0xfff00000
 80096b4:	7ff00000 	.word	0x7ff00000
 80096b8:	433fffff 	.word	0x433fffff
 80096bc:	3ff00000 	.word	0x3ff00000
 80096c0:	3fefffff 	.word	0x3fefffff
 80096c4:	3fe00000 	.word	0x3fe00000
 80096c8:	43f00000 	.word	0x43f00000
 80096cc:	4b5a      	ldr	r3, [pc, #360]	@ (8009838 <__ieee754_pow+0x418>)
 80096ce:	f7f6 fdd3 	bl	8000278 <__aeabi_dsub>
 80096d2:	a351      	add	r3, pc, #324	@ (adr r3, 8009818 <__ieee754_pow+0x3f8>)
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	4604      	mov	r4, r0
 80096da:	460d      	mov	r5, r1
 80096dc:	f7f6 ff84 	bl	80005e8 <__aeabi_dmul>
 80096e0:	a34f      	add	r3, pc, #316	@ (adr r3, 8009820 <__ieee754_pow+0x400>)
 80096e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e6:	4606      	mov	r6, r0
 80096e8:	460f      	mov	r7, r1
 80096ea:	4620      	mov	r0, r4
 80096ec:	4629      	mov	r1, r5
 80096ee:	f7f6 ff7b 	bl	80005e8 <__aeabi_dmul>
 80096f2:	4b52      	ldr	r3, [pc, #328]	@ (800983c <__ieee754_pow+0x41c>)
 80096f4:	4682      	mov	sl, r0
 80096f6:	468b      	mov	fp, r1
 80096f8:	2200      	movs	r2, #0
 80096fa:	4620      	mov	r0, r4
 80096fc:	4629      	mov	r1, r5
 80096fe:	f7f6 ff73 	bl	80005e8 <__aeabi_dmul>
 8009702:	4602      	mov	r2, r0
 8009704:	460b      	mov	r3, r1
 8009706:	a148      	add	r1, pc, #288	@ (adr r1, 8009828 <__ieee754_pow+0x408>)
 8009708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800970c:	f7f6 fdb4 	bl	8000278 <__aeabi_dsub>
 8009710:	4622      	mov	r2, r4
 8009712:	462b      	mov	r3, r5
 8009714:	f7f6 ff68 	bl	80005e8 <__aeabi_dmul>
 8009718:	4602      	mov	r2, r0
 800971a:	460b      	mov	r3, r1
 800971c:	2000      	movs	r0, #0
 800971e:	4948      	ldr	r1, [pc, #288]	@ (8009840 <__ieee754_pow+0x420>)
 8009720:	f7f6 fdaa 	bl	8000278 <__aeabi_dsub>
 8009724:	4622      	mov	r2, r4
 8009726:	4680      	mov	r8, r0
 8009728:	4689      	mov	r9, r1
 800972a:	462b      	mov	r3, r5
 800972c:	4620      	mov	r0, r4
 800972e:	4629      	mov	r1, r5
 8009730:	f7f6 ff5a 	bl	80005e8 <__aeabi_dmul>
 8009734:	4602      	mov	r2, r0
 8009736:	460b      	mov	r3, r1
 8009738:	4640      	mov	r0, r8
 800973a:	4649      	mov	r1, r9
 800973c:	f7f6 ff54 	bl	80005e8 <__aeabi_dmul>
 8009740:	a33b      	add	r3, pc, #236	@ (adr r3, 8009830 <__ieee754_pow+0x410>)
 8009742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009746:	f7f6 ff4f 	bl	80005e8 <__aeabi_dmul>
 800974a:	4602      	mov	r2, r0
 800974c:	460b      	mov	r3, r1
 800974e:	4650      	mov	r0, sl
 8009750:	4659      	mov	r1, fp
 8009752:	f7f6 fd91 	bl	8000278 <__aeabi_dsub>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	4680      	mov	r8, r0
 800975c:	4689      	mov	r9, r1
 800975e:	4630      	mov	r0, r6
 8009760:	4639      	mov	r1, r7
 8009762:	f7f6 fd8b 	bl	800027c <__adddf3>
 8009766:	2400      	movs	r4, #0
 8009768:	4632      	mov	r2, r6
 800976a:	463b      	mov	r3, r7
 800976c:	4620      	mov	r0, r4
 800976e:	460d      	mov	r5, r1
 8009770:	f7f6 fd82 	bl	8000278 <__aeabi_dsub>
 8009774:	4602      	mov	r2, r0
 8009776:	460b      	mov	r3, r1
 8009778:	4640      	mov	r0, r8
 800977a:	4649      	mov	r1, r9
 800977c:	f7f6 fd7c 	bl	8000278 <__aeabi_dsub>
 8009780:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009784:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009788:	2300      	movs	r3, #0
 800978a:	9304      	str	r3, [sp, #16]
 800978c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009790:	4606      	mov	r6, r0
 8009792:	460f      	mov	r7, r1
 8009794:	465b      	mov	r3, fp
 8009796:	4652      	mov	r2, sl
 8009798:	e9dd 0100 	ldrd	r0, r1, [sp]
 800979c:	f7f6 fd6c 	bl	8000278 <__aeabi_dsub>
 80097a0:	4622      	mov	r2, r4
 80097a2:	462b      	mov	r3, r5
 80097a4:	f7f6 ff20 	bl	80005e8 <__aeabi_dmul>
 80097a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ac:	4680      	mov	r8, r0
 80097ae:	4689      	mov	r9, r1
 80097b0:	4630      	mov	r0, r6
 80097b2:	4639      	mov	r1, r7
 80097b4:	f7f6 ff18 	bl	80005e8 <__aeabi_dmul>
 80097b8:	4602      	mov	r2, r0
 80097ba:	460b      	mov	r3, r1
 80097bc:	4640      	mov	r0, r8
 80097be:	4649      	mov	r1, r9
 80097c0:	f7f6 fd5c 	bl	800027c <__adddf3>
 80097c4:	465b      	mov	r3, fp
 80097c6:	4606      	mov	r6, r0
 80097c8:	460f      	mov	r7, r1
 80097ca:	4652      	mov	r2, sl
 80097cc:	4620      	mov	r0, r4
 80097ce:	4629      	mov	r1, r5
 80097d0:	f7f6 ff0a 	bl	80005e8 <__aeabi_dmul>
 80097d4:	460b      	mov	r3, r1
 80097d6:	4602      	mov	r2, r0
 80097d8:	4680      	mov	r8, r0
 80097da:	4689      	mov	r9, r1
 80097dc:	4630      	mov	r0, r6
 80097de:	4639      	mov	r1, r7
 80097e0:	f7f6 fd4c 	bl	800027c <__adddf3>
 80097e4:	4b17      	ldr	r3, [pc, #92]	@ (8009844 <__ieee754_pow+0x424>)
 80097e6:	4299      	cmp	r1, r3
 80097e8:	4604      	mov	r4, r0
 80097ea:	460d      	mov	r5, r1
 80097ec:	468b      	mov	fp, r1
 80097ee:	f340 820b 	ble.w	8009c08 <__ieee754_pow+0x7e8>
 80097f2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80097f6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80097fa:	4303      	orrs	r3, r0
 80097fc:	f000 81ea 	beq.w	8009bd4 <__ieee754_pow+0x7b4>
 8009800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009804:	2200      	movs	r2, #0
 8009806:	2300      	movs	r3, #0
 8009808:	f7f7 f960 	bl	8000acc <__aeabi_dcmplt>
 800980c:	3800      	subs	r0, #0
 800980e:	bf18      	it	ne
 8009810:	2001      	movne	r0, #1
 8009812:	e713      	b.n	800963c <__ieee754_pow+0x21c>
 8009814:	f3af 8000 	nop.w
 8009818:	60000000 	.word	0x60000000
 800981c:	3ff71547 	.word	0x3ff71547
 8009820:	f85ddf44 	.word	0xf85ddf44
 8009824:	3e54ae0b 	.word	0x3e54ae0b
 8009828:	55555555 	.word	0x55555555
 800982c:	3fd55555 	.word	0x3fd55555
 8009830:	652b82fe 	.word	0x652b82fe
 8009834:	3ff71547 	.word	0x3ff71547
 8009838:	3ff00000 	.word	0x3ff00000
 800983c:	3fd00000 	.word	0x3fd00000
 8009840:	3fe00000 	.word	0x3fe00000
 8009844:	408fffff 	.word	0x408fffff
 8009848:	4bd5      	ldr	r3, [pc, #852]	@ (8009ba0 <__ieee754_pow+0x780>)
 800984a:	ea08 0303 	and.w	r3, r8, r3
 800984e:	2200      	movs	r2, #0
 8009850:	b92b      	cbnz	r3, 800985e <__ieee754_pow+0x43e>
 8009852:	4bd4      	ldr	r3, [pc, #848]	@ (8009ba4 <__ieee754_pow+0x784>)
 8009854:	f7f6 fec8 	bl	80005e8 <__aeabi_dmul>
 8009858:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800985c:	468b      	mov	fp, r1
 800985e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009862:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009866:	4413      	add	r3, r2
 8009868:	930a      	str	r3, [sp, #40]	@ 0x28
 800986a:	4bcf      	ldr	r3, [pc, #828]	@ (8009ba8 <__ieee754_pow+0x788>)
 800986c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009870:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8009874:	459b      	cmp	fp, r3
 8009876:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800987a:	dd08      	ble.n	800988e <__ieee754_pow+0x46e>
 800987c:	4bcb      	ldr	r3, [pc, #812]	@ (8009bac <__ieee754_pow+0x78c>)
 800987e:	459b      	cmp	fp, r3
 8009880:	f340 81a5 	ble.w	8009bce <__ieee754_pow+0x7ae>
 8009884:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009886:	3301      	adds	r3, #1
 8009888:	930a      	str	r3, [sp, #40]	@ 0x28
 800988a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800988e:	f04f 0a00 	mov.w	sl, #0
 8009892:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009896:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009898:	4bc5      	ldr	r3, [pc, #788]	@ (8009bb0 <__ieee754_pow+0x790>)
 800989a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800989e:	ed93 7b00 	vldr	d7, [r3]
 80098a2:	4629      	mov	r1, r5
 80098a4:	ec53 2b17 	vmov	r2, r3, d7
 80098a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80098b0:	f7f6 fce2 	bl	8000278 <__aeabi_dsub>
 80098b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098b8:	4606      	mov	r6, r0
 80098ba:	460f      	mov	r7, r1
 80098bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098c0:	f7f6 fcdc 	bl	800027c <__adddf3>
 80098c4:	4602      	mov	r2, r0
 80098c6:	460b      	mov	r3, r1
 80098c8:	2000      	movs	r0, #0
 80098ca:	49ba      	ldr	r1, [pc, #744]	@ (8009bb4 <__ieee754_pow+0x794>)
 80098cc:	f7f6 ffb6 	bl	800083c <__aeabi_ddiv>
 80098d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80098d4:	4602      	mov	r2, r0
 80098d6:	460b      	mov	r3, r1
 80098d8:	4630      	mov	r0, r6
 80098da:	4639      	mov	r1, r7
 80098dc:	f7f6 fe84 	bl	80005e8 <__aeabi_dmul>
 80098e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80098e4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80098e8:	106d      	asrs	r5, r5, #1
 80098ea:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80098ee:	f04f 0b00 	mov.w	fp, #0
 80098f2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80098f6:	4661      	mov	r1, ip
 80098f8:	2200      	movs	r2, #0
 80098fa:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80098fe:	4658      	mov	r0, fp
 8009900:	46e1      	mov	r9, ip
 8009902:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009906:	4614      	mov	r4, r2
 8009908:	461d      	mov	r5, r3
 800990a:	f7f6 fe6d 	bl	80005e8 <__aeabi_dmul>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4630      	mov	r0, r6
 8009914:	4639      	mov	r1, r7
 8009916:	f7f6 fcaf 	bl	8000278 <__aeabi_dsub>
 800991a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800991e:	4606      	mov	r6, r0
 8009920:	460f      	mov	r7, r1
 8009922:	4620      	mov	r0, r4
 8009924:	4629      	mov	r1, r5
 8009926:	f7f6 fca7 	bl	8000278 <__aeabi_dsub>
 800992a:	4602      	mov	r2, r0
 800992c:	460b      	mov	r3, r1
 800992e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009932:	f7f6 fca1 	bl	8000278 <__aeabi_dsub>
 8009936:	465a      	mov	r2, fp
 8009938:	464b      	mov	r3, r9
 800993a:	f7f6 fe55 	bl	80005e8 <__aeabi_dmul>
 800993e:	4602      	mov	r2, r0
 8009940:	460b      	mov	r3, r1
 8009942:	4630      	mov	r0, r6
 8009944:	4639      	mov	r1, r7
 8009946:	f7f6 fc97 	bl	8000278 <__aeabi_dsub>
 800994a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800994e:	f7f6 fe4b 	bl	80005e8 <__aeabi_dmul>
 8009952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009956:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800995a:	4610      	mov	r0, r2
 800995c:	4619      	mov	r1, r3
 800995e:	f7f6 fe43 	bl	80005e8 <__aeabi_dmul>
 8009962:	a37d      	add	r3, pc, #500	@ (adr r3, 8009b58 <__ieee754_pow+0x738>)
 8009964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009968:	4604      	mov	r4, r0
 800996a:	460d      	mov	r5, r1
 800996c:	f7f6 fe3c 	bl	80005e8 <__aeabi_dmul>
 8009970:	a37b      	add	r3, pc, #492	@ (adr r3, 8009b60 <__ieee754_pow+0x740>)
 8009972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009976:	f7f6 fc81 	bl	800027c <__adddf3>
 800997a:	4622      	mov	r2, r4
 800997c:	462b      	mov	r3, r5
 800997e:	f7f6 fe33 	bl	80005e8 <__aeabi_dmul>
 8009982:	a379      	add	r3, pc, #484	@ (adr r3, 8009b68 <__ieee754_pow+0x748>)
 8009984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009988:	f7f6 fc78 	bl	800027c <__adddf3>
 800998c:	4622      	mov	r2, r4
 800998e:	462b      	mov	r3, r5
 8009990:	f7f6 fe2a 	bl	80005e8 <__aeabi_dmul>
 8009994:	a376      	add	r3, pc, #472	@ (adr r3, 8009b70 <__ieee754_pow+0x750>)
 8009996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999a:	f7f6 fc6f 	bl	800027c <__adddf3>
 800999e:	4622      	mov	r2, r4
 80099a0:	462b      	mov	r3, r5
 80099a2:	f7f6 fe21 	bl	80005e8 <__aeabi_dmul>
 80099a6:	a374      	add	r3, pc, #464	@ (adr r3, 8009b78 <__ieee754_pow+0x758>)
 80099a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ac:	f7f6 fc66 	bl	800027c <__adddf3>
 80099b0:	4622      	mov	r2, r4
 80099b2:	462b      	mov	r3, r5
 80099b4:	f7f6 fe18 	bl	80005e8 <__aeabi_dmul>
 80099b8:	a371      	add	r3, pc, #452	@ (adr r3, 8009b80 <__ieee754_pow+0x760>)
 80099ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099be:	f7f6 fc5d 	bl	800027c <__adddf3>
 80099c2:	4622      	mov	r2, r4
 80099c4:	4606      	mov	r6, r0
 80099c6:	460f      	mov	r7, r1
 80099c8:	462b      	mov	r3, r5
 80099ca:	4620      	mov	r0, r4
 80099cc:	4629      	mov	r1, r5
 80099ce:	f7f6 fe0b 	bl	80005e8 <__aeabi_dmul>
 80099d2:	4602      	mov	r2, r0
 80099d4:	460b      	mov	r3, r1
 80099d6:	4630      	mov	r0, r6
 80099d8:	4639      	mov	r1, r7
 80099da:	f7f6 fe05 	bl	80005e8 <__aeabi_dmul>
 80099de:	465a      	mov	r2, fp
 80099e0:	4604      	mov	r4, r0
 80099e2:	460d      	mov	r5, r1
 80099e4:	464b      	mov	r3, r9
 80099e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099ea:	f7f6 fc47 	bl	800027c <__adddf3>
 80099ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099f2:	f7f6 fdf9 	bl	80005e8 <__aeabi_dmul>
 80099f6:	4622      	mov	r2, r4
 80099f8:	462b      	mov	r3, r5
 80099fa:	f7f6 fc3f 	bl	800027c <__adddf3>
 80099fe:	465a      	mov	r2, fp
 8009a00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009a04:	464b      	mov	r3, r9
 8009a06:	4658      	mov	r0, fp
 8009a08:	4649      	mov	r1, r9
 8009a0a:	f7f6 fded 	bl	80005e8 <__aeabi_dmul>
 8009a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8009bb8 <__ieee754_pow+0x798>)
 8009a10:	2200      	movs	r2, #0
 8009a12:	4606      	mov	r6, r0
 8009a14:	460f      	mov	r7, r1
 8009a16:	f7f6 fc31 	bl	800027c <__adddf3>
 8009a1a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009a1e:	f7f6 fc2d 	bl	800027c <__adddf3>
 8009a22:	46d8      	mov	r8, fp
 8009a24:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009a28:	460d      	mov	r5, r1
 8009a2a:	465a      	mov	r2, fp
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4640      	mov	r0, r8
 8009a30:	4649      	mov	r1, r9
 8009a32:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009a36:	f7f6 fdd7 	bl	80005e8 <__aeabi_dmul>
 8009a3a:	465c      	mov	r4, fp
 8009a3c:	4680      	mov	r8, r0
 8009a3e:	4689      	mov	r9, r1
 8009a40:	4b5d      	ldr	r3, [pc, #372]	@ (8009bb8 <__ieee754_pow+0x798>)
 8009a42:	2200      	movs	r2, #0
 8009a44:	4620      	mov	r0, r4
 8009a46:	4629      	mov	r1, r5
 8009a48:	f7f6 fc16 	bl	8000278 <__aeabi_dsub>
 8009a4c:	4632      	mov	r2, r6
 8009a4e:	463b      	mov	r3, r7
 8009a50:	f7f6 fc12 	bl	8000278 <__aeabi_dsub>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a5c:	f7f6 fc0c 	bl	8000278 <__aeabi_dsub>
 8009a60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a64:	f7f6 fdc0 	bl	80005e8 <__aeabi_dmul>
 8009a68:	4622      	mov	r2, r4
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	460f      	mov	r7, r1
 8009a6e:	462b      	mov	r3, r5
 8009a70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a74:	f7f6 fdb8 	bl	80005e8 <__aeabi_dmul>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	4639      	mov	r1, r7
 8009a80:	f7f6 fbfc 	bl	800027c <__adddf3>
 8009a84:	4606      	mov	r6, r0
 8009a86:	460f      	mov	r7, r1
 8009a88:	4602      	mov	r2, r0
 8009a8a:	460b      	mov	r3, r1
 8009a8c:	4640      	mov	r0, r8
 8009a8e:	4649      	mov	r1, r9
 8009a90:	f7f6 fbf4 	bl	800027c <__adddf3>
 8009a94:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8009a98:	a33b      	add	r3, pc, #236	@ (adr r3, 8009b88 <__ieee754_pow+0x768>)
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	4658      	mov	r0, fp
 8009aa0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8009aa4:	460d      	mov	r5, r1
 8009aa6:	f7f6 fd9f 	bl	80005e8 <__aeabi_dmul>
 8009aaa:	465c      	mov	r4, fp
 8009aac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ab0:	4642      	mov	r2, r8
 8009ab2:	464b      	mov	r3, r9
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	4629      	mov	r1, r5
 8009ab8:	f7f6 fbde 	bl	8000278 <__aeabi_dsub>
 8009abc:	4602      	mov	r2, r0
 8009abe:	460b      	mov	r3, r1
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	4639      	mov	r1, r7
 8009ac4:	f7f6 fbd8 	bl	8000278 <__aeabi_dsub>
 8009ac8:	a331      	add	r3, pc, #196	@ (adr r3, 8009b90 <__ieee754_pow+0x770>)
 8009aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ace:	f7f6 fd8b 	bl	80005e8 <__aeabi_dmul>
 8009ad2:	a331      	add	r3, pc, #196	@ (adr r3, 8009b98 <__ieee754_pow+0x778>)
 8009ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad8:	4606      	mov	r6, r0
 8009ada:	460f      	mov	r7, r1
 8009adc:	4620      	mov	r0, r4
 8009ade:	4629      	mov	r1, r5
 8009ae0:	f7f6 fd82 	bl	80005e8 <__aeabi_dmul>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4630      	mov	r0, r6
 8009aea:	4639      	mov	r1, r7
 8009aec:	f7f6 fbc6 	bl	800027c <__adddf3>
 8009af0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009af2:	4b32      	ldr	r3, [pc, #200]	@ (8009bbc <__ieee754_pow+0x79c>)
 8009af4:	4413      	add	r3, r2
 8009af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afa:	f7f6 fbbf 	bl	800027c <__adddf3>
 8009afe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009b02:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009b04:	f7f6 fd06 	bl	8000514 <__aeabi_i2d>
 8009b08:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8009bc0 <__ieee754_pow+0x7a0>)
 8009b0c:	4413      	add	r3, r2
 8009b0e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b12:	4606      	mov	r6, r0
 8009b14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b18:	460f      	mov	r7, r1
 8009b1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b1e:	f7f6 fbad 	bl	800027c <__adddf3>
 8009b22:	4642      	mov	r2, r8
 8009b24:	464b      	mov	r3, r9
 8009b26:	f7f6 fba9 	bl	800027c <__adddf3>
 8009b2a:	4632      	mov	r2, r6
 8009b2c:	463b      	mov	r3, r7
 8009b2e:	f7f6 fba5 	bl	800027c <__adddf3>
 8009b32:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009b36:	4632      	mov	r2, r6
 8009b38:	463b      	mov	r3, r7
 8009b3a:	4658      	mov	r0, fp
 8009b3c:	460d      	mov	r5, r1
 8009b3e:	f7f6 fb9b 	bl	8000278 <__aeabi_dsub>
 8009b42:	4642      	mov	r2, r8
 8009b44:	464b      	mov	r3, r9
 8009b46:	f7f6 fb97 	bl	8000278 <__aeabi_dsub>
 8009b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b4e:	f7f6 fb93 	bl	8000278 <__aeabi_dsub>
 8009b52:	465c      	mov	r4, fp
 8009b54:	e036      	b.n	8009bc4 <__ieee754_pow+0x7a4>
 8009b56:	bf00      	nop
 8009b58:	4a454eef 	.word	0x4a454eef
 8009b5c:	3fca7e28 	.word	0x3fca7e28
 8009b60:	93c9db65 	.word	0x93c9db65
 8009b64:	3fcd864a 	.word	0x3fcd864a
 8009b68:	a91d4101 	.word	0xa91d4101
 8009b6c:	3fd17460 	.word	0x3fd17460
 8009b70:	518f264d 	.word	0x518f264d
 8009b74:	3fd55555 	.word	0x3fd55555
 8009b78:	db6fabff 	.word	0xdb6fabff
 8009b7c:	3fdb6db6 	.word	0x3fdb6db6
 8009b80:	33333303 	.word	0x33333303
 8009b84:	3fe33333 	.word	0x3fe33333
 8009b88:	e0000000 	.word	0xe0000000
 8009b8c:	3feec709 	.word	0x3feec709
 8009b90:	dc3a03fd 	.word	0xdc3a03fd
 8009b94:	3feec709 	.word	0x3feec709
 8009b98:	145b01f5 	.word	0x145b01f5
 8009b9c:	be3e2fe0 	.word	0xbe3e2fe0
 8009ba0:	7ff00000 	.word	0x7ff00000
 8009ba4:	43400000 	.word	0x43400000
 8009ba8:	0003988e 	.word	0x0003988e
 8009bac:	000bb679 	.word	0x000bb679
 8009bb0:	0800a320 	.word	0x0800a320
 8009bb4:	3ff00000 	.word	0x3ff00000
 8009bb8:	40080000 	.word	0x40080000
 8009bbc:	0800a300 	.word	0x0800a300
 8009bc0:	0800a310 	.word	0x0800a310
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bcc:	e5d6      	b.n	800977c <__ieee754_pow+0x35c>
 8009bce:	f04f 0a01 	mov.w	sl, #1
 8009bd2:	e65e      	b.n	8009892 <__ieee754_pow+0x472>
 8009bd4:	a3b5      	add	r3, pc, #724	@ (adr r3, 8009eac <__ieee754_pow+0xa8c>)
 8009bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bda:	4630      	mov	r0, r6
 8009bdc:	4639      	mov	r1, r7
 8009bde:	f7f6 fb4d 	bl	800027c <__adddf3>
 8009be2:	4642      	mov	r2, r8
 8009be4:	e9cd 0100 	strd	r0, r1, [sp]
 8009be8:	464b      	mov	r3, r9
 8009bea:	4620      	mov	r0, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	f7f6 fb43 	bl	8000278 <__aeabi_dsub>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009bfa:	f7f6 ff85 	bl	8000b08 <__aeabi_dcmpgt>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	f47f adfe 	bne.w	8009800 <__ieee754_pow+0x3e0>
 8009c04:	4ba2      	ldr	r3, [pc, #648]	@ (8009e90 <__ieee754_pow+0xa70>)
 8009c06:	e022      	b.n	8009c4e <__ieee754_pow+0x82e>
 8009c08:	4ca2      	ldr	r4, [pc, #648]	@ (8009e94 <__ieee754_pow+0xa74>)
 8009c0a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009c0e:	42a3      	cmp	r3, r4
 8009c10:	d919      	bls.n	8009c46 <__ieee754_pow+0x826>
 8009c12:	4ba1      	ldr	r3, [pc, #644]	@ (8009e98 <__ieee754_pow+0xa78>)
 8009c14:	440b      	add	r3, r1
 8009c16:	4303      	orrs	r3, r0
 8009c18:	d009      	beq.n	8009c2e <__ieee754_pow+0x80e>
 8009c1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	2300      	movs	r3, #0
 8009c22:	f7f6 ff53 	bl	8000acc <__aeabi_dcmplt>
 8009c26:	3800      	subs	r0, #0
 8009c28:	bf18      	it	ne
 8009c2a:	2001      	movne	r0, #1
 8009c2c:	e512      	b.n	8009654 <__ieee754_pow+0x234>
 8009c2e:	4642      	mov	r2, r8
 8009c30:	464b      	mov	r3, r9
 8009c32:	f7f6 fb21 	bl	8000278 <__aeabi_dsub>
 8009c36:	4632      	mov	r2, r6
 8009c38:	463b      	mov	r3, r7
 8009c3a:	f7f6 ff5b 	bl	8000af4 <__aeabi_dcmpge>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d1eb      	bne.n	8009c1a <__ieee754_pow+0x7fa>
 8009c42:	4b96      	ldr	r3, [pc, #600]	@ (8009e9c <__ieee754_pow+0xa7c>)
 8009c44:	e003      	b.n	8009c4e <__ieee754_pow+0x82e>
 8009c46:	4a96      	ldr	r2, [pc, #600]	@ (8009ea0 <__ieee754_pow+0xa80>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	f240 80e7 	bls.w	8009e1c <__ieee754_pow+0x9fc>
 8009c4e:	151b      	asrs	r3, r3, #20
 8009c50:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8009c54:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8009c58:	fa4a fa03 	asr.w	sl, sl, r3
 8009c5c:	44da      	add	sl, fp
 8009c5e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009c62:	4890      	ldr	r0, [pc, #576]	@ (8009ea4 <__ieee754_pow+0xa84>)
 8009c64:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009c68:	4108      	asrs	r0, r1
 8009c6a:	ea00 030a 	and.w	r3, r0, sl
 8009c6e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009c72:	f1c1 0114 	rsb	r1, r1, #20
 8009c76:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009c7a:	fa4a fa01 	asr.w	sl, sl, r1
 8009c7e:	f1bb 0f00 	cmp.w	fp, #0
 8009c82:	4640      	mov	r0, r8
 8009c84:	4649      	mov	r1, r9
 8009c86:	f04f 0200 	mov.w	r2, #0
 8009c8a:	bfb8      	it	lt
 8009c8c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009c90:	f7f6 faf2 	bl	8000278 <__aeabi_dsub>
 8009c94:	4680      	mov	r8, r0
 8009c96:	4689      	mov	r9, r1
 8009c98:	4632      	mov	r2, r6
 8009c9a:	463b      	mov	r3, r7
 8009c9c:	4640      	mov	r0, r8
 8009c9e:	4649      	mov	r1, r9
 8009ca0:	f7f6 faec 	bl	800027c <__adddf3>
 8009ca4:	2400      	movs	r4, #0
 8009ca6:	a36a      	add	r3, pc, #424	@ (adr r3, 8009e50 <__ieee754_pow+0xa30>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	4620      	mov	r0, r4
 8009cae:	460d      	mov	r5, r1
 8009cb0:	f7f6 fc9a 	bl	80005e8 <__aeabi_dmul>
 8009cb4:	4642      	mov	r2, r8
 8009cb6:	e9cd 0100 	strd	r0, r1, [sp]
 8009cba:	464b      	mov	r3, r9
 8009cbc:	4620      	mov	r0, r4
 8009cbe:	4629      	mov	r1, r5
 8009cc0:	f7f6 fada 	bl	8000278 <__aeabi_dsub>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	4630      	mov	r0, r6
 8009cca:	4639      	mov	r1, r7
 8009ccc:	f7f6 fad4 	bl	8000278 <__aeabi_dsub>
 8009cd0:	a361      	add	r3, pc, #388	@ (adr r3, 8009e58 <__ieee754_pow+0xa38>)
 8009cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd6:	f7f6 fc87 	bl	80005e8 <__aeabi_dmul>
 8009cda:	a361      	add	r3, pc, #388	@ (adr r3, 8009e60 <__ieee754_pow+0xa40>)
 8009cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce0:	4680      	mov	r8, r0
 8009ce2:	4689      	mov	r9, r1
 8009ce4:	4620      	mov	r0, r4
 8009ce6:	4629      	mov	r1, r5
 8009ce8:	f7f6 fc7e 	bl	80005e8 <__aeabi_dmul>
 8009cec:	4602      	mov	r2, r0
 8009cee:	460b      	mov	r3, r1
 8009cf0:	4640      	mov	r0, r8
 8009cf2:	4649      	mov	r1, r9
 8009cf4:	f7f6 fac2 	bl	800027c <__adddf3>
 8009cf8:	4604      	mov	r4, r0
 8009cfa:	460d      	mov	r5, r1
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	460b      	mov	r3, r1
 8009d00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d04:	f7f6 faba 	bl	800027c <__adddf3>
 8009d08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d0c:	4680      	mov	r8, r0
 8009d0e:	4689      	mov	r9, r1
 8009d10:	f7f6 fab2 	bl	8000278 <__aeabi_dsub>
 8009d14:	4602      	mov	r2, r0
 8009d16:	460b      	mov	r3, r1
 8009d18:	4620      	mov	r0, r4
 8009d1a:	4629      	mov	r1, r5
 8009d1c:	f7f6 faac 	bl	8000278 <__aeabi_dsub>
 8009d20:	4642      	mov	r2, r8
 8009d22:	4606      	mov	r6, r0
 8009d24:	460f      	mov	r7, r1
 8009d26:	464b      	mov	r3, r9
 8009d28:	4640      	mov	r0, r8
 8009d2a:	4649      	mov	r1, r9
 8009d2c:	f7f6 fc5c 	bl	80005e8 <__aeabi_dmul>
 8009d30:	a34d      	add	r3, pc, #308	@ (adr r3, 8009e68 <__ieee754_pow+0xa48>)
 8009d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d36:	4604      	mov	r4, r0
 8009d38:	460d      	mov	r5, r1
 8009d3a:	f7f6 fc55 	bl	80005e8 <__aeabi_dmul>
 8009d3e:	a34c      	add	r3, pc, #304	@ (adr r3, 8009e70 <__ieee754_pow+0xa50>)
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	f7f6 fa98 	bl	8000278 <__aeabi_dsub>
 8009d48:	4622      	mov	r2, r4
 8009d4a:	462b      	mov	r3, r5
 8009d4c:	f7f6 fc4c 	bl	80005e8 <__aeabi_dmul>
 8009d50:	a349      	add	r3, pc, #292	@ (adr r3, 8009e78 <__ieee754_pow+0xa58>)
 8009d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d56:	f7f6 fa91 	bl	800027c <__adddf3>
 8009d5a:	4622      	mov	r2, r4
 8009d5c:	462b      	mov	r3, r5
 8009d5e:	f7f6 fc43 	bl	80005e8 <__aeabi_dmul>
 8009d62:	a347      	add	r3, pc, #284	@ (adr r3, 8009e80 <__ieee754_pow+0xa60>)
 8009d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d68:	f7f6 fa86 	bl	8000278 <__aeabi_dsub>
 8009d6c:	4622      	mov	r2, r4
 8009d6e:	462b      	mov	r3, r5
 8009d70:	f7f6 fc3a 	bl	80005e8 <__aeabi_dmul>
 8009d74:	a344      	add	r3, pc, #272	@ (adr r3, 8009e88 <__ieee754_pow+0xa68>)
 8009d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7a:	f7f6 fa7f 	bl	800027c <__adddf3>
 8009d7e:	4622      	mov	r2, r4
 8009d80:	462b      	mov	r3, r5
 8009d82:	f7f6 fc31 	bl	80005e8 <__aeabi_dmul>
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	4649      	mov	r1, r9
 8009d8e:	f7f6 fa73 	bl	8000278 <__aeabi_dsub>
 8009d92:	4604      	mov	r4, r0
 8009d94:	460d      	mov	r5, r1
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4640      	mov	r0, r8
 8009d9c:	4649      	mov	r1, r9
 8009d9e:	f7f6 fc23 	bl	80005e8 <__aeabi_dmul>
 8009da2:	2200      	movs	r2, #0
 8009da4:	e9cd 0100 	strd	r0, r1, [sp]
 8009da8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009dac:	4620      	mov	r0, r4
 8009dae:	4629      	mov	r1, r5
 8009db0:	f7f6 fa62 	bl	8000278 <__aeabi_dsub>
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009dbc:	f7f6 fd3e 	bl	800083c <__aeabi_ddiv>
 8009dc0:	4632      	mov	r2, r6
 8009dc2:	4604      	mov	r4, r0
 8009dc4:	460d      	mov	r5, r1
 8009dc6:	463b      	mov	r3, r7
 8009dc8:	4640      	mov	r0, r8
 8009dca:	4649      	mov	r1, r9
 8009dcc:	f7f6 fc0c 	bl	80005e8 <__aeabi_dmul>
 8009dd0:	4632      	mov	r2, r6
 8009dd2:	463b      	mov	r3, r7
 8009dd4:	f7f6 fa52 	bl	800027c <__adddf3>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4620      	mov	r0, r4
 8009dde:	4629      	mov	r1, r5
 8009de0:	f7f6 fa4a 	bl	8000278 <__aeabi_dsub>
 8009de4:	4642      	mov	r2, r8
 8009de6:	464b      	mov	r3, r9
 8009de8:	f7f6 fa46 	bl	8000278 <__aeabi_dsub>
 8009dec:	460b      	mov	r3, r1
 8009dee:	4602      	mov	r2, r0
 8009df0:	492d      	ldr	r1, [pc, #180]	@ (8009ea8 <__ieee754_pow+0xa88>)
 8009df2:	2000      	movs	r0, #0
 8009df4:	f7f6 fa40 	bl	8000278 <__aeabi_dsub>
 8009df8:	ec41 0b10 	vmov	d0, r0, r1
 8009dfc:	ee10 3a90 	vmov	r3, s1
 8009e00:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009e04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e08:	da0b      	bge.n	8009e22 <__ieee754_pow+0xa02>
 8009e0a:	4650      	mov	r0, sl
 8009e0c:	f000 f85c 	bl	8009ec8 <scalbn>
 8009e10:	ec51 0b10 	vmov	r0, r1, d0
 8009e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e18:	f7ff bb6d 	b.w	80094f6 <__ieee754_pow+0xd6>
 8009e1c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009e20:	e73a      	b.n	8009c98 <__ieee754_pow+0x878>
 8009e22:	ec51 0b10 	vmov	r0, r1, d0
 8009e26:	4619      	mov	r1, r3
 8009e28:	e7f4      	b.n	8009e14 <__ieee754_pow+0x9f4>
 8009e2a:	491f      	ldr	r1, [pc, #124]	@ (8009ea8 <__ieee754_pow+0xa88>)
 8009e2c:	2000      	movs	r0, #0
 8009e2e:	f7ff bb14 	b.w	800945a <__ieee754_pow+0x3a>
 8009e32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e36:	f7ff bb10 	b.w	800945a <__ieee754_pow+0x3a>
 8009e3a:	4630      	mov	r0, r6
 8009e3c:	4639      	mov	r1, r7
 8009e3e:	f7ff bb0c 	b.w	800945a <__ieee754_pow+0x3a>
 8009e42:	460c      	mov	r4, r1
 8009e44:	f7ff bb69 	b.w	800951a <__ieee754_pow+0xfa>
 8009e48:	2400      	movs	r4, #0
 8009e4a:	f7ff bb4b 	b.w	80094e4 <__ieee754_pow+0xc4>
 8009e4e:	bf00      	nop
 8009e50:	00000000 	.word	0x00000000
 8009e54:	3fe62e43 	.word	0x3fe62e43
 8009e58:	fefa39ef 	.word	0xfefa39ef
 8009e5c:	3fe62e42 	.word	0x3fe62e42
 8009e60:	0ca86c39 	.word	0x0ca86c39
 8009e64:	be205c61 	.word	0xbe205c61
 8009e68:	72bea4d0 	.word	0x72bea4d0
 8009e6c:	3e663769 	.word	0x3e663769
 8009e70:	c5d26bf1 	.word	0xc5d26bf1
 8009e74:	3ebbbd41 	.word	0x3ebbbd41
 8009e78:	af25de2c 	.word	0xaf25de2c
 8009e7c:	3f11566a 	.word	0x3f11566a
 8009e80:	16bebd93 	.word	0x16bebd93
 8009e84:	3f66c16c 	.word	0x3f66c16c
 8009e88:	5555553e 	.word	0x5555553e
 8009e8c:	3fc55555 	.word	0x3fc55555
 8009e90:	40900000 	.word	0x40900000
 8009e94:	4090cbff 	.word	0x4090cbff
 8009e98:	3f6f3400 	.word	0x3f6f3400
 8009e9c:	4090cc00 	.word	0x4090cc00
 8009ea0:	3fe00000 	.word	0x3fe00000
 8009ea4:	fff00000 	.word	0xfff00000
 8009ea8:	3ff00000 	.word	0x3ff00000
 8009eac:	652b82fe 	.word	0x652b82fe
 8009eb0:	3c971547 	.word	0x3c971547

08009eb4 <fabs>:
 8009eb4:	ec51 0b10 	vmov	r0, r1, d0
 8009eb8:	4602      	mov	r2, r0
 8009eba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009ebe:	ec43 2b10 	vmov	d0, r2, r3
 8009ec2:	4770      	bx	lr
 8009ec4:	0000      	movs	r0, r0
	...

08009ec8 <scalbn>:
 8009ec8:	b570      	push	{r4, r5, r6, lr}
 8009eca:	ec55 4b10 	vmov	r4, r5, d0
 8009ece:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	462b      	mov	r3, r5
 8009ed6:	b991      	cbnz	r1, 8009efe <scalbn+0x36>
 8009ed8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009edc:	4323      	orrs	r3, r4
 8009ede:	d03b      	beq.n	8009f58 <scalbn+0x90>
 8009ee0:	4b33      	ldr	r3, [pc, #204]	@ (8009fb0 <scalbn+0xe8>)
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	4629      	mov	r1, r5
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f7f6 fb7e 	bl	80005e8 <__aeabi_dmul>
 8009eec:	4b31      	ldr	r3, [pc, #196]	@ (8009fb4 <scalbn+0xec>)
 8009eee:	429e      	cmp	r6, r3
 8009ef0:	4604      	mov	r4, r0
 8009ef2:	460d      	mov	r5, r1
 8009ef4:	da0f      	bge.n	8009f16 <scalbn+0x4e>
 8009ef6:	a326      	add	r3, pc, #152	@ (adr r3, 8009f90 <scalbn+0xc8>)
 8009ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efc:	e01e      	b.n	8009f3c <scalbn+0x74>
 8009efe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009f02:	4291      	cmp	r1, r2
 8009f04:	d10b      	bne.n	8009f1e <scalbn+0x56>
 8009f06:	4622      	mov	r2, r4
 8009f08:	4620      	mov	r0, r4
 8009f0a:	4629      	mov	r1, r5
 8009f0c:	f7f6 f9b6 	bl	800027c <__adddf3>
 8009f10:	4604      	mov	r4, r0
 8009f12:	460d      	mov	r5, r1
 8009f14:	e020      	b.n	8009f58 <scalbn+0x90>
 8009f16:	460b      	mov	r3, r1
 8009f18:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009f1c:	3936      	subs	r1, #54	@ 0x36
 8009f1e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009f22:	4296      	cmp	r6, r2
 8009f24:	dd0d      	ble.n	8009f42 <scalbn+0x7a>
 8009f26:	2d00      	cmp	r5, #0
 8009f28:	a11b      	add	r1, pc, #108	@ (adr r1, 8009f98 <scalbn+0xd0>)
 8009f2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f2e:	da02      	bge.n	8009f36 <scalbn+0x6e>
 8009f30:	a11b      	add	r1, pc, #108	@ (adr r1, 8009fa0 <scalbn+0xd8>)
 8009f32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f36:	a318      	add	r3, pc, #96	@ (adr r3, 8009f98 <scalbn+0xd0>)
 8009f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3c:	f7f6 fb54 	bl	80005e8 <__aeabi_dmul>
 8009f40:	e7e6      	b.n	8009f10 <scalbn+0x48>
 8009f42:	1872      	adds	r2, r6, r1
 8009f44:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009f48:	428a      	cmp	r2, r1
 8009f4a:	dcec      	bgt.n	8009f26 <scalbn+0x5e>
 8009f4c:	2a00      	cmp	r2, #0
 8009f4e:	dd06      	ble.n	8009f5e <scalbn+0x96>
 8009f50:	f36f 531e 	bfc	r3, #20, #11
 8009f54:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f58:	ec45 4b10 	vmov	d0, r4, r5
 8009f5c:	bd70      	pop	{r4, r5, r6, pc}
 8009f5e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009f62:	da08      	bge.n	8009f76 <scalbn+0xae>
 8009f64:	2d00      	cmp	r5, #0
 8009f66:	a10a      	add	r1, pc, #40	@ (adr r1, 8009f90 <scalbn+0xc8>)
 8009f68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f6c:	dac3      	bge.n	8009ef6 <scalbn+0x2e>
 8009f6e:	a10e      	add	r1, pc, #56	@ (adr r1, 8009fa8 <scalbn+0xe0>)
 8009f70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f74:	e7bf      	b.n	8009ef6 <scalbn+0x2e>
 8009f76:	3236      	adds	r2, #54	@ 0x36
 8009f78:	f36f 531e 	bfc	r3, #20, #11
 8009f7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f80:	4620      	mov	r0, r4
 8009f82:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb8 <scalbn+0xf0>)
 8009f84:	4629      	mov	r1, r5
 8009f86:	2200      	movs	r2, #0
 8009f88:	e7d8      	b.n	8009f3c <scalbn+0x74>
 8009f8a:	bf00      	nop
 8009f8c:	f3af 8000 	nop.w
 8009f90:	c2f8f359 	.word	0xc2f8f359
 8009f94:	01a56e1f 	.word	0x01a56e1f
 8009f98:	8800759c 	.word	0x8800759c
 8009f9c:	7e37e43c 	.word	0x7e37e43c
 8009fa0:	8800759c 	.word	0x8800759c
 8009fa4:	fe37e43c 	.word	0xfe37e43c
 8009fa8:	c2f8f359 	.word	0xc2f8f359
 8009fac:	81a56e1f 	.word	0x81a56e1f
 8009fb0:	43500000 	.word	0x43500000
 8009fb4:	ffff3cb0 	.word	0xffff3cb0
 8009fb8:	3c900000 	.word	0x3c900000

08009fbc <with_errno>:
 8009fbc:	b510      	push	{r4, lr}
 8009fbe:	ed2d 8b02 	vpush	{d8}
 8009fc2:	eeb0 8a40 	vmov.f32	s16, s0
 8009fc6:	eef0 8a60 	vmov.f32	s17, s1
 8009fca:	4604      	mov	r4, r0
 8009fcc:	f7fe fc76 	bl	80088bc <__errno>
 8009fd0:	eeb0 0a48 	vmov.f32	s0, s16
 8009fd4:	eef0 0a68 	vmov.f32	s1, s17
 8009fd8:	ecbd 8b02 	vpop	{d8}
 8009fdc:	6004      	str	r4, [r0, #0]
 8009fde:	bd10      	pop	{r4, pc}

08009fe0 <xflow>:
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	b507      	push	{r0, r1, r2, lr}
 8009fe4:	ec51 0b10 	vmov	r0, r1, d0
 8009fe8:	b183      	cbz	r3, 800a00c <xflow+0x2c>
 8009fea:	4602      	mov	r2, r0
 8009fec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ff0:	e9cd 2300 	strd	r2, r3, [sp]
 8009ff4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ff8:	f7f6 faf6 	bl	80005e8 <__aeabi_dmul>
 8009ffc:	ec41 0b10 	vmov	d0, r0, r1
 800a000:	2022      	movs	r0, #34	@ 0x22
 800a002:	b003      	add	sp, #12
 800a004:	f85d eb04 	ldr.w	lr, [sp], #4
 800a008:	f7ff bfd8 	b.w	8009fbc <with_errno>
 800a00c:	4602      	mov	r2, r0
 800a00e:	460b      	mov	r3, r1
 800a010:	e7ee      	b.n	8009ff0 <xflow+0x10>
 800a012:	0000      	movs	r0, r0
 800a014:	0000      	movs	r0, r0
	...

0800a018 <__math_uflow>:
 800a018:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a020 <__math_uflow+0x8>
 800a01c:	f7ff bfe0 	b.w	8009fe0 <xflow>
 800a020:	00000000 	.word	0x00000000
 800a024:	10000000 	.word	0x10000000

0800a028 <__math_oflow>:
 800a028:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a030 <__math_oflow+0x8>
 800a02c:	f7ff bfd8 	b.w	8009fe0 <xflow>
 800a030:	00000000 	.word	0x00000000
 800a034:	70000000 	.word	0x70000000

0800a038 <__ieee754_sqrt>:
 800a038:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	4a66      	ldr	r2, [pc, #408]	@ (800a1d8 <__ieee754_sqrt+0x1a0>)
 800a03e:	ec55 4b10 	vmov	r4, r5, d0
 800a042:	43aa      	bics	r2, r5
 800a044:	462b      	mov	r3, r5
 800a046:	4621      	mov	r1, r4
 800a048:	d110      	bne.n	800a06c <__ieee754_sqrt+0x34>
 800a04a:	4622      	mov	r2, r4
 800a04c:	4620      	mov	r0, r4
 800a04e:	4629      	mov	r1, r5
 800a050:	f7f6 faca 	bl	80005e8 <__aeabi_dmul>
 800a054:	4602      	mov	r2, r0
 800a056:	460b      	mov	r3, r1
 800a058:	4620      	mov	r0, r4
 800a05a:	4629      	mov	r1, r5
 800a05c:	f7f6 f90e 	bl	800027c <__adddf3>
 800a060:	4604      	mov	r4, r0
 800a062:	460d      	mov	r5, r1
 800a064:	ec45 4b10 	vmov	d0, r4, r5
 800a068:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06c:	2d00      	cmp	r5, #0
 800a06e:	dc0e      	bgt.n	800a08e <__ieee754_sqrt+0x56>
 800a070:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a074:	4322      	orrs	r2, r4
 800a076:	d0f5      	beq.n	800a064 <__ieee754_sqrt+0x2c>
 800a078:	b19d      	cbz	r5, 800a0a2 <__ieee754_sqrt+0x6a>
 800a07a:	4622      	mov	r2, r4
 800a07c:	4620      	mov	r0, r4
 800a07e:	4629      	mov	r1, r5
 800a080:	f7f6 f8fa 	bl	8000278 <__aeabi_dsub>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	f7f6 fbd8 	bl	800083c <__aeabi_ddiv>
 800a08c:	e7e8      	b.n	800a060 <__ieee754_sqrt+0x28>
 800a08e:	152a      	asrs	r2, r5, #20
 800a090:	d115      	bne.n	800a0be <__ieee754_sqrt+0x86>
 800a092:	2000      	movs	r0, #0
 800a094:	e009      	b.n	800a0aa <__ieee754_sqrt+0x72>
 800a096:	0acb      	lsrs	r3, r1, #11
 800a098:	3a15      	subs	r2, #21
 800a09a:	0549      	lsls	r1, r1, #21
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d0fa      	beq.n	800a096 <__ieee754_sqrt+0x5e>
 800a0a0:	e7f7      	b.n	800a092 <__ieee754_sqrt+0x5a>
 800a0a2:	462a      	mov	r2, r5
 800a0a4:	e7fa      	b.n	800a09c <__ieee754_sqrt+0x64>
 800a0a6:	005b      	lsls	r3, r3, #1
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	02dc      	lsls	r4, r3, #11
 800a0ac:	d5fb      	bpl.n	800a0a6 <__ieee754_sqrt+0x6e>
 800a0ae:	1e44      	subs	r4, r0, #1
 800a0b0:	1b12      	subs	r2, r2, r4
 800a0b2:	f1c0 0420 	rsb	r4, r0, #32
 800a0b6:	fa21 f404 	lsr.w	r4, r1, r4
 800a0ba:	4323      	orrs	r3, r4
 800a0bc:	4081      	lsls	r1, r0
 800a0be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0c2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a0c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0ca:	07d2      	lsls	r2, r2, #31
 800a0cc:	bf5c      	itt	pl
 800a0ce:	005b      	lslpl	r3, r3, #1
 800a0d0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a0d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a0d8:	bf58      	it	pl
 800a0da:	0049      	lslpl	r1, r1, #1
 800a0dc:	2600      	movs	r6, #0
 800a0de:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800a0e2:	107f      	asrs	r7, r7, #1
 800a0e4:	0049      	lsls	r1, r1, #1
 800a0e6:	2016      	movs	r0, #22
 800a0e8:	4632      	mov	r2, r6
 800a0ea:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800a0ee:	1915      	adds	r5, r2, r4
 800a0f0:	429d      	cmp	r5, r3
 800a0f2:	bfde      	ittt	le
 800a0f4:	192a      	addle	r2, r5, r4
 800a0f6:	1b5b      	suble	r3, r3, r5
 800a0f8:	1936      	addle	r6, r6, r4
 800a0fa:	0fcd      	lsrs	r5, r1, #31
 800a0fc:	3801      	subs	r0, #1
 800a0fe:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a102:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a106:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a10a:	d1f0      	bne.n	800a0ee <__ieee754_sqrt+0xb6>
 800a10c:	4605      	mov	r5, r0
 800a10e:	2420      	movs	r4, #32
 800a110:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800a114:	4293      	cmp	r3, r2
 800a116:	eb0c 0e00 	add.w	lr, ip, r0
 800a11a:	dc02      	bgt.n	800a122 <__ieee754_sqrt+0xea>
 800a11c:	d113      	bne.n	800a146 <__ieee754_sqrt+0x10e>
 800a11e:	458e      	cmp	lr, r1
 800a120:	d811      	bhi.n	800a146 <__ieee754_sqrt+0x10e>
 800a122:	f1be 0f00 	cmp.w	lr, #0
 800a126:	eb0e 000c 	add.w	r0, lr, ip
 800a12a:	da3f      	bge.n	800a1ac <__ieee754_sqrt+0x174>
 800a12c:	2800      	cmp	r0, #0
 800a12e:	db3d      	blt.n	800a1ac <__ieee754_sqrt+0x174>
 800a130:	f102 0801 	add.w	r8, r2, #1
 800a134:	1a9b      	subs	r3, r3, r2
 800a136:	458e      	cmp	lr, r1
 800a138:	bf88      	it	hi
 800a13a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a13e:	eba1 010e 	sub.w	r1, r1, lr
 800a142:	4465      	add	r5, ip
 800a144:	4642      	mov	r2, r8
 800a146:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800a14a:	3c01      	subs	r4, #1
 800a14c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a150:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a154:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a158:	d1dc      	bne.n	800a114 <__ieee754_sqrt+0xdc>
 800a15a:	4319      	orrs	r1, r3
 800a15c:	d01b      	beq.n	800a196 <__ieee754_sqrt+0x15e>
 800a15e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800a1dc <__ieee754_sqrt+0x1a4>
 800a162:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800a1e0 <__ieee754_sqrt+0x1a8>
 800a166:	e9da 0100 	ldrd	r0, r1, [sl]
 800a16a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a16e:	f7f6 f883 	bl	8000278 <__aeabi_dsub>
 800a172:	e9da 8900 	ldrd	r8, r9, [sl]
 800a176:	4602      	mov	r2, r0
 800a178:	460b      	mov	r3, r1
 800a17a:	4640      	mov	r0, r8
 800a17c:	4649      	mov	r1, r9
 800a17e:	f7f6 fcaf 	bl	8000ae0 <__aeabi_dcmple>
 800a182:	b140      	cbz	r0, 800a196 <__ieee754_sqrt+0x15e>
 800a184:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a188:	e9da 0100 	ldrd	r0, r1, [sl]
 800a18c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a190:	d10e      	bne.n	800a1b0 <__ieee754_sqrt+0x178>
 800a192:	3601      	adds	r6, #1
 800a194:	4625      	mov	r5, r4
 800a196:	1073      	asrs	r3, r6, #1
 800a198:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800a19c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800a1a0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800a1a4:	086b      	lsrs	r3, r5, #1
 800a1a6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800a1aa:	e759      	b.n	800a060 <__ieee754_sqrt+0x28>
 800a1ac:	4690      	mov	r8, r2
 800a1ae:	e7c1      	b.n	800a134 <__ieee754_sqrt+0xfc>
 800a1b0:	f7f6 f864 	bl	800027c <__adddf3>
 800a1b4:	e9da 8900 	ldrd	r8, r9, [sl]
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	460b      	mov	r3, r1
 800a1bc:	4640      	mov	r0, r8
 800a1be:	4649      	mov	r1, r9
 800a1c0:	f7f6 fc84 	bl	8000acc <__aeabi_dcmplt>
 800a1c4:	b120      	cbz	r0, 800a1d0 <__ieee754_sqrt+0x198>
 800a1c6:	1cab      	adds	r3, r5, #2
 800a1c8:	bf08      	it	eq
 800a1ca:	3601      	addeq	r6, #1
 800a1cc:	3502      	adds	r5, #2
 800a1ce:	e7e2      	b.n	800a196 <__ieee754_sqrt+0x15e>
 800a1d0:	1c6b      	adds	r3, r5, #1
 800a1d2:	f023 0501 	bic.w	r5, r3, #1
 800a1d6:	e7de      	b.n	800a196 <__ieee754_sqrt+0x15e>
 800a1d8:	7ff00000 	.word	0x7ff00000
 800a1dc:	0800a338 	.word	0x0800a338
 800a1e0:	0800a330 	.word	0x0800a330

0800a1e4 <_init>:
 800a1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1e6:	bf00      	nop
 800a1e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ea:	bc08      	pop	{r3}
 800a1ec:	469e      	mov	lr, r3
 800a1ee:	4770      	bx	lr

0800a1f0 <_fini>:
 800a1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1f2:	bf00      	nop
 800a1f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1f6:	bc08      	pop	{r3}
 800a1f8:	469e      	mov	lr, r3
 800a1fa:	4770      	bx	lr
