[INF:CM0023] Creating log file ../../build/tests/NonAnsiPort/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<203> s<202> l<1>
n<pkg1> u<1> t<StringConst> p<29> s<27> l<1>
n<> u<2> t<Struct_keyword> p<3> l<2>
n<> u<3> t<Struct_union> p<22> c<2> s<4> l<2>
n<> u<4> t<Packed_keyword> p<22> s<21> l<2>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3>
n<7> u<6> t<IntConst> p<7> l<3>
n<> u<7> t<Primary_literal> p<8> c<6> l<3>
n<> u<8> t<Constant_primary> p<9> c<7> l<3>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3>
n<0> u<10> t<IntConst> p<11> l<3>
n<> u<11> t<Primary_literal> p<12> c<10> l<3>
n<> u<12> t<Constant_primary> p<13> c<11> l<3>
n<> u<13> t<Constant_expression> p<14> c<12> l<3>
n<> u<14> t<Constant_range> p<15> c<9> l<3>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3>
n<> u<16> t<Data_type> p<17> c<5> l<3>
n<> u<17> t<Data_type_or_void> p<21> c<16> s<20> l<3>
n<first> u<18> t<StringConst> p<19> l<3>
n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<3>
n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<3>
n<> u<21> t<Struct_union_member> p<22> c<17> l<3>
n<> u<22> t<Data_type> p<24> c<3> s<23> l<2>
n<struct1> u<23> t<StringConst> p<24> l<4>
n<> u<24> t<Type_declaration> p<25> c<22> l<2>
n<> u<25> t<Data_declaration> p<26> c<24> l<2>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2>
n<> u<27> t<Package_item> p<29> c<26> s<28> l<2>
n<> u<28> t<Endpackage> p<29> l<5>
n<> u<29> t<Package_declaration> p<30> c<1> l<1>
n<> u<30> t<Description> p<202> c<29> s<60> l<1>
n<pkg2> u<31> t<StringConst> p<59> s<57> l<7>
n<> u<32> t<Struct_keyword> p<33> l<8>
n<> u<33> t<Struct_union> p<52> c<32> s<34> l<8>
n<> u<34> t<Packed_keyword> p<52> s<51> l<8>
n<> u<35> t<IntVec_TypeLogic> p<46> s<45> l<9>
n<6> u<36> t<IntConst> p<37> l<9>
n<> u<37> t<Primary_literal> p<38> c<36> l<9>
n<> u<38> t<Constant_primary> p<39> c<37> l<9>
n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<9>
n<0> u<40> t<IntConst> p<41> l<9>
n<> u<41> t<Primary_literal> p<42> c<40> l<9>
n<> u<42> t<Constant_primary> p<43> c<41> l<9>
n<> u<43> t<Constant_expression> p<44> c<42> l<9>
n<> u<44> t<Constant_range> p<45> c<39> l<9>
n<> u<45> t<Packed_dimension> p<46> c<44> l<9>
n<> u<46> t<Data_type> p<47> c<35> l<9>
n<> u<47> t<Data_type_or_void> p<51> c<46> s<50> l<9>
n<second> u<48> t<StringConst> p<49> l<9>
n<> u<49> t<Variable_decl_assignment> p<50> c<48> l<9>
n<> u<50> t<List_of_variable_decl_assignments> p<51> c<49> l<9>
n<> u<51> t<Struct_union_member> p<52> c<47> l<9>
n<> u<52> t<Data_type> p<54> c<33> s<53> l<8>
n<struct1> u<53> t<StringConst> p<54> l<10>
n<> u<54> t<Type_declaration> p<55> c<52> l<8>
n<> u<55> t<Data_declaration> p<56> c<54> l<8>
n<> u<56> t<Package_or_generate_item_declaration> p<57> c<55> l<8>
n<> u<57> t<Package_item> p<59> c<56> s<58> l<8>
n<> u<58> t<Endpackage> p<59> l<11>
n<> u<59> t<Package_declaration> p<60> c<31> l<7>
n<> u<60> t<Description> p<202> c<59> s<198> l<7>
n<> u<61> t<Module_keyword> p<82> s<62> l<13>
n<dut> u<62> t<StringConst> p<82> s<81> l<13>
n<var1> u<63> t<StringConst> p<66> s<65> l<13>
n<> u<64> t<Constant_bit_select> p<65> l<13>
n<> u<65> t<Constant_select> p<66> c<64> l<13>
n<> u<66> t<Port_reference> p<67> c<63> l<13>
n<> u<67> t<Port_expression> p<68> c<66> l<13>
n<> u<68> t<Port> p<81> c<67> s<74> l<13>
n<var2> u<69> t<StringConst> p<72> s<71> l<13>
n<> u<70> t<Constant_bit_select> p<71> l<13>
n<> u<71> t<Constant_select> p<72> c<70> l<13>
n<> u<72> t<Port_reference> p<73> c<69> l<13>
n<> u<73> t<Port_expression> p<74> c<72> l<13>
n<> u<74> t<Port> p<81> c<73> s<80> l<13>
n<var3> u<75> t<StringConst> p<78> s<77> l<13>
n<> u<76> t<Constant_bit_select> p<77> l<13>
n<> u<77> t<Constant_select> p<78> c<76> l<13>
n<> u<78> t<Port_reference> p<79> c<75> l<13>
n<> u<79> t<Port_expression> p<80> c<78> l<13>
n<> u<80> t<Port> p<81> c<79> l<13>
n<> u<81> t<List_of_ports> p<82> c<68> l<13>
n<> u<82> t<Module_nonansi_header> p<197> c<61> s<112> l<13>
n<> u<83> t<Struct_keyword> p<84> l<14>
n<> u<84> t<Struct_union> p<103> c<83> s<85> l<14>
n<> u<85> t<Packed_keyword> p<103> s<102> l<14>
n<> u<86> t<IntVec_TypeLogic> p<97> s<96> l<15>
n<5> u<87> t<IntConst> p<88> l<15>
n<> u<88> t<Primary_literal> p<89> c<87> l<15>
n<> u<89> t<Constant_primary> p<90> c<88> l<15>
n<> u<90> t<Constant_expression> p<95> c<89> s<94> l<15>
n<0> u<91> t<IntConst> p<92> l<15>
n<> u<92> t<Primary_literal> p<93> c<91> l<15>
n<> u<93> t<Constant_primary> p<94> c<92> l<15>
n<> u<94> t<Constant_expression> p<95> c<93> l<15>
n<> u<95> t<Constant_range> p<96> c<90> l<15>
n<> u<96> t<Packed_dimension> p<97> c<95> l<15>
n<> u<97> t<Data_type> p<98> c<86> l<15>
n<> u<98> t<Data_type_or_void> p<102> c<97> s<101> l<15>
n<third> u<99> t<StringConst> p<100> l<15>
n<> u<100> t<Variable_decl_assignment> p<101> c<99> l<15>
n<> u<101> t<List_of_variable_decl_assignments> p<102> c<100> l<15>
n<> u<102> t<Struct_union_member> p<103> c<98> l<15>
n<> u<103> t<Data_type> p<105> c<84> s<104> l<14>
n<struct2> u<104> t<StringConst> p<105> l<16>
n<> u<105> t<Type_declaration> p<106> c<103> l<14>
n<> u<106> t<Data_declaration> p<107> c<105> l<14>
n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<14>
n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<14>
n<> u<109> t<Module_common_item> p<110> c<108> l<14>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<14>
n<> u<111> t<Non_port_module_item> p<112> c<110> l<14>
n<> u<112> t<Module_item> p<197> c<111> s<124> l<14>
n<pkg1> u<113> t<StringConst> p<114> l<18>
n<> u<114> t<Class_type> p<115> c<113> l<18>
n<> u<115> t<Class_scope> p<117> c<114> s<116> l<18>
n<struct1> u<116> t<StringConst> p<117> l<18>
n<> u<117> t<Data_type> p<118> c<115> l<18>
n<> u<118> t<Data_type_or_implicit> p<119> c<117> l<18>
n<> u<119> t<Net_port_type> p<122> c<118> s<121> l<18>
n<var1> u<120> t<StringConst> p<121> l<18>
n<> u<121> t<List_of_port_identifiers> p<122> c<120> l<18>
n<> u<122> t<Output_declaration> p<123> c<119> l<18>
n<> u<123> t<Port_declaration> p<124> c<122> l<18>
n<> u<124> t<Module_item> p<197> c<123> s<136> l<18>
n<pkg2> u<125> t<StringConst> p<126> l<19>
n<> u<126> t<Class_type> p<127> c<125> l<19>
n<> u<127> t<Class_scope> p<129> c<126> s<128> l<19>
n<struct1> u<128> t<StringConst> p<129> l<19>
n<> u<129> t<Data_type> p<130> c<127> l<19>
n<> u<130> t<Data_type_or_implicit> p<131> c<129> l<19>
n<> u<131> t<Net_port_type> p<134> c<130> s<133> l<19>
n<var2> u<132> t<StringConst> p<133> l<19>
n<> u<133> t<List_of_port_identifiers> p<134> c<132> l<19>
n<> u<134> t<Output_declaration> p<135> c<131> l<19>
n<> u<135> t<Port_declaration> p<136> c<134> l<19>
n<> u<136> t<Module_item> p<197> c<135> s<145> l<19>
n<struct2> u<137> t<StringConst> p<138> l<20>
n<> u<138> t<Data_type> p<139> c<137> l<20>
n<> u<139> t<Data_type_or_implicit> p<140> c<138> l<20>
n<> u<140> t<Net_port_type> p<143> c<139> s<142> l<20>
n<var3> u<141> t<StringConst> p<142> l<20>
n<> u<142> t<List_of_port_identifiers> p<143> c<141> l<20>
n<> u<143> t<Output_declaration> p<144> c<140> l<20>
n<> u<144> t<Port_declaration> p<145> c<143> l<20>
n<> u<145> t<Module_item> p<197> c<144> s<162> l<20>
n<var1> u<146> t<StringConst> p<147> l<22>
n<> u<147> t<Ps_or_hierarchical_identifier> p<151> c<146> s<150> l<22>
n<first> u<148> t<StringConst> p<150> s<149> l<22>
n<> u<149> t<Constant_bit_select> p<150> l<22>
n<> u<150> t<Constant_select> p<151> c<148> l<22>
n<> u<151> t<Net_lvalue> p<156> c<147> s<155> l<22>
n<255> u<152> t<IntConst> p<153> l<22>
n<> u<153> t<Primary_literal> p<154> c<152> l<22>
n<> u<154> t<Primary> p<155> c<153> l<22>
n<> u<155> t<Expression> p<156> c<154> l<22>
n<> u<156> t<Net_assignment> p<157> c<151> l<22>
n<> u<157> t<List_of_net_assignments> p<158> c<156> l<22>
n<> u<158> t<Continuous_assign> p<159> c<157> l<22>
n<> u<159> t<Module_common_item> p<160> c<158> l<22>
n<> u<160> t<Module_or_generate_item> p<161> c<159> l<22>
n<> u<161> t<Non_port_module_item> p<162> c<160> l<22>
n<> u<162> t<Module_item> p<197> c<161> s<179> l<22>
n<var2> u<163> t<StringConst> p<164> l<23>
n<> u<164> t<Ps_or_hierarchical_identifier> p<168> c<163> s<167> l<23>
n<second> u<165> t<StringConst> p<167> s<166> l<23>
n<> u<166> t<Constant_bit_select> p<167> l<23>
n<> u<167> t<Constant_select> p<168> c<165> l<23>
n<> u<168> t<Net_lvalue> p<173> c<164> s<172> l<23>
n<127> u<169> t<IntConst> p<170> l<23>
n<> u<170> t<Primary_literal> p<171> c<169> l<23>
n<> u<171> t<Primary> p<172> c<170> l<23>
n<> u<172> t<Expression> p<173> c<171> l<23>
n<> u<173> t<Net_assignment> p<174> c<168> l<23>
n<> u<174> t<List_of_net_assignments> p<175> c<173> l<23>
n<> u<175> t<Continuous_assign> p<176> c<174> l<23>
n<> u<176> t<Module_common_item> p<177> c<175> l<23>
n<> u<177> t<Module_or_generate_item> p<178> c<176> l<23>
n<> u<178> t<Non_port_module_item> p<179> c<177> l<23>
n<> u<179> t<Module_item> p<197> c<178> s<196> l<23>
n<var3> u<180> t<StringConst> p<181> l<24>
n<> u<181> t<Ps_or_hierarchical_identifier> p<185> c<180> s<184> l<24>
n<third> u<182> t<StringConst> p<184> s<183> l<24>
n<> u<183> t<Constant_bit_select> p<184> l<24>
n<> u<184> t<Constant_select> p<185> c<182> l<24>
n<> u<185> t<Net_lvalue> p<190> c<181> s<189> l<24>
n<63> u<186> t<IntConst> p<187> l<24>
n<> u<187> t<Primary_literal> p<188> c<186> l<24>
n<> u<188> t<Primary> p<189> c<187> l<24>
n<> u<189> t<Expression> p<190> c<188> l<24>
n<> u<190> t<Net_assignment> p<191> c<185> l<24>
n<> u<191> t<List_of_net_assignments> p<192> c<190> l<24>
n<> u<192> t<Continuous_assign> p<193> c<191> l<24>
n<> u<193> t<Module_common_item> p<194> c<192> l<24>
n<> u<194> t<Module_or_generate_item> p<195> c<193> l<24>
n<> u<195> t<Non_port_module_item> p<196> c<194> l<24>
n<> u<196> t<Module_item> p<197> c<195> l<24>
n<> u<197> t<Module_declaration> p<198> c<82> l<13>
n<> u<198> t<Description> p<202> c<197> s<201> l<13>
n<> u<199> t<Package_or_generate_item_declaration> p<200> l<25>
n<> u<200> t<Package_item> p<201> c<199> l<25>
n<> u<201> t<Description> p<202> c<200> l<25>
n<> u<202> t<Source_text> p<203> c<30> l<1>
n<> u<203> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "pkg1".

[WRN:PA0205] dut.sv:7: No timescale set for "pkg2".

[WRN:PA0205] dut.sv:13: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pkg1".

[INF:CP0301] dut.sv:7: Compile package "pkg2".

[INF:CP0303] dut.sv:13: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/NonAnsiPort/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: pkg1 (pkg1) dut.sv:1: , parent:work@dut
  |vpiDefName:pkg1
  |vpiFullName:pkg1
  |vpiTypedef:
  \_struct_typespec: (struct1), line:2
    |vpiPacked:1
    |vpiName:struct1
    |vpiTypespecMember:
    \_typespec_member: (first), line:3
      |vpiName:first
      |vpiTypespec:
      \_logic_typespec: , line:3
        |vpiRange:
        \_range: , line:3, parent:struct1
          |vpiLeftRange:
          \_constant: , line:3
            |vpiConstType:7
            |vpiDecompile:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , line:3
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
|uhdmallPackages:
\_package: pkg2 (pkg2) dut.sv:7: , parent:work@dut
  |vpiDefName:pkg2
  |vpiFullName:pkg2
  |vpiTypedef:
  \_struct_typespec: (struct1), line:8
    |vpiPacked:1
    |vpiName:struct1
    |vpiTypespecMember:
    \_typespec_member: (second), line:9
      |vpiName:second
      |vpiTypespec:
      \_logic_typespec: , line:9
        |vpiRange:
        \_range: , line:9, parent:struct1
          |vpiLeftRange:
          \_constant: , line:9
            |vpiConstType:7
            |vpiDecompile:6
            |vpiSize:32
            |INT:6
          |vpiRightRange:
          \_constant: , line:9
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:13: , parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (var1), line:13, parent:work@dut
    |vpiName:var1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.var1), line:13, parent:work@dut
        |vpiName:var1
        |vpiFullName:work@dut.var1
        |vpiNetType:1
  |vpiPort:
  \_port: (var2), line:13, parent:work@dut
    |vpiName:var2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.var2), line:13, parent:work@dut
        |vpiName:var2
        |vpiFullName:work@dut.var2
        |vpiNetType:1
  |vpiPort:
  \_port: (var3), line:13, parent:work@dut
    |vpiName:var3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.var3), line:13, parent:work@dut
        |vpiName:var3
        |vpiFullName:work@dut.var3
  |vpiContAssign:
  \_cont_assign: , line:22, parent:work@dut
    |vpiRhs:
    \_constant: , line:22
      |vpiConstType:7
      |vpiDecompile:255
      |vpiSize:32
      |INT:255
    |vpiLhs:
    \_hier_path: (var1.first), line:22
      |vpiName:var1.first
      |vpiActual:
      \_ref_obj: (var1)
        |vpiName:var1
      |vpiActual:
      \_ref_obj: (first)
        |vpiName:first
  |vpiContAssign:
  \_cont_assign: , line:23, parent:work@dut
    |vpiRhs:
    \_constant: , line:23
      |vpiConstType:7
      |vpiDecompile:127
      |vpiSize:32
      |INT:127
    |vpiLhs:
    \_hier_path: (var2.second), line:23
      |vpiName:var2.second
      |vpiActual:
      \_ref_obj: (var2)
        |vpiName:var2
      |vpiActual:
      \_ref_obj: (second)
        |vpiName:second
  |vpiContAssign:
  \_cont_assign: , line:24, parent:work@dut
    |vpiRhs:
    \_constant: , line:24
      |vpiConstType:7
      |vpiDecompile:63
      |vpiSize:32
      |INT:63
    |vpiLhs:
    \_hier_path: (var3.third), line:24
      |vpiName:var3.third
      |vpiActual:
      \_ref_obj: (var3)
        |vpiName:var3
      |vpiActual:
      \_ref_obj: (third)
        |vpiName:third
  |vpiNet:
  \_logic_net: (work@dut.var1), line:13, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.var2), line:13, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.var3), line:13, parent:work@dut
  |vpiTypedef:
  \_struct_typespec: (struct2), line:14
    |vpiPacked:1
    |vpiName:struct2
    |vpiTypespecMember:
    \_typespec_member: (third), line:15
      |vpiName:third
      |vpiTypespec:
      \_logic_typespec: , line:15
        |vpiRange:
        \_range: , line:15, parent:struct2
          |vpiLeftRange:
          \_constant: , line:15
            |vpiConstType:7
            |vpiDecompile:5
            |vpiSize:32
            |INT:5
          |vpiRightRange:
          \_constant: , line:15
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:13: 
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiPort:
  \_port: (var1), line:13, parent:work@dut
    |vpiName:var1
    |vpiDirection:2
    |vpiTypedef:
    \_struct_typespec: (struct1), line:2
      |vpiPacked:1
      |vpiName:struct1
      |vpiTypespecMember:
      \_typespec_member: (first), line:3
        |vpiName:first
        |vpiTypespec:
        \_logic_typespec: , line:3
          |vpiRange:
          \_range: , line:3, parent:struct1
            |vpiLeftRange:
            \_constant: , line:3
              |vpiConstType:7
              |vpiDecompile:7
              |vpiSize:32
              |INT:7
            |vpiRightRange:
            \_constant: , line:3
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_struct_net: (work@dut.var1), line:13, parent:work@dut
        |vpiName:var1
        |vpiFullName:work@dut.var1
        |vpiTypespec:
        \_struct_typespec: (struct1), line:2
  |vpiPort:
  \_port: (var2), line:13, parent:work@dut
    |vpiName:var2
    |vpiDirection:2
    |vpiTypedef:
    \_struct_typespec: (struct1), line:8
      |vpiPacked:1
      |vpiName:struct1
      |vpiTypespecMember:
      \_typespec_member: (second), line:9
        |vpiName:second
        |vpiTypespec:
        \_logic_typespec: , line:9
          |vpiRange:
          \_range: , line:9, parent:struct1
            |vpiLeftRange:
            \_constant: , line:9
              |vpiConstType:7
              |vpiDecompile:6
              |vpiSize:32
              |INT:6
            |vpiRightRange:
            \_constant: , line:9
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_struct_net: (work@dut.var2), line:13, parent:work@dut
        |vpiName:var2
        |vpiFullName:work@dut.var2
        |vpiTypespec:
        \_struct_typespec: (struct1), line:8
  |vpiPort:
  \_port: (var3), line:13, parent:work@dut
    |vpiName:var3
    |vpiDirection:2
    |vpiTypedef:
    \_struct_typespec: (struct2), line:14
      |vpiPacked:1
      |vpiName:struct2
      |vpiTypespecMember:
      \_typespec_member: (third), line:15
        |vpiName:third
        |vpiTypespec:
        \_logic_typespec: , line:15
          |vpiRange:
          \_range: , line:15, parent:struct2
            |vpiLeftRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:5
              |vpiSize:32
              |INT:5
            |vpiRightRange:
            \_constant: , line:15
              |vpiConstType:7
              |vpiDecompile:0
              |vpiSize:32
              |INT:0
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_struct_net: (work@dut.var3), line:13, parent:work@dut
        |vpiName:var3
        |vpiFullName:work@dut.var3
        |vpiTypespec:
        \_struct_typespec: (struct2), line:14
  |vpiNet:
  \_struct_net: (work@dut.var1), line:13, parent:work@dut
  |vpiNet:
  \_struct_net: (work@dut.var2), line:13, parent:work@dut
  |vpiNet:
  \_struct_net: (work@dut.var3), line:13, parent:work@dut
  |vpiTypedef:
  \_struct_typespec: (struct2), line:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

