<?xml version="1.0"?>

<Chip name="Hi3798M">
	<IndentificationList>
		<Indentification address="0xF8000ee0" value="0x37980100"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A22000"/>
			<RegisterGroup name="PERI_CRG_PLL0" description="an APLL-1 configuration register." value="0x12000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="cpu_pll_cfg0_apb" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL1" description="an APLL-2 configuration register." value="0x020030C8" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="cpu_pll_cfg1_apb" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL2" description="a BPLL-1 configuration register." value="0x12000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="bpll_ctrl0" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL3" description="a BPLL-2 configuration register." value="0x02001064" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="bpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL4" description="a DPLL-1 configuration register." value="0x13000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="ddr_pll_cfg0_apb" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL5" description="a DPLL-2 configuration register." value="0x02001032" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="ddr_pll_cfg1_apb" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL8" description="a VPLL-1 configuration register." value="0x24000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="vpll_ctrl0" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL9" description="a VPLL-2 configuration register." value="0x02001048" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="vpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL10" description="an HPLL-1 configuration register." value="0x14000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="hpll_ctrl0" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL11" description="an HPLL-2 configuration register." value="0x02002063" startoffset="0x002C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="hpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL12" description="an EPLL-1 configuration register." value="0x11000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="epll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL13" description="an EPLL-2 configuration register." value="0x0200207D" startoffset="0x0034">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="epll_ctrl1" description="pll_bypass [26] &lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="a CPU_LP clock and soft reset control register." value="0x00000204" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="cpu_clk_pctrl" description="CPU clock phase&lt;br&gt;0: normal phase &lt;br&gt;1: inverted" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="cpu_sw_begin_cfg" description="CPU switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" property="RW"/>
				<Member name="cpu_begin_cfg_bypass" description="CPU switch start bypass signal&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:3" property="RW"/>
				<Member name="cpu_freq_sel_cfg_crg" description="CPU clock source select&lt;br&gt;000: APLL output&lt;br&gt;001: 750 MHz&lt;br&gt;010: DPLL output&lt;br&gt;011: 1500 MHz&lt;br&gt;100: 24 MHz&lt;br&gt;101: 1200 MHz&lt;br&gt;110: 400 MHz&lt;br&gt;111: 600 MHz" range="2:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG19" description="a PMC_PLL clock and soft reset control register." value="0x000023E8" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="pll_cfg_bypass" description="PLL configuration bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="13" property="RW"/>
				<Member name="lock_bypass" description="Lock bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="12" property="RW"/>
				<Member name="timeout_plllock" description="PLL lock timeout period (in μs)" range="11:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG20" description="a CPU-1 clock and soft reset control register." value="0x00000001" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:25" property="RW"/>
				<Member name="freq_mode" description="ACE clock frequency ratio signal&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="24" property="RW"/>
				<Member name="cluster_dbg_srst_req" description="DBG soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="23:20" property="RW"/>
				<Member name="arm_srst_req" description="CPU soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="19:16" property="RW"/>
				<Member name="arm_por_srst_req" description="CPU POR request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="cs_srst_req" description="CS soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="socdbg_srst_req" description="SOCDBG soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" property="RW"/>
				<Member name="a7_pclkdbg_cken" description="PCLKDBG clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG21" description="a CPU-2 clock and soft reset control register." value="0x00000300" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="peri_clk_div" description="Frequency divider of the peripheral clock for generating the CPU working clock&lt;br&gt;000: divided by 1&lt;br&gt;001: divided by 2&lt;br&gt;010: divided by 3&lt;br&gt;011: divided by 4&lt;br&gt;100: divided by 5&lt;br&gt;101: divided by 6&lt;br&gt;110: divided by 7&lt;br&gt;111: divided by 8" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG22" description="a SYS clock and soft reset control register." value="0x00000000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="core_bus_clk_div" description="Core bus clock frequency divider&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="13:12" property="RW"/>
				<Member name="mde3_clk_sel" description="Media3 bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="11:10" property="RW"/>
				<Member name="mde2_clk_sel" description="Media2 bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="mde1_clk_sel" description="Media1 bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 250 MHz&lt;br&gt;11: reserved" range="5:4" property="RW"/>
				<Member name="mde0_clk_sel" description="Media0 bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="3:2" property="RW"/>
				<Member name="core_bus_clk_sel" description="Core bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 MHz&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="a NANDC clock and soft reset control register." value="0x00000001" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="nf_clk_sel" description="NANDC clock select&lt;br&gt;000: 24 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;Others: reserved" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="nf_srst_req" description="NANDC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="nf_cken" description="NANDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="a DDR clock and soft reset control register." value="0x0000100F" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="ddrt_cken" description="DDRT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="ddrt_srst_req" description="DDRT soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="ddrc_srst_req" description="DDRC prst soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="hipack_srst_req" description="HIPACK prst soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RW"/>
				<Member name="ddrc_cken" description="DDRC pclk clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hipack_cken" description="HIPACK pclk clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ddrphy_cken" description="DDR PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ddr_cken" description="DDRC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="a UART clock and soft reset control register." value="0x00000011" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="uart2_srst_req" description="UART2 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="uart2_cken" description="UART2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="uart1_srst_req" description="UART1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="uart1_cken" description="UART1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="an I2C clock and soft reset control register." value="0x00001110" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="i2c2_srst_req" description="I2C2 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="i2c2_cken" description="I2C2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="an SSP clock and soft reset control register." value="0x00000001" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="31:2" property="RW"/>
				<Member name="ssp0_srst_req" description="SSP0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="ssp0_cken" description="SSP0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG30" description="a VDH clock and soft reset control register." value="0x00000003" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="vdhclk_loaden" description="VDH pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="vdhclk_skipcfg" description="VDH pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="vdh_clk_sel" description="VDH clock select&lt;br&gt;00: 300 MHz&lt;br&gt;01: 288 MHz&lt;br&gt;10: 400 MHz&lt;br&gt;11: 345.6 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="vdh_mfd_srst_req" description="MFD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="vdh_scd_srst_req" description="SCD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="vdh_all_srst_req" description="VDH soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="vdhdsp_cken" description="VDHDSP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vdh_cken" description="VDH clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="a JPGD clock and soft reset control register." value="0x00000001" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="jpgd_clk_sel" description="JPGD clock select&lt;br&gt;0: 200 MHz&lt;br&gt;1: 150 MHz" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="jpgd_cken" description="JPGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="a PGD clock and soft reset control register." value="0x00000001" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="pgd_srst_req" description="PGD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="pgd_cken" description="PGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="a BPD clock and soft reset control register." value="0x00000001" startoffset="0x0088">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="bpd_srst_req" description="BPD soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="bpd_cken" description="BPD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="a VENC clock and soft reset control register." value="0x00000001" startoffset="0x008C">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="venc_clk_sel" description="VENC clock select&lt;br&gt;00: 200 MHz&lt;br&gt;10: 150 MHz&lt;br&gt;X1: reserved" range="8:7" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:5" property="RW"/>
				<Member name="venc_srst_req" description="VENC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="venc_cken" description="VENC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="a JPGE clock and soft reset control register." value="0x00000001" startoffset="0x0090">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="jpge_srst_req" description="JPGE soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="jpge_cken" description="JPGE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="a TDE clock and soft reset control register." value="0x00000001" startoffset="0x0094">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="tdeclk_loaden" description="TDE pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="tdeclk_skipcfg" description="TDE pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="tde_clk_sel" description="TDE clock select&lt;br&gt;00: 400 MHz&lt;br&gt;01: 500 MHz&lt;br&gt;1X: 432 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="tde_cken" description="TDE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG39" description="an SDIO0 (AHB1) clock and soft reset control register." value="0x00000003" startoffset="0x009C">
				<Member name="reserved" description="Reserved" range="31:20" property="RW"/>
				<Member name="sdio0_clk_mode" description="SDIO0 phase select&lt;br&gt;0: normal mode&lt;br&gt;1: DDR50 mode (reserved)" range="19" property="RW"/>
				<Member name="sdio0_drv_ps_sel" description="Phase shift of the SDIO0 driver clock&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="sdio0_sap_ps_sel" description="Phase shift of the SDIO0 sampling clock&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="sdio0_clk_sel" description="SDIO0 clock select&lt;br&gt;00: 75 MHz&lt;br&gt;01: 100 MHz&lt;br&gt;10: 50 MHz&lt;br&gt;11: 25 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="sdio0_srst_req" description="SDIO0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="sdio0_cken" description="SDIO0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sdio0_bus_cken" description="SDIO0 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG40" description="an SDIO1 (AHB0) clock and soft reset control register." value="0x00000003" startoffset="0x00A0">
				<Member name="reserved" description="Reserved" range="31:20" property="RW"/>
				<Member name="sdio1_clk_mode" description="SDIO1 phase select&lt;br&gt;0: normal mode&lt;br&gt;1: DDR50 mode" range="19" property="RW"/>
				<Member name="sdio1_drv_ps_sel" description="Phase shift of the SDIO1 driver clock (normal mode)&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°&lt;br&gt;Phase shift of the SDIO1 driver clock (DDR50 mode)&lt;br&gt;000: 0°&lt;br&gt;001: 22.5°&lt;br&gt;010: 45°&lt;br&gt;011: 67.5°&lt;br&gt;100: 90°&lt;br&gt;101: 112.5°&lt;br&gt;110: 145°&lt;br&gt;111: 167.5°" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="sdio1_sap_ps_sel" description="Phase shift of the SDIO1 sampling clock (normal mode)&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°&lt;br&gt;Phase shift of the SDIO1 sampling clock (DDR50 mode)&lt;br&gt;000: 0°&lt;br&gt;001: 22.5°&lt;br&gt;010: 45°&lt;br&gt;011: 67.5°&lt;br&gt;100: 90°&lt;br&gt;101: 112.5°&lt;br&gt;110: 145°&lt;br&gt;111: 167.5°" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="sdio1_clk_sel" description="SDIO1 clock select&lt;br&gt;00: 75 MHz&lt;br&gt;01: 100 MHz&lt;br&gt;10: 50 MHz&lt;br&gt;11: 25 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="sdio1_srst_req" description="SDIO1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="sdio1_cken" description="SDIO1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sdio1_bus_cken" description="SDIO1 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG41" description="a DMA clock and soft reset control register." value="0x00000001" startoffset="0x00A4">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="dmac_srst_req" description="DMA soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="dmac_cken" description="DMA clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG44" description="a USB3 CTRL clock and soft reset control register." value="0x000013F7" startoffset="0x00B0">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="usb3_vcc_srst_req" description="USB3 CTRL VCC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="usb3_pcs_ref_cken" description="USB3 CTRL PCS_REF clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="usb3_pcs_rx_cken" description="USB3 CTRL PCS RX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="usb3_pcs_pclk_cken" description="USB3 CTRL PCS PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="usb3_bus_gm_cken" description="USB3 CTRL GM bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="usb3_bus_gs_cken" description="USB3 CTRL GS bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="usb3_utmi_cken" description="USB3 CTRL UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="usb3_suspend_cken" description="USB3 CTRL suspend clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="usb3_ref_cken" description="USB3 CTRL reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="usb3_bus_cken" description="USB3 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="a USB2 CTRL0 clock and soft reset control register." value="0x0013707F" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="usb2_clk48_sel" description="USB2 CLK48 clock source select&lt;br&gt;0: provided by the CRG&lt;br&gt;1: PHY output" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="usb2_otg_phy_srst_req" description="USB2 CTRL OTG_PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" property="RW"/>
				<Member name="usb2_hst_phy_srst_req" description="USB2 CTRL HST_PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="usb2_utmi1_srst_req" description="USB2 CTRL UTMI1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" property="RW"/>
				<Member name="usb2_utmi0_srst_req" description="USB2 CTRL UTMI0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="usb2_bus_srst_req" description="USB2 CTRL bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:7" property="RW"/>
				<Member name="usb2_utmi1_cken" description="USB2 CTRL UTMI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="usb2_utmi0_cken" description="USB2 CTRL UTMI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="usb2_hst_phy_cken" description="USB2 CTRL HST_PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="usb2_otg_utmi_cken" description="USB2 CTRL OTG_UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="usb2_ohci12m_cken" description="USB2 CTRL OHCI12M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="usb2_ohci48m_cken" description="USB2 CTRL OHCI48M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="usb2_bus_cken" description="USB2 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="a USB2 PHY0 clock and soft reset control register." value="0x00000B01" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:17" property="RW"/>
				<Member name="usb2_phy_refclk_sel" description="USB2 PHY reference clock select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" property="RW"/>
				<Member name="usb2_phy_srst_treq1" description="USB2 PHY1 TPOR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" property="RW"/>
				<Member name="reserved" description="Reserved" range="10" property="RW"/>
				<Member name="usb2_phy_srst_treq0" description="USB2 PHY0 TPOR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="usb2_phy_srst_req" description="USB2 PHY POR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" property="RW"/>
				<Member name="usb2_phy_ref_cken" description="USB2 PHY reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="a CA clock and soft reset control register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="ca_ci_clk_sel" description="CA cipher clock select&lt;br&gt;0: 250 MHz&lt;br&gt;1: 150 MHz" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="otp_srst_req" description="OTP soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA cipher soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="an SHA clock and soft reset control register." value="0x00000001" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="sha_srst_req" description="SHA soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="sha_cken" description="SHA clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="a PMC clock and soft reset control register." value="0x00000011" startoffset="0x00C8">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="pmc_srst_req" description="PMC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="pmc_cken" description="PMC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="an ETH clock and soft reset control register." value="0x00000003" startoffset="0x00CC">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="hrst_eth_s" description="ETH reset (only when the ETH bus is idle)&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="eth_clk_sel" description="ETH working clock select&lt;br&gt;0: 54 MHz&lt;br&gt;1: 27 MHz&lt;br&gt;2: 83.3 MHz" range="3:2" property="RW"/>
				<Member name="eth_cken" description="ETH working clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="eth_bus_cken" description="ETH bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG53" description="a GPU clock and soft reset control register." value="0x00000711" startoffset="0x00D4">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="gpu_pp2_cken" description="PP1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="gpu_pp1_cken" description="PP0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="gpu_pp0_cken" description="GP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="gpu_srst_req" description="GPU module soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="gpu_cken" description="GPU clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="a VDP clock and soft reset control register." value="0x0401007F" startoffset="0x00D8">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="vou_srst_req" description="VOU soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30" property="RW"/>
				<Member name="vo_hd_hdmi_clk_sel" description="Ratio of clk_vo_hd to clk_hdmi&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="29" property="RW"/>
				<Member name="vdp_clk_sel" description="VDP clock select&lt;br&gt;0: 300 MHz&lt;br&gt;1: 200 MHz" range="28" property="RW"/>
				<Member name="vo_sd_hdmi_clk_sel" description="Ratio of clk_vo_sd to clk_hdmi&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="27" property="RW"/>
				<Member name="hdmi_clk_sel" description="HDMI clock select&lt;br&gt;0: clk_vo_sd&lt;br&gt;1: clk_vo_hd" range="26" property="RW"/>
				<Member name="reserved" description="Reserved" range="25:21" property="RW"/>
				<Member name="vdac_ch0_clk_sel" description="VDAC channel 0 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="20" property="RW"/>
				<Member name="vo_hd_clk_div" description="VO HD clock divider&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="19:18" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VO HD clock select&lt;br&gt;00: clk_vo_sd_ini&lt;br&gt;01: clk_vo_hd0_ini&lt;br&gt;1X: reserved" range="17:16" property="RW"/>
				<Member name="vo_sd_clk_div" description="VO SD clock divider&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="15:14" property="RW"/>
				<Member name="vo_sd_clk_sel" description="VO SD clock select&lt;br&gt;00: clk_vo_sd_ini&lt;br&gt;01: clk_vo_hd0_ini&lt;br&gt;1X: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:7" property="RW"/>
				<Member name="vdac_ch0_cken" description="VDAC channel 0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="vo_hdate_cken" description="VO HDATE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="vo_sdate_cken" description="VO SDATE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="vo_cken" description="VO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vo_bus_cken" description="VO bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG60" description="a VPSS clock and soft reset control register." value="0x00000001" startoffset="0x00F0">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="vpssclk_loaden" description="VPSS pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="vpssclk_skipcfg" description="VPSS pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="vpss_clk_sel" description="VPSS clock select&lt;br&gt;00: 300 MHz&lt;br&gt;01: reserved&lt;br&gt;10: reserved&lt;br&gt;11: 400 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="vpss_srst_req" description="VPSS soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="vpss_cken" description="VPSS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG63" description="a PVR-1 clock and soft reset control register." value="0x0000001F" startoffset="0x00FC">
				<Member name="reserved" description="Reserved" range="31:23" property="RW"/>
				<Member name="pvr_srst_req" description="PVR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:17" property="RW"/>
				<Member name="pvr_tsi2_pctrl" description="PVR TSI2 phase select&lt;br&gt;0: normal phase &lt;br&gt;1: inverted" range="16" property="RW"/>
				<Member name="pvr_tsi1_pctrl" description="PVR TSI1 phase select&lt;br&gt;0: normal phase &lt;br&gt;1: inverted" range="15" property="RW"/>
				<Member name="reserved" description="Reserved" range="14:5" property="RW"/>
				<Member name="pvr_tsi2_cken" description="PVR TSI2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="pvr_tsi1_cken" description="PVR TSI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="pvr_27m_cken" description="PVR 27M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="pvr_dmx_cken" description="PVR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="pvr_bus_cken" description="PVR bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG64" description="a PVR-2 clock and soft reset control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="pvr_dmx_clkdiv_cfg" description="PVR DEMUX clock divider select&lt;br&gt;0: configured by software&lt;br&gt;1: configured by hardware" range="10" property="RW"/>
				<Member name="sw_dmxclk_loaden" description="PVR pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="sw_dmx_clk_div" description="PVR pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="8:4" property="RW"/>
				<Member name="pvr_dmx_clk_sel" description="PVR DEMUX clock select&lt;br&gt;00: 250 MHz&lt;br&gt;01: 288 MHz&lt;br&gt;1X: reserved" range="3:2" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG67" description="a HDMITX_CTRL clock and soft reset control register." value="0x0000003F" startoffset="0x010C">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="hdmitx_ctrl_asclk_sel" description="HDMI TX ASCLK select&lt;br&gt;0: CRG (100 MHz)&lt;br&gt;1: HDMI TX PHY" range="14" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" property="RW"/>
				<Member name="hdmitx_ctrl_cec_clk_sel" description="HDMI TX CEC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="hdmitx_ctrl_srst_req" description="HDMI TX soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="hdmitx_ctrl_bus_srst_req" description="HDMI TX bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="hdmitx_ctrl_as_cken" description="HDMI TX AS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="hdmitx_ctrl_os_cken" description="HDMI TX OS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="hdmitx_ctrl_mhl_cken" description="HDMI TX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hdmitx_ctrl_id_cken" description="HDMI TX ID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="hdmitx_ctrl_cec_cken" description="HDMI TX CEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hdmitx_ctrl_bus_cken" description="HDMI TX bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG68" description="a HDMITX_PHY clock and soft reset control register." value="0x00000001" startoffset="0x0110">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="hdmitx_phy_srst_req" description="HDMI TX PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="hdmitx_phy_bus_cken" description="HDMI TX PHY bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG69" description="an ADAC clock and soft reset control register." value="0x00000001" startoffset="0x0114">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="adac_srst_req" description="ADAC soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="adac_cken" description="ADAC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG70" description="an AIAO clock and soft reset control register." value="0x00000001" startoffset="0x0118">
				<Member name="reserved" description="Reserved" range="31:22" property="RW"/>
				<Member name="aiao_mclk_sel" description="AIAO MCLK source select&lt;br&gt;00: 1000 MHz&lt;br&gt;01: 1200 MHz&lt;br&gt;1X: 1500 MHz" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="aiaoclk_loaden" description="AIAO pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="aiaoclk_skipcfg" description="AIAO pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:5" property="RW"/>
				<Member name="aiao_srst_req" description="AIAO soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="aiao_cken" description="AIAO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG71" description="a VDAC clock and soft reset control register." value="0x00000001" startoffset="0x011C">
				<Member name="reserved" description="Reserved" range="31:17" property="RW"/>
				<Member name="vdac_c_clk_pctrl" description="VDAC C phase select&lt;br&gt;0: normal phase &lt;br&gt;1: inverted" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:1" property="RW"/>
				<Member name="vdac_chop_cken" description="VDAC chop clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG72" description="an FE PHY clock and soft reset control register." value="0x00000011" startoffset="0x0120">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="fephy_clk_sel" description="FE PHY clock select&lt;br&gt;0: 25 MHz&lt;br&gt;1: 40 MHz" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="fephy_srst_req" description="FE PHY soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="fephy_cken" description="FE PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG73" description="a GPU_LP clock and soft reset control register." value="0x00000206" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="gpu_sw_begin_cfg" description="GPU switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" property="RW"/>
				<Member name="gpu_begin_cfg_bypass" description="GPU switch start bypass signal&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:3" property="RW"/>
				<Member name="gpu_freq_sel_cfg_crg" description="GPU clock select&lt;br&gt;000: 432 MHz&lt;br&gt;001: 400 MHz&lt;br&gt;010: 375 MHz&lt;br&gt;011: 345.6 MHz&lt;br&gt;100: 300 MHz&lt;br&gt;101: 250 MHz&lt;br&gt;110: 200 MHz&lt;br&gt;111: 500 MHz" range="2:0" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG74" description="a DDR_LP clock and soft reset control register." value="0x00000204" startoffset="0x0128">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="ddr_sw_begin_cfg" description="DDR switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" property="RW"/>
				<Member name="ddr_begin_cfg_bypass" description="DDR switch start bypass signal&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" property="RW"/>
				<Member name="reserved" description="Reserved" range="8:3" property="RW"/>
				<Member name="ddr_freq_sel_cfg_crg" description="DDR clock select&lt;br&gt;000: DPLL output&lt;br&gt;001: DPLL output&lt;br&gt;010: DPLL output&lt;br&gt;011: DPLL output&lt;br&gt;100: 24 MHz&lt;br&gt;101: 400 MHz&lt;br&gt;110: 300 MHz&lt;br&gt;111: 200 MHz" range="2:0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG75" description="an APLL spread spectrum module control register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="apll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="11:0" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG76" description="a BPLL spread spectrum module control register." value="0x00000000" startoffset="0x0130">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="bpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="11:0" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG77" description="a DPLL spread spectrum module control register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="dpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="11:0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG79" description="a VPLL spread spectrum module control register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="vpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="11:0" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG80" description="an HPLL spread spectrum module control register." value="0x00000000" startoffset="0x0140">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="hpll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="11:0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG81" description="an EPLL spread spectrum module control register." value="0x00000000" startoffset="0x0144">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="epll_ssmod_ctrl" description="ssmod divval[11:8]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[6:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.049%&lt;br&gt;2: 0.098%&lt;br&gt;3: 0.195%&lt;br&gt;4: 0.391%&lt;br&gt;5: 0.781%&lt;br&gt;6: 1.563%&lt;br&gt;7: 3.125%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req [1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="11:0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG84" description="a PLL lock status indicator register." value="0x00000000" startoffset="0x0150">
				<Member name="reserved" description="Reserved" range="31:6" property="RO"/>
				<Member name="pll_lock" description="PLL lock&lt;br&gt;0: apll_lock&lt;br&gt;1: bpll_lock&lt;br&gt;2: dpll_lock&lt;br&gt;3: vpll_lock&lt;br&gt;4: hpll_lock&lt;br&gt;5: epll_lock" range="5:0" property="RO"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG85" description="an SW_READBACK register." value="0x00000000" startoffset="0x0154">
				<Member name="reserved" description="Reserved" range="31" property="RO"/>
				<Member name="vdh_clk_seled" description="VDH clock switch completion indicator" range="30:29" property="RO"/>
				<Member name="reserved" description="Reserved" range="28" property="RO"/>
				<Member name="mde3_clk_seled" description="MDE3 clock switch completion indicator" range="27:26" property="RO"/>
				<Member name="mde2_clk_seled" description="MDE2 clock switch completion indicator" range="25:24" property="RO"/>
				<Member name="mde1_clk_seled" description="MDE1 clock switch completion indicator" range="23:22" property="RO"/>
				<Member name="mde0_clk_seled" description="MDE0 clock switch completion indicator" range="21:20" property="RO"/>
				<Member name="sdio1_clk_seled" description="SDIO1 clock switch completion indicator" range="19:18" property="RO"/>
				<Member name="sdio0_clk_seled" description="SDIO0 clock switch completion indicator" range="17:16" property="RO"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RO"/>
				<Member name="core_bus_clk_seled" description="Bus clock switch completion indicator" range="13:12" property="RO"/>
				<Member name="ddr_clk_mux" description="DDR clock switch completion indicator" range="11:9" property="RO"/>
				<Member name="ddr_clk_sw_ok_crg" description="DDR PLL switch completion indicator" range="8" property="RO"/>
				<Member name="gpu_clk_mux" description="GPU clock switch completion indicator" range="7:5" property="RO"/>
				<Member name="gpu_clk_sw_ok_crg" description="GPU PLL switch completion indicator" range="4" property="RO"/>
				<Member name="cpu_clk_mux" description="CPU clock switch completion indicator" range="3:1" property="RO"/>
				<Member name="cpu_clk_sw_ok_crg" description="CPU PLL switch completion indicator" range="0" property="RO"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL86" description="a CPU backup configuration register." value="0x12000000" startoffset="0x0158">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="cpu_pll_cfg0_sw" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL87" description="a CPU backup configuration register." value="0x020030C8" startoffset="0x015C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="cpu_pll_cfg1_sw" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x015C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL88" description="a DDR backup configuration register." value="0x13000000" startoffset="0x0160">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="ddr_pll_cfg0_sw" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL89" description="a DDR backup configuration register." value="0x02001032" startoffset="0x0164">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="ddr_pll_cfg1_sw" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG90" description="an output reset control register." value="0x00000000" startoffset="0x0168">
				<Member name="reserved" description="Reserved" range="31:4" property="RW"/>
				<Member name="mute_ctrl_out" description="Soft reset request of the off-chip MUTE pin&lt;br&gt;0: muted&lt;br&gt;1: not muted" range="3" property="RW"/>
				<Member name="dem_rst0_out" description="Soft reset request for off-chip demo 0&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="2" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" property="RW"/>
				<Member name="slic_rst_out" description="Soft reset request for off-chip SLIC&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="0" property="RW"/>
				<Register offset="0x0168"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG91" description="a USB_FREECLK_DEC control register." value="0x00000000" startoffset="0x016C">
				<Member name="reserved" description="Reserved" range="31:3" property="RO"/>
				<Member name="usb3_phy_cnt_out" description="Readback of the USB3 PHY FREECLK count&lt;br&gt;0: FREECLK is not output.&lt;br&gt;1: FREECLK is output." range="2" property="RO"/>
				<Member name="usb2_phy2_cnt_out" description="Readback of the USB2 PHY2 FREECLK count&lt;br&gt;0: FREECLK is not output.&lt;br&gt;1: FREECLK is output." range="1" property="RO"/>
				<Member name="usb2_phy_cnt_out" description="Readback of the USB2 PHY FREECLK count&lt;br&gt;0: FREECLK is not output.&lt;br&gt;1: FREECLK is output." range="0" property="RO"/>
				<Register offset="0x016C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG93" description="a VDH_RST_READBACK register." value="0x00000000" startoffset="0x0174">
				<Member name="reserved" description="Reserved" range="31:3" property="RO"/>
				<Member name="vdh_mfd_rst_ok" description="MFD reset status&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="2" property="RO"/>
				<Member name="vdh_scd_rst_ok" description="SCD reset status&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="1" property="RO"/>
				<Member name="vdh_all_rst_ok" description="VDH global reset status&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="0" property="RO"/>
				<Register offset="0x0174"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG94" description="a WDG clock and soft reset control register." value="0x00000003" startoffset="0x0178">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="wdg0_srst_req" description="WDG0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="wdg0_cken" description="WDG0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0178"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG95" description="a PLL_TEST clock and soft reset control register." value="0x00000005" startoffset="0x017C">
				<Member name="reserved" description="Reserved" range="31:3" property="RW"/>
				<Member name="test_clk_en" description="clk_test_out output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="test_clk_sel" description="clk_test_out source select&lt;br&gt;0: CPU clock divided by 32&lt;br&gt;1: DDR clock divided by 16" range="1" property="RW"/>
				<Member name="pll_test_en" description="PLL test enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x017C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG96" description="a CPU RAM speed control register." value="0x0000A501" startoffset="0x0180">
				<Member name="reserved" description="Reserved" range="31:19" property="RW"/>
				<Member name="mem_adjust_cpu" description="l2_dataram_delay[18:14] speed adjustment parameter&lt;br&gt;a7_ram_delay[13:0] speed adjustment parameter" range="18:0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG97" description="a CPU RAM speed control register." value="0x00004212" startoffset="0x0184">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="mem_adjust_gpu" description="ema_rfs[15:13] speed adjustment parameter&lt;br&gt;emaw_rfs[12:11] speed adjustment parameter&lt;br&gt;ema_ras[10:8] speed adjustment parameter&lt;br&gt;emaw_ras[7:6] speed adjustment parameter&lt;br&gt;emaa_rft[5:3] speed adjustment parameter&lt;br&gt;emab_rft[2:0] speed adjustment parameter" range="15:0" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG100" description="a USB2 PHY2 clock and soft reset control register." value="0x00000301" startoffset="0x0190">
				<Member name="reserved" description="Reserved" range="31:17" property="RW"/>
				<Member name="usb2_phy2_refclk_sel" description="USB2 PHY reference clock select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:10" property="RW"/>
				<Member name="usb2_phy2_srst_treq" description="USB2 PHY TPOR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="usb2_phy2_srst_req" description="USB2 PHY POR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" property="RW"/>
				<Member name="usb2_phy2_ref_cken" description="USB2 PHY reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0190"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG101" description="a USB3 PHY clock and soft reset control register." value="0x00000431" startoffset="0x0194">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="usb3_ref_ssp_en" description="USB3 PHY super-speed domain clock enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="usb3_ref_use_pad" description="USB3 PHY reference clock select&lt;br&gt;0: internal CRG&lt;br&gt;1: pad" range="9" property="RW"/>
				<Member name="usb3_phy_refclk_sel" description="USB3 PHY reference clock select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="usb3_phy_srst_treq" description="USB3 PHY TPOR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="usb3_phy_srst_req" description="USB3 PHY POR soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="usb3_phy_ref_cken" description="USB3 PHY reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0194"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG102" description="a USB2 CTRL2 clock and soft reset control register." value="0x00115037" startoffset="0x0198">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="usb2_clk48_sel1" description="USB2 CLK48 clock source&lt;br&gt;0: provided by the CRG&lt;br&gt;1: PHY output" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" property="RW"/>
				<Member name="usb2_hst_phy_srst_req1" description="USB2 CTRL hst_phy soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="usb2_utmi0_srst_req1" description="USB2 CTRL UTMI0 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" property="RW"/>
				<Member name="usb2_bus_srst_req1" description="USB2 CTRL bus soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:6" property="RW"/>
				<Member name="usb2_utmi0_cken1" description="USB2 CTRL UTMI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="usb2_hst_phy_cken1" description="USB2 CTRL hst_phy clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="usb2_ohci12m_cken1" description="USB2 CTRL OHCI12M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="usb2_ohci48m_cken1" description="USB2 CTRL OHCI48M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="usb2_bus_cken1" description="USB2 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DMA" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9870000"/>
			<RegisterGroup name="DMAC_INT_STAT" description="an interrupt status register. It shows the masked DMAC interrupt status. If certain bits of DMAC_INT_TC_STAT and DMAC_INT_ERR_STAT are masked at the same time, the corresponding bit of DMAC_INT_STAT is also masked. Each bit of DMAC_INT_STAT maps to one DMAC channel. When a bit is 1, an interrupt request is generated in the corresponding channel and the interrupt request may be an error interrupt or a transfer completion interrupt." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_stat" description="Masked interrupt status of each DMA channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. The interrupt request may be an error interrupt or a transfer completion interrupt." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_STAT" description="a transfer completion interrupt status register. It shows the status of the masked transfer completion interrupts. The corresponding mask bit is DMAC_CX_CONFIG[itc], where X is the channel number ranging from 0 to 3. This register must work with the DMAC_INT_STAT register." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_tc_stat" description="Masked transfer completion interrupt status. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_CLR" description="a transfer completion interrupt clear register. It is used to clear transfer completion interrupts." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_tc_clr" description="Transfer completion interrupt clear. Bit[3:0] map to channels 3–0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3:0" value="0x0" property="WO"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_STAT" description="an error interrupt status register. It shows the masked error interrupt status. The corresponding mask bit is DMAC_CX_CONFIG[ie]." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_err_stat" description="Masked error interrupt status. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_CLR" description="an error interrupt clear register. It is used to clear error interrupts." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_err_clr" description="Error interrupt clear. Bit[3:0] map to channels 3–0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3:0" value="0x0" property="WO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_TC_STATUS" description="a raw transfer completion interrupt status register. It shows the status of the raw transfer completion interrupt of each channel." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="raw_int_tc_stat" description="Raw transfer completion interrupt status. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_ERR_STATUS" description="a raw error interrupt status register. It shows the status of the raw error interrupt of each channel." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="raw_int_err_stat" description="Raw error interrupt status of each channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_ENBLD_CHNS" description="a channel enable register that shows the enabled channels.If a bit of DMAC_ENBLD_CHNS is 1, the corresponding channel is enabled. An enable bit in the DMAC_CX_CONFIG register determines whether a corresponding channel is enabled. If the DMA transfer over a channel is complete, the corresponding bit in the DMAC_ENBLD_CHNS register is cleared." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="enabled_channels" description="Channel enable. Bit[3:0] map to channels 3–0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_BREQ" description="a burst request register for software. It is used for the software to control whether to generate a DMA burst request.Reading this register queries the device that is requesting the DMA burst transfer. This register and any peripheral each can generate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;You are advised not to use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_breq" description="Whether to generate DMA burst requests by the software&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not send a DMA burst request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA burst transfer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_SREQ" description="a DMA single request register for software. It is used for the software to control whether to generate a DMA single transfer request.Reading this register queries the device that is requesting the DMA single transfer. This register and any of the 16 DMA request input signals of the DMAC each can generate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;You are advised not to use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_sreq" description="Whether to generate a DMA single transfer request by the software&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not send a DMA single request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a single DMA transfer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LBREQ" description="a software last burst request register. It is used for the software to control whether to generate a DMA last burst transfer request." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_lbreq" description="Whether to generate a DMA last burst transfer request by the software&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" value="0x0000" property="WO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LSREQ" description="a software last single request register. It is used for the software to control whether to generate a DMA last single transfer request." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_lsreq" description="Whether to generate a DMA last single transfer request by the software&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" value="0x0000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CONFIG" description="a configuration register for configuring the DMAC. You can change the endianness mode of the two master interfaces of the DMAC by writing to m1 (bit[1]) and m2 (bit[2]) of this register. After reset, the two master interfaces are set to little endian mode.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The two master interfaces work in little endian mode." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="-"/>
				<Member name="m2" description="Endianness mode of master 2&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="2" value="0x0" property="RW"/>
				<Member name="m1" description="Endianness mode of master 1&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="1" value="0x0" property="RW"/>
				<Member name="e" description="DMAC enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SYNC" description="a synchronization register. It is used to enable or disable the synchronization logic provided for DMA request signals." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="dmac_sync" description="Sync logic enable for DMA request signals of the corresponding peripheral&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_SRC_ADDR" description="a source address register. It shows the source addresses (sorted by byte) of the data to be transmitted.Its offset address is 0x100 + X x 0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.Before a channel is enabled, its corresponding register must be programmed by software. After the channel is enabled, the register is updated in any of the following cases:&lt;ul&gt;&lt;li&gt;The source address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.If a channel is active, no valid information can be obtained when this register is read. This is because that after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel stops data transfer. At this time, the read value is the last source address read by the DMAC.The source and destination addresses must be aligned with the transfer widths of the source and destination devices.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x100+X*0x20">
				<Member name="src_addr" description="DMA source address" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x100"/>
				<Register offset="0x120"/>
				<Register offset="0x140"/>
				<Register offset="0x160"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_DEST_ADDR" description="a destination address register. Its offset address is 0x104+X*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.This register contains the destination address (sorted by byte) of the data to be transferred. Before a channel is enabled, its corresponding register must be programmed by software. After the channel is enabled, the register is updated in any of the following cases:&lt;ul&gt;&lt;li&gt;The destination address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.If a channel is active, no valid information can be obtained when this register is read. This is because that after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel stops data transfer. At this time, the read value is the last destination address written by the DMAC.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x104+X*0x20">
				<Member name="dest_addr" description="DMA destination address" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x124"/>
				<Register offset="0x144"/>
				<Register offset="0x164"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CXLLI" description="an LLI register. Its offset address is 0x108+X*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.The data structure of the DMAC LLI node is as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;DMAC_CX_SRC_ADDR specifies the start address of the source deviceDMAC_CX_DEST_ADDR specifies the start address of the destination device.&lt;/li&gt;&lt;li&gt;DMAC_CXLLI specifies the address of the next nodeDMAC_CX_CONTROL specifies the master, data width, burst size, address increment, and transfer size of the source device and destination device.Structure of the linked list for the DMAC&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;The LLI field value must be less than or equal to 0xFFFF_FFF0. Otherwise, the address is wrapped around to 0x0000_0000 during a 4-word burst transfer. As a result, the data structure of LLI nodes cannot be stored in a consecutive address area.If the LLI field is set to 0, the current node is at the end of the linked list. In this case, the corresponding channel is disabled after data blocks corresponding to the current node are transferred." value="0x00000000" startoffset="0x108+X*0x20">
				<Member name="lli" description="LLI. Bit[31:2] in the next LLI node address and the address bit[1:0] are set to 0. A linked list address must be 4-byte aligned." range="31:2" value="0x00000000" property="RW"/>
				<Member name="reserved" description="Reserved. This bit value must be set to 0 during write operations and masked during read operations." range="1" value="0x0" property="RW"/>
				<Member name="lm" description="Master for loading the next LLI node&lt;br&gt;0: master 1&lt;br&gt;1: master 2" range="0" value="0x0" property="RW"/>
				<Register offset="0x108"/>
				<Register offset="0x128"/>
				<Register offset="0x148"/>
				<Register offset="0x168"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONTROL" description="a channel control register. Its offset address is 0x10C+I*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.This register contains the control information about the DMA channels, such as the transfer size, burst size, and transfer bit width.Before a channel is enabled, its corresponding register must be programmed by software. After the channel is enabled, the register is updated when being loaded from a linked list node after a complete data block is transferred.If a channel is active, no valid information can be obtained when this register is read. This is because after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel stops data transfer." value="0x00000000" startoffset="0x10C+X*0x20">
				<Member name="i" description="Transfer completion interrupt enable&lt;br&gt;This bit determines whether the current LLI node triggers a transfer completion interrupt.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="prot" description="HPROT[2:0] access protection signal transmitted by the master" range="30:28" value="0x0" property="RW"/>
				<Member name="di" description="Destination address increment&lt;br&gt;0: The destination address is not incremented.&lt;br&gt;1: The destination address is incremented each time a data segment is transferred.&lt;br&gt;If the destination device is a peripheral, the destination address is not incremented. If the destination device is a memory, the destination address is incremented." range="27" value="0x0" property="RW"/>
				<Member name="si" description="Source address increment&lt;br&gt;0: The source address is not incremented.&lt;br&gt;1: The source address is incremented each time a data segment is transferred.&lt;br&gt;If the source device is a peripheral, the source address is not incremented. If the source device is a memory, the source address is incremented." range="26" value="0x0" property="RW"/>
				<Member name="d" description="Master for accessing the destination device&lt;br&gt;0: master 1 for accessing the SPDIF, SIO0, SIO1, UART0, UART1, and SCI&lt;br&gt;1: master 2 for accessing the SPI flash, NAND flash, NOR flash, and DDRC" range="25" value="0x0" property="RW"/>
				<Member name="s" description="Master for accessing the source device&lt;br&gt;0: master 1 for accessing the SPDIF, SIO0, SIO1, UART0, UART1, and SCI&lt;br&gt;1: master 2 for accessing the SPI flash, NAND flash, and DDRC" range="24" value="0x0" property="RW"/>
				<Member name="dwidth" description="Transfer bit width of the destination device&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For details about the mapping between the value of DWidth and the bit width, see Table 3-55." range="23:21" value="0x0" property="RW"/>
				<Member name="swidth" description="Transfer bit width of the source device&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For details about the mapping between the value of SWidth and the bit width, see Table 3-55." range="20:18" value="0x0" property="RW"/>
				<Member name="dbsize" description="Burst size of the destination device, indicating the number of data segments to be transferred by the destination device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid&lt;br&gt;It must be set to a burst size supported by the destination device. If the destination device is a memory, set it to the storage area size beyond the storage address boundary.&lt;br&gt;For details about the mapping between the value of DBSize and the transfer size, see Table 3-54." range="17:15" value="0x0" property="RW"/>
				<Member name="sbsize" description="Burst size of the source device, indicating the number of data segments to be transferred by the source device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid&lt;br&gt;It must be set to a burst size supported by the source device. If the source device is a memory, set it to the storage area size beyond the storage address boundary.&lt;br&gt;For details about the mapping between the value of SBSize and the transfer size, see table Table 3-55." range="14:12" value="0x0" property="RW"/>
				<Member name="transfersize" description="The DMA transfer size can be configured by writing to this register only when the DMAC is a flow controller. This field indicates the amount of data to be transferred by the source device.&lt;br&gt;When this register is read, the amount of data transferred through the bus connected to the destination device is obtained.&lt;br&gt;If a channel is active, no valid information can be obtained when this register is read. This is because that after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel is enabled and data transfer stops." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x10c"/>
				<Register offset="0x12c"/>
				<Register offset="0x14c"/>
				<Register offset="0x16c"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONFIG" description="a channel configuration register. Its offset address is 0x110 + X x 0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.This register is not updated when a new linked list node is loaded." value="0x00000000" startoffset="0x110+X*0x20">
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be set to 0 during write operations and masked during read operations." range="31:19" value="0x0000" property="-"/>
				<Member name="h" description="Halt bit&lt;br&gt;0: The DMA request is allowed.&lt;br&gt;1: The subsequent DMA requests are ignored and data in the channel FIFO is completely transmitted.&lt;br&gt;This bit can work with the Active bit and the Channel Enable bit to disable a DMA channel without data loss." range="18" value="0x0" property="RW"/>
				<Member name="a" description="Active bit&lt;br&gt;0: There is no data in the channel FIFO.&lt;br&gt;1: There is data in the channel FIFO.&lt;br&gt;This bit can work with the Halt bit and the Channel Enable bit to disable a DMA channel without data loss." range="17" value="0x0" property="RO"/>
				<Member name="l" description="Lock bit&lt;br&gt;0: Disable lock transfer on the bus.&lt;br&gt;1: Enable lock transfer on the bus." range="16" value="0x0" property="RW"/>
				<Member name="itc" description="Transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15" value="0x0" property="RW"/>
				<Member name="ie" description="Transfer error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="flow_cntrl" description="Flow control and transfer type&lt;br&gt;This field specifies the flow controller and transfer type. The flow controller can be the DMAC, source device, or destination device.&lt;br&gt;The transfer type can be memory to peripheral, peripheral to memory, peripheral to peripheral, or memory to memory. For details, see Table 3-57." range="13:11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be set to 0 during write operations and masked during read operations." range="10" value="0x0" property="-"/>
				<Member name="dest_peripheral" description="Destination device&lt;br&gt;The field is used to select a peripheral request signal as the request signal for the DMA destination device of the channel.&lt;br&gt;If the destination device for DMA transfer is a memory, this field is ignored." range="9:6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be set to 0 during write operations and masked during read operations." range="5" value="0x0" property="-"/>
				<Member name="src_peripheral" description="Source device&lt;br&gt;This field is used to select a peripheral request signal as the request signal for the DMA source device of the channel.&lt;br&gt;If the source device for DMA transfer is a memory, this field is ignored." range="4:1" value="0x0" property="RW"/>
				<Member name="e" description="Channel enable&lt;br&gt;Reading this field obtains the current channel status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Clearing this bit can disable a channel. When this bit is cleared, the current bus transfer continues until the data transfer is complete. Then, the channel is disabled and the remaining data in the FIFO is lost. When the last LLI node is transferred or an error occurs during transfer, the channel is also disabled and this bit is cleared. If you want to disable a channel without data loss, the Halt bit must be set to 1 so that the subsequent DMA requests are ignored by the channel. After this, the Active bit must be polled until its value becomes 0, indicating that there is no data in the channel FIFO. At this time, the Enable bit can be cleared.&lt;br&gt;To enable a channel by setting this bit to 1, you must reinitialize the channel. If a channel is enabled by setting this bit to 1 only, unexpected results may occur." range="0" value="0x0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x130"/>
				<Register offset="0x150"/>
				<Register offset="0x170"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERI_CTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A20000"/>
			<RegisterGroup name="START_MODE" description="a system startup status query register." value="0x01400700" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:25" property="RO"/>
				<Member name="usb_boot" description="USB device burning boot enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="24" property="RO"/>
				<Member name="jtag_sel_in" description="Multiplexing control indicator of JTAG pins&lt;br&gt;0: JTAG pin multiplexing is controlled by pin multiplexing registers. For detail, see the pin multiplexing section.&lt;br&gt;1: The JTAG pins are always used for JTAG functions.&lt;br&gt;JTAG pins include JTAG_TDI, JTAG_TCK, JTAG_TMS, JTAG_TDO, and JTAG_TRSTN." range="23" property="RO"/>
				<Member name="por_sel" description="POR select&lt;br&gt;0: POR signal input from a pin&lt;br&gt;1: POR signal input from the internal POR module" range="22" property="RO"/>
				<Member name="reserved" description="Reserved" range="21:11" property="RO"/>
				<Member name="boot_sel" description="Boot memory type&lt;br&gt;00: reserved&lt;br&gt;01: NAND flash&lt;br&gt;10: SD&lt;br&gt;11: eMMC" range="10:9" property="RO"/>
				<Member name="reserved" description="Reserved" range="8:0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="a peripheral control register." value="0x04000000" startoffset="0x0008">
				<Member name="peri_jtag_sel" description="JTAG interface select when jtag_sel is 0&lt;br&gt;0: CPU JTAG&lt;br&gt;1: reserved&lt;br&gt;2: reserved&lt;br&gt;3: reserved&lt;br&gt;4: reserved&lt;br&gt;5: reserved&lt;br&gt;6: reserved&lt;br&gt;7: SOC JTAG" range="31:29" property="RW"/>
				<Member name="clk_mhlnx_sel" description="HDMI MHLNX clock select&lt;br&gt;0: reduced clock path (this bit must be 0 when the frequency is 268.5 MHz)&lt;br&gt;1: original clock path" range="28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="usb3_ip_iso_ctrl" description="USB3 PHY IP isolation control&lt;br&gt;0: not isolated&lt;br&gt;1: isolated" range="26" property="RW"/>
				<Member name="reserved" description="Reserved" range="25:5" property="RW"/>
				<Member name="ssp0_cs_sel" description="SSP0 CS multiplexing control&lt;br&gt;0: SSP0 CS0&lt;br&gt;1: SSP0 CS1" range="4" property="RW"/>
				<Member name="usb2_ip_iso_ctrl" description="USB2_1P IP isolation control&lt;br&gt;0: not isolated&lt;br&gt;1: isolated" range="3" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" property="RW"/>
				<Member name="sdio0_card_det_mode" description="Polarity of the SDIO0 card detection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" property="RW"/>
				<Member name="sdio1_card_det_mode" description="Polarity of the SDIO1 card detection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_STAT" description="a CPU status query register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="smpnamp" description="A7MP core SMP or AMP indicator (bit 3?bit 0 correspond to core 3?core 0 respectively)&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode" range="3:0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_GLOB_CTRL" description="a QoS global control register." value="0x00000001" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:1" property="RO"/>
				<Member name="ddrc_qos_way" description="Source of the ArQoS/AwQoS signal bit[2:1] of the DDRC port&lt;br&gt;0: NOC internal priority&lt;br&gt;1: input priority at the IP end" range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG0" description="QoS control register 0." value="0x00110066" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="ddrt_awqos" description="Write channel QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="ddrt_arqos" description="Read channel QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="cpu_m1_awqos" description="Write channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="cpu_m1_arqos" description="Read channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="bpd_awqos" description="Write channel QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="bpd_arqos" description="Read channel QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="aiao_awqos" description="Write channel QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="aiao_arqos" description="Read channel QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG1" description="QoS control register 1." value="0x00000000" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:23" property="RW"/>
				<Member name="gpu_awqos" description="Write channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="gpu_arqos" description="Read channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG2" description="QoS control register 2." value="0x00000000" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="pgd_awqos" description="Write channel QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="pgd_arqos" description="Read channel QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="jpge_awqos" description="Write channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="jpge_arqos" description="Read channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:7" property="RW"/>
				<Member name="jpgd0_awqos" description="Write channel QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="jpgd0_arqos" description="Read channel QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG3" description="QoS control register 3." value="0x45533000" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="vdh_arqos" description="Write channel QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="usb3_m_awqos" description="Read channel QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" property="RW"/>
				<Member name="usb3_m_arqos" description="Write channel QoS configuration" range="22:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="tde_awqos" description="Read channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="tde_arqos" description="Write channel QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG4" description="QoS control register 4." value="0x33000774" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="vpss0_m0_awqos" description="Write channel QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="vpss0_m0_arqos" description="Read channel QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:19" property="RW"/>
				<Member name="vedu_awqos" description="Read channel QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="vedu_arqos" description="Write channel QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="vdp_awqos" description="Read channel QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="vdp_arqos" description="Write channel QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="vdh_awqos" description="Read channel QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG5" description="QoS control register 5." value="0x50000500" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="pvr_m_qos" description="QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="nandc_m_qos" description="QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:19" property="RW"/>
				<Member name="dmac_m1_qos" description="QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="dmac_m0_qos" description="QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="ca_m_qos" description="QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Read channel QoS configuration" range="7:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG6" description="QoS control register 6." value="0x50005000" startoffset="0x005C">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="usb2host0_ehci_m_qos" description="QoS configuration" range="30:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" property="RW"/>
				<Member name="sha_m_qos" description="QoS configuration" range="26:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:15" property="RW"/>
				<Member name="eth_m_qos" description="QoS configuration" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="sdio1_m_qos" description="QoS configuration" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="sdio0_m_qos" description="QoS configuration" range="6:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG7" description="QoS control register 7." value="0x00000005" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:19" property="RW"/>
				<Member name="usb2host1_ehci_m_qos" description="QoS configuration" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:3" property="RW"/>
				<Member name="usb2otg0_m_qos" description="QoS configuration" range="2:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_MASK" description="a USB wakeup interrupt mask register." value="0x00000000" startoffset="0x00B4">
				<Member name="reserved" description="Reserved" range="31:4" property="RW"/>
				<Member name="usb_phy1_suspend_int_mask" description="USB PHY1 wakeup interrupt mask" range="3" property="RW"/>
				<Member name="usb_phy2_suspend_int_mask" description="USB PHY2 wakeup interrupt mask" range="2" property="RW"/>
				<Member name="usb3_utmi_suspend_n" description="USB3 UTMI wakeup interrupt mask" range="1" property="RW"/>
				<Member name="usb_phy0_suspend_int_mask" description="USB PHY0 wakeup interrupt mask" range="0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_RAWSTAT" description="a raw USB wakeup interrupt status register." value="0x0000000F" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="usb_phy1_suspend_int_rawstat" description="USB PHY1 suspend interrupt raw status" range="3" property="RO"/>
				<Member name="usb_phy2_suspend_int_rawstat" description="USB PHY2 suspend interrupt raw status" range="2" property="RO"/>
				<Member name="usb3_suspend_int_rawstat" description="USB3 UTMI suspend interrupt raw status" range="1" property="RO"/>
				<Member name="usb_phy0_suspend_int_rawstat" description="USB PHY0 suspend interrupt raw status" range="0" property="RO"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_STAT" description="a USB wakeup interrupt status register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="usb_phy1_suspend_int_stat" description="USB PHY1 suspend interrupt status" range="3" property="RO"/>
				<Member name="usb_phy2_suspend_int_stat" description="USB PHY2 suspend interrupt status" range="2" property="RO"/>
				<Member name="usb3_suspend_int_stat" description="USB3 UTMI suspend interrupt status" range="1" property="RO"/>
				<Member name="usb_phy0_suspend_int_stat" description="USB PHY0 suspend interrupt status" range="0" property="RO"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TOMCE" description="a CPU-to-MCU software interrupt register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_a9tomce" description="CPU-to-MCU interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0" description="a software interrupt 0 register." value="0x00000000" startoffset="0x00E4">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_swi0" description="Software interrupt 0&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1" description="a software interrupt 1 register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_swi1" description="Software interrupt 1&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2" description="a software interrupt 2 register." value="0x00000000" startoffset="0x00EC">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_swi2" description="Software interrupt 2&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0_MASK" description="a software interrupt 0 mask register." value="0x00000000" startoffset="0x00F0">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_swi0_mask_a9" description="Mask control for software interrupt 0 transmitted to the CPU&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1_MASK" description="a software interrupt 1 mask register." value="0x00000000" startoffset="0x00F4">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_swi1_mask_a9" description="Mask control for software interrupt 1 transmitted to the CPU&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2_MASK" description="a software interrupt 2 mask register." value="0x00000000" startoffset="0x00F8">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="int_swi2_mask_a9" description="Mask control for software interrupt 2 transmitted to the CPU&lt;br&gt;0: masked&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC0" description="ADAC configuration register 0." value="0xF8400606" startoffset="0x0110">
				<Member name="pd_dacl" description="Power-down control for the DAC audio-left channel&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="31" property="RW"/>
				<Member name="pd_dacr" description="Power-down control for the DAC audio-right channel&lt;br&gt;0: The digital and analog circuits work properly.&lt;br&gt;1: The digital circuit works properly, whereas the analog circuit is powered down." range="30" property="RW"/>
				<Member name="mute_dacl" description="Mute control for the DAC audio-left channel&lt;br&gt;0: The digital and analog channels work properly. &lt;br&gt;1: The digital and analog audio-left channels are muted." range="29" property="RW"/>
				<Member name="mute_dacr" description="Mute control for the DAC audio-right channel&lt;br&gt;0: The digital and analog audio-right channels work properly.&lt;br&gt;1: The digital and analog audio-right channels are muted." range="28" property="RW"/>
				<Member name="pd_vref" description="Power-down control for the reference voltage&lt;br&gt;0: powered on&lt;br&gt;1: powered down" range="27" property="RW"/>
				<Member name="fs" description="Fast startup enable for the reference voltage&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="popfreel" description="Pop-free enable for the DAC audio-left channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="popfreer" description="Pop-free enable for the DAC audio-right channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="dacl_path" description="Data source of the DAC audio-left channel&lt;br&gt;0: RX data 1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data 2 from the I2S interface (audio-right channel)" range="23" property="RW"/>
				<Member name="dacr_path" description="Data source of the DAC audio-right channel&lt;br&gt;0: RX data 1 from the I2S interface (audio-left channel)&lt;br&gt;1: RX data 2 from the I2S interface (audio-right channel)" range="22" property="RW"/>
				<Member name="dacl_deemph" description="De-emphasis filter enable for the DAC audio-left channel&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="21" property="RW"/>
				<Member name="dacr_deemph" description="De-emphasis filter enable for the DAC audio-right channel&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="20" property="RW"/>
				<Member name="deemphasis_fs" description="De-emphasis sampling rate&lt;br&gt;00: 48 kHz&lt;br&gt;01: 44.1 kHz&lt;br&gt;10: 32 kHz&lt;br&gt;11: reserved" range="19:18" property="RW"/>
				<Member name="reserved" description="Reserved" range="17:15" property="RW"/>
				<Member name="dacl_vol" description="Output volume of the audio-left channel&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;... (The step is 1 dB.)&lt;br&gt;0x7F: –121 dB" range="14:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="dacr_vol" description="Output volume of the audio-right channel&lt;br&gt;0x00: 6 dB&lt;br&gt;0x01: 5 dB&lt;br&gt;0x06: 0 dB&lt;br&gt;... (The step is 1 dB.)&lt;br&gt;0x7F: ?121 dB" range="6:0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIANLA_ADAC1" description="ADAC configuration register 1." value="0x00E06755" startoffset="0x0114">
				<Member name="smutel" description="Soft mute control for the audio-left channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" property="RW"/>
				<Member name="smuter" description="Soft mute control for the audio-right channel&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" property="RW"/>
				<Member name="sunmutel" description="Soft unmute control for the audio-left channel of the digital circuit&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" property="RW"/>
				<Member name="sunmuter" description="Soft unmute control for the audio-right channel of the digital circuit&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" property="RW"/>
				<Member name="dacvu" description="Volume sync update of the digital audio-right and audio-left channels&lt;br&gt;0: The gains of the audio-left and audio-right channels remain unchanged.&lt;br&gt;1: The volumes of audio-left and audio-right channels are simultaneously updated." range="27" property="RW"/>
				<Member name="mute_rate" description="Volume gain step when the audio-right and audio-left channels are soft muted or soft unmuted&lt;br&gt;00: fs/2&lt;br&gt;01: fs/8&lt;br&gt;10: fs/32&lt;br&gt;11: fs/64" range="26:25" property="RW"/>
				<Member name="reserved" description="Reserved" range="24" property="RW"/>
				<Member name="data_bits" description="Interface data bit width&lt;br&gt;00: 16 bits&lt;br&gt;01: 18 bits&lt;br&gt;10: 20 bits&lt;br&gt;11: 24 bits" range="23:22" property="RW"/>
				<Member name="sample_sel" description="Sampling rate&lt;br&gt;000: 1/4 of the reference sampling rate&lt;br&gt;001: 1/2 of the reference sampling rate&lt;br&gt;010: reference sampling rate&lt;br&gt;011: 2 times the reference sampling rate&lt;br&gt;100: 4 times the reference sampling rate&lt;br&gt;Other values: reference sampling rate" range="21:19" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:16" property="RW"/>
				<Member name="adj_dac" description="DAC bias current&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="15:14" property="RW"/>
				<Member name="adj_ctcm" description="CTCM bias current&lt;br&gt;0: normal current (recommended)&lt;br&gt;1: 2 times the current" range="13" property="RW"/>
				<Member name="rst" description="STB_DAC_ANA reset&lt;br&gt;0: normal mode&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="adj_refbf" description="Reference buffer bias current&lt;br&gt;00: 0.6 times the current&lt;br&gt;01: normal current (recommended)&lt;br&gt;10: 1.4 times the current&lt;br&gt;11: 2 times the current" range="11:10" property="RW"/>
				<Member name="clksel2" description="2-divider clock select&lt;br&gt;0: divide-by-2 clock&lt;br&gt;1: input clock" range="9" property="RW"/>
				<Member name="clkdgesel" description="Clock edge select&lt;br&gt;0: The rising edge is selected as the sampling clock of the analog part.&lt;br&gt;1: The falling edge is selected as the sampling clock of the analog part." range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY" description="an FE PHY configuration register." value="0x03000001" startoffset="0x0118">
				<Member name="soft_fephy_gp_i" description="GP data input when the FE PHY downloads patches" range="31:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="soft_fephy_mdio_i" description="MDIO data input when the FE PHY downloads patches" range="14" property="RW"/>
				<Member name="reserved" description="Reserved" range="13" property="RW"/>
				<Member name="soft_fephy_mdio_mdc" description="MDC data input when the FE PHY downloads patches" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="fephy_patch_enable" description="FE PHY download patch enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="reserved" description="Reserved" range="9" property="RW"/>
				<Member name="fephy_tclk_enable" description="FE PHY debugging enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="fephy_phy_addr" description="FE PHY address" range="4:0" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SD_LDO" description="an SDIO0 LDO control register." value="0x00000060" startoffset="0x011C">
				<Member name="reserved" description="Reserved" range="31:7" property="RO"/>
				<Member name="bypass" description="LDO bypass enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (the VIN voltage is directly output)" range="6" property="RW"/>
				<Member name="en" description="LDO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="vset" description="LDO output voltage&lt;br&gt;0: 1.8 V&lt;br&gt;1: 1.2 V" range="4" property="RW"/>
				<Member name="fuse" description="Reference voltage for accurately adjusting the internal voltage" range="3:0" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB0" description="USB 2.0 controller configuration register 0." value="0x000C71A8" startoffset="0x0120">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets&lt;br&gt;0: SOF packets are transmitted every 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" property="RW"/>
				<Member name="ss_scaledown_mode" description="Scale-down mode&lt;br&gt;00: Scale-down is disabled for all timings, and the actual timings are used.&lt;br&gt;01: Scale-down is enabled for all timings except the suspended and resumed timings in device mode.&lt;br&gt;10: Scale-down is enabled only for the suspended and resumed timings in device mode.&lt;br&gt;11: Scale-down timings of bit 0 and bit 1 are enabled." range="30:29" property="RW"/>
				<Member name="chipid" description="USB PHY controller select&lt;br&gt;0: USB host port 0&lt;br&gt;1: reserved" range="28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:23" property="RW"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet&lt;br&gt;0: 5 full-speed idle cycles&lt;br&gt;1: 4 full-speed idle cycles" range="22" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:10" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" property="RW"/>
				<Member name="ss_ena_incr_align_i" description="Burst alignment enable&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during overcurrent&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" property="-"/>
				<Member name="ulpi_bypass_en_i" description="UTMI+ low pin interface (ULPI) bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="Open host controller interface (OHCI) clock control signal.&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended" range="1" property="RW"/>
				<Member name="ss_word_if_i" description="Data bit width select signal of the UTMI interface&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB1" description="a USB 2.0 PHY configuration register." value="0x00000000" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:24" property="RO"/>
				<Member name="test_rddata" description="Data read signal of the debugging channel" range="23:16" property="RO"/>
				<Member name="test_rstn" description="Reset signal of the debugging channel" range="15" property="RW"/>
				<Member name="test_clk" description="Clock signal of the debugging channel" range="14" property="RW"/>
				<Member name="test_wren" description="Read/Write enable signal of the debugging channel" range="13" property="RW"/>
				<Member name="test_addr" description="Address signal of the debugging channel" range="12:8" property="RW"/>
				<Member name="test_wrdata" description="Data write signal of the debugging channel" range="7:0" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB5" description="USB 3.0 control register 0." value="0x7E8F2040" startoffset="0x0134">
				<Member name="host_current_belt" description="Current BELT value" range="31:20" property="RO"/>
				<Member name="bus_filter_bypass" description="UTMI bus signal filter enable&lt;br&gt;bus_filter_bypass[3]&lt;br&gt;The function of filtering out the utmiotg_iddig signal is disabled.&lt;br&gt;bus_filter_bypass[2]&lt;br&gt;The function of filtering out the utmisrp_bvalid and utmisrp_sessend signals is disabled.&lt;br&gt;bus_filter_bypass[1]&lt;br&gt;The function of filtering out the pipe3_PowerPresent signal of port U3 is disabled.&lt;br&gt;bus_filter_bypass[0]&lt;br&gt;The function of filtering out the utmiotg_vbusvalid signal of port U2 is disabled." range="19:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="fladj_30mhz_reg" description="High-speed signal jitter adjustment&lt;br&gt;mac3_clock and utmi_clock are adjusted to 125 μs." range="13:8" property="RW"/>
				<Member name="host_msi_enable" description="Pulse interrupt enable" range="7" property="RW"/>
				<Member name="host_port_power_control_present" description="Port power switch enable&lt;br&gt;1'b0: The port has no power switch.&lt;br&gt;1'b1: The port has a power switch." range="6" property="RW"/>
				<Member name="hub_u3_port_disable" description="USB 3.0 super-speed port enable&lt;br&gt;1'b0: enabled&lt;br&gt;1'b1: disabled" range="5" property="RW"/>
				<Member name="hub_u2_port_disable" description="USB 3.0 high-speed port enable&lt;br&gt;1'b0: The port is enabled.&lt;br&gt;1'b1: The port is disabled." range="4" property="RW"/>
				<Member name="hub_port_perm_attach" description="Device permanent insertion&lt;br&gt;1'b0: The device is inserted permanently.&lt;br&gt;1'b1: The device is not inserted permanently." range="3:2" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB6" description="USB 3.0 PCS control register 1." value="0x5D81560D" startoffset="0x0138">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="pcs_tx_swing_full" description="TX signal swing (for the eye pattern test)" range="30:24" property="RW"/>
				<Member name="pcs_tx_deemh_6db" description="Preemphasis of 6 dB reduction (for the eye pattern test)" range="23:18" property="RW"/>
				<Member name="pcs_tx_deemph_3p5db" description="Preemphasis of 3.5 dB reduction (for the eye pattern test)" range="17:12" property="RW"/>
				<Member name="lane0_tx2rx_loopbk" description="Lane 0 TX-to-RX loopback enable" range="11" property="RW"/>
				<Member name="lane0_power_present_ovrd_en" description="Lane 0 overcurrent protection enable" range="10" property="RW"/>
				<Member name="lane0_power_present_ovrd" description="Lane 0 overcurrent protection" range="9" property="RW"/>
				<Member name="lane0_ext_pclk_req" description="Lane 0 external pipe clock enable" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RW"/>
				<Member name="usb_pwr_ctrl" description="Power control&lt;br&gt;usb_pwr_ctrl[0]: power switch&lt;br&gt;usb_pwr_ctrl[1]: overcurrent protection enable&lt;br&gt;usb_pwr_ctrl[2]: power switch polarity&lt;br&gt;usb_pwr_ctrl[3]: power switch polarity" range="3:0" property="RW"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB7" description="USB 3.0 PHY system controller 0." value="0x00000000" startoffset="0x013C">
				<Member name="crdatain" description="Current input data" range="31:16" property="RO"/>
				<Member name="crdataout" description="Current output data" range="15:0" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB8" description="USB 3.0 PHY system controller 1." value="0x9689A100" startoffset="0x0140">
				<Member name="otgtune" description="Vbus valid threshold adjust&lt;br&gt;1 bit = 1.5%" range="31:29" property="RW"/>
				<Member name="otgdisable0" description="PHY OTG disable" range="28" property="RW"/>
				<Member name="mpllrefsscclken" description="Spread reference clock output. It is 20 MHz and provides the clock for the hardcore of the clock source of ref_alt_clk." range="27" property="RW"/>
				<Member name="mpllmultiplier" description="MPLL frequency multiplier control for obtaining a specified working frequency" range="26:20" property="RW"/>
				<Member name="loslevel" description="Sensitivity level detection for the loss-of-signal (LOS) detector" range="19:16" property="RW"/>
				<Member name="losbias" description="Level threshold detection for the LOS detector" range="15:13" property="RW"/>
				<Member name="loopbackenb0" description="Loopback enable" range="12" property="RW"/>
				<Member name="idpullup0" description="Sampling enable for the analog ID input signal" range="11" property="RW"/>
				<Member name="iddig0" description="Mini-A or mini-B connector connected to the PHY&lt;br&gt;1: mini-B connector&lt;br&gt;0: mini-A connector" range="10" property="RO"/>
				<Member name="drvvbus0" description="Vbus valid comparator enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="9" property="RW"/>
				<Member name="compdistune0" description="Disconnection event detection voltage threshold. This field is used to set the voltage threshold for the disconnection event between the device and the host." range="8:6" property="RW"/>
				<Member name="commomon0" description="Common module enable&lt;br&gt;1: The HS bias and PLL modules are disabled in suspend or sleep mode.&lt;br&gt;0: The HS bias and PLL modules are enabled in suspend or sleep mode." range="5" property="RW"/>
				<Member name="crack" description="Controller signal (as the response to the CRWRITE, CRREAD, CRCAPDATA, and CRCAPSDDR signals)" range="4" property="RO"/>
				<Member name="crwrite" description="Register write control signal" range="3" property="RW"/>
				<Member name="crread" description="Register read control signal" range="2" property="RW"/>
				<Member name="crcapdata" description="Register data capture control signal. cr_data_in[15:0] are transferred to the written data." range="1" property="RW"/>
				<Member name="crcapaddr" description="Register address capture control signal. cr_data_in[15:0] are transferred to the address register." range="0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB9" description="USB 3.0 PHY system controller 2." value="0x06846017" startoffset="0x0144">
				<Member name="txpreemppulsetune0" description="TX end preemphasis time in high-speed mode&lt;br&gt;1: 580 μs&lt;br&gt;0: 2x580 μs" range="31" property="RW"/>
				<Member name="txpreempamptune0" description="TX end preemphasis tune in high-speed mode&lt;br&gt;11: 1800 μA&lt;br&gt;10: 1200 μA&lt;br&gt;01: 600 μA&lt;br&gt;00: Preemphasis is disabled" range="30:29" property="RW"/>
				<Member name="txfuslstune0" description="Source impedance tune in full-speed or low-speed mode&lt;br&gt;Hot codes are used. The impedance is reduced by 2.5% each time a hot code is added, and increased by 2.5% each time a hot code is reduced." range="28:25" property="RW"/>
				<Member name="sscrefclksel" description="Spread spectrum reference clock select" range="24:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="txhsxvtune0" description="TX end DP/DM voltage tune in high-speed mode&lt;br&gt;11: default configuration&lt;br&gt;10: +15 mV&lt;br&gt;01: ?15 mV&lt;br&gt;00: reserved" range="14:13" property="RW"/>
				<Member name="tx0termoffset" description="TX termination compensation tune enable" range="12:8" property="RW"/>
				<Member name="sscrange" description="Spread spectrum clock range" range="7:5" property="RW"/>
				<Member name="sscen" description="Spread spectrum enable" range="4" property="RW"/>
				<Member name="sqrxtune0" description="High-speed data detection level tune&lt;br&gt;The level is decreased by 5% each time a binary value is added, and increased by 5% each time a binary value is reduced." range="3:1" property="RW"/>
				<Member name="retenablen" description="Low digital power indicator, indicating that the VP digital power is decreased in suspend mode&lt;br&gt;1: The normal operating mode is used.&lt;br&gt;0: The analog power is shut down." range="0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB10" description="USB 3.0 PHY system controller 3." value="0x00067005" startoffset="0x0148">
				<Member name="reserved" description="Reserved" range="31:19" property="RW"/>
				<Member name="vbusvldextsel0" description="External Vbus valid indicator signal&lt;br&gt;1: VBUSVLDEXT0&lt;br&gt;0: internal comparator" range="18" property="RW"/>
				<Member name="vbusvldext0" description="External Vbus valid indicator signal&lt;br&gt;1: The Vbus0 signal and the pull-up resistor on D+ are valid.&lt;br&gt;0: The Vbus0 signal is invalid, and the pull-up resistor on D+ is disabled." range="17" property="RW"/>
				<Member name="txvreftune0" description="DC voltage tune in high-speed mode&lt;br&gt;The voltage is increased by 1.25% each time the binary value 1 is added, and decreased by 1.25% each time the binary value 1 is reduced." range="16:13" property="RW"/>
				<Member name="txboostlvl" description="TX voltage increase" range="12:10" property="RW"/>
				<Member name="testpowerdownssp" description="Power-off control for the super-speed functional circuit" range="9" property="RW"/>
				<Member name="testpowerdownhsp" description="Power-off control for the high-speed functional circuit" range="8" property="RW"/>
				<Member name="rtuneak" description="Impedance tune acknowledge enable" range="7" property="RO"/>
				<Member name="rtunreq" description="Impedance tune request" range="6" property="RW"/>
				<Member name="vdatsrcenb0" description="Charging power select&lt;br&gt;1: The data source voltage (VDAT_SRC) is enabled.&lt;br&gt;0: The data source voltage (VDAT_SRC) is disabled." range="5" property="RW"/>
				<Member name="vdatdetenb0" description="Charging connection/disconnection detection enable&lt;br&gt;1: The data detection voltage is enabled.&lt;br&gt;0: The data detection voltage is disabled." range="4" property="RW"/>
				<Member name="txrisetune0" description="Rising/Falling edge time tune for the TX end in high-speed mode&lt;br&gt;The rising/falling edge time is decreased by 4% each time the binary value 1 is added, and increased by 4% each time the binary value 1 is reduced." range="3:2" property="RW"/>
				<Member name="txrestune0" description="USB matched source impedance tune" range="1:0" property="RW"/>
				<Register offset="0x0148"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB12" description="USB 3.0 system controller 2." value="0x000000F0" startoffset="0x0150">
				<Member name="reserved" description="Reserved" range="31:10" property="RW"/>
				<Member name="pcs_rx_los_mask_val" description="Number of reference clock cycles to mask the incoming LFPS&lt;br&gt;For normal operations, set this bit to 10 μs/Tref_clk (a targeted mask interval of 10 μs). If the ref_clkdiv2 signal is used, set this bit to 10 μs/(2 x Tref_clk)." range="9:0" property="RW"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB13" description="USB controller configuration register 1." value="0x000C71A8" startoffset="0x0154">
				<Member name="ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets&lt;br&gt;0: SOF packets are transmitted every 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:23" property="RW"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet&lt;br&gt;0: 5 full-speed idle cycles&lt;br&gt;1: 4 full-speed idle cycles" range="22" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:10" property="RW"/>
				<Member name="ss_ena_incr16_i" description="AHB burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" property="RW"/>
				<Member name="ss_ena_incr8_i" description="AHB burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="8" property="RW"/>
				<Member name="ss_ena_incr4_i" description="AHB burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" property="RW"/>
				<Member name="ss_ena_incr_align_i" description="Burst alignment enable&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during overcurrent&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" property="RW"/>
				<Member name="ulpi_bypass_en_i" description="ULPI bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" property="RW"/>
				<Member name="app_start_clk_i" description="OHCI clock control signal&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" property="RW"/>
				<Member name="ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" property="RW"/>
				<Member name="ss_word_if_i" description="Data bit width select signal of the UTMI interface&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" property="RW"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB14" description="USB PHY configuration register 1." value="0x00000000" startoffset="0x0158">
				<Member name="reserved" description="Reserved" range="31:24" property="RO"/>
				<Member name="test_rddata" description="Data read signal of the debugging channel" range="23:16" property="RO"/>
				<Member name="test_rstn" description="Reset signal of the debugging channel" range="15" property="RW"/>
				<Member name="test_clk" description="Clock signal of the debugging channel" range="14" property="RW"/>
				<Member name="test_wren" description="Read/Write enable signal of the debugging channel" range="13" property="RW"/>
				<Member name="test_addr" description="Address signal of the debugging channel" range="12:8" property="RW"/>
				<Member name="test_wrdata" description="Data write signal of the debugging channel" range="7:0" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="CHIPSET_INFO" description="a chip information register." value="0x00080000" startoffset="0x01E0">
				<Member name="peri_chipset_info" description="CA chipset_info[31:0]" range="31:3" property="RO"/>
				<Member name="dts_flag" description="DTS support&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="2" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" property="RO"/>
				<Member name="dolby_flag" description="Dolby support&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="0" property="RO"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SW_SET" description="PEIR_SW_SET is a software flag configuration register." value="0x00000000" startoffset="0x01F0">
				<Member name="peri_sw_set" description="This register can be written only once." range="31:0" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_0" description="timeout control register 0." value="0x00000000" startoffset="0x0820">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="ddrt_wtout" description="DDRT write channel timeout" range="29:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:26" property="RW"/>
				<Member name="ddrt_rtout" description="DDRT read channel timeout" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" property="RW"/>
				<Member name="cpu_m1_wtout" description="CPU master 1 write channel timeout" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="cpu_m1_rtout" description="CPU master 1 read channel timeout" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="bpd_wtout" description="BPD write channel timeout" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="bpd_rtout" description="BPD read channel timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="aiao_wtout" description="AIAO write channel timeout" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="aiao_rtout" description="AIAO read channel timeout" range="1:0" property="RW"/>
				<Register offset="0x0820"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_1" description="timeout control register 1." value="0x00000000" startoffset="0x0824">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="jpgd_wtout" description="JPGD write channel timeout" range="29:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:26" property="RW"/>
				<Member name="jpgd_rtout" description="JPGD read channel timeout" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:14" property="RW"/>
				<Member name="gpu_wtout" description="GPU write channel timeout" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="gpu_rtout" description="GPU read channel timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x0824"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_2" description="timeout control register 2." value="0x00000000" startoffset="0x0828">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="tde_rtout" description="TDE read channel timeout" range="29:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:14" property="RW"/>
				<Member name="pgd_wtout" description="PGD write channel timeout" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="pgd_rtout" description="PGD read channel timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="jpge_wtout" description="JPGE write channel timeout" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="jpge_rtout" description="JPGE read channel timeout" range="1:0" property="RW"/>
				<Register offset="0x0828"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_3" description="timeout control register 3." value="0x00000000" startoffset="0x082C">
				<Member name="reserved" description="Reserved" range="31:26" property="RW"/>
				<Member name="vedu_wtout" description="VEDU write channel timeout" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" property="RW"/>
				<Member name="vedu_rtout" description="VEDU read channel timeout" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="vdp_wtout" description="VDP write channel timeout" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="vdp_rtout" description="VDP read channel timeout" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="vdh_wtout" description="VDH write channel timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="vdh_rtout" description="VDH read channel timeout" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="tde_wtout" description="TDE write channel timeout" range="1:0" property="RW"/>
				<Register offset="0x082C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_4" description="timeout control register 4." value="0x00000000" startoffset="0x0830">
				<Member name="reserved" description="Reserved" range="31:26" property="RW"/>
				<Member name="pvr_m_tout" description="PVR master interface timeout" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" property="RW"/>
				<Member name="nandc_m_tout" description="NANDC master interface timeout" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="dmac_m1_tout" description="DMA controller (DMAC) master 1 interface timeout" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="dmac_m0_tout" description="DMAC master 0 interface timeout" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="ca_m_tout" description="CA master interface timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="vpss_m0_wtout" description="VPSS master 0 write channel timeout" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="vpss_m0_rtout" description="VPSS master 0 read channel timeout" range="1:0" property="RW"/>
				<Register offset="0x0830"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_5" description="timeout control register 5." value="0x00000000" startoffset="0x0834">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="usb2otg0_m_tout" description="USB OTG master interface timeout" range="29:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:26" property="RW"/>
				<Member name="usb2host0_ehci_m_tout" description="USB host EHCI master interface timeout" range="25:24" property="RW"/>
				<Member name="reserved" description="Reserved" range="23:22" property="RW"/>
				<Member name="sha_m_tout" description="SHA master interface timeout" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:10" property="RW"/>
				<Member name="eth_tout" description="SF0 master interface timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="sdio1_m_wtout" description="SDIO1 master interface timeout" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="sdio0_m_tout" description="SDIO0 master interface timeout" range="1:0" property="RW"/>
				<Register offset="0x0834"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_TIMEOUT_CFG_6" description="timeout control register 6." value="0x00000000" startoffset="0x0838">
				<Member name="reserved" description="Reserved" range="31:22" property="RW"/>
				<Member name="usb2host1_ehci_m_tout" description="USB host 1 EHCI master interface timeout" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:10" property="RW"/>
				<Member name="usb3_m_wout_0" description="usb3_0 master interface write channel timeout" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="usb3_m_rout_0" description="usb3_0 master interface read channel timeout" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" property="RW"/>
				<Register offset="0x0838"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FEPHY_LDO_CTRL" description="an FE PHY LDO control register." value="0x00000000" startoffset="0x0844">
				<Member name="reserved" description="Reserved" range="31:4" property="RW"/>
				<Member name="fephy_ldo_vset" description="FE PHY LDO voltage configuration" range="3:0" property="RW"/>
				<Register offset="0x0844"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CPU_A7_CFG" description="a CPU control register." value="0x00000000" startoffset="0x880">
				<Member name="reserved" description="Reserved" range="31:9" property="RO"/>
				<Member name="l2rstdisable" description="Whether to invalidate the L2 cache automatically when reset on the A7 is deasserted&lt;br&gt;0x0: yes&lt;br&gt;0x1: no" range="8" property="RW"/>
				<Member name="l1rstdisable3" description="Whether to invalidate the L1 cache automatically when reset on the A7 core 3 is deasserted&lt;br&gt;0x0: yes&lt;br&gt;0x1: no" range="7" property="RW"/>
				<Member name="l1rstdisable2" description="Whether to invalidate the L1 cache automatically when reset on the A7 core 2 is deasserted&lt;br&gt;0x0: yes&lt;br&gt;0x1: no" range="6" property="RW"/>
				<Member name="l1rstdisable1" description="Whether to invalidate the L1 cache automatically when reset on the A7 core 1 is deasserted&lt;br&gt;0x0: yes&lt;br&gt;0x1: no" range="5" property="RW"/>
				<Member name="l1rstdisable0" description="Whether to invalidate the L1 cache automatically when reset on the A7 core 3 is deasserted&lt;br&gt;0x0: yes&lt;br&gt;0x1: no" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RO"/>
				<Member name="func_mbist_en" description="A7 function mbist enable&lt;br&gt;0x0: disabled&lt;br&gt;0x1: enabled" range="0" property="RW"/>
				<Register offset="0x880"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CPU_A7_STAT" description="a CPU status register." value="0x00000000" startoffset="0x884">
				<Member name="l2_fun_mbist_tagram_fail" description="L2 tagram function mbist error indicator&lt;br&gt;0x0: No error occurs.&lt;br&gt;0x1: Errors occur." range="31" property="RO"/>
				<Member name="l2_fun_mbist_dataram_fail" description="L2 dataram function mbist error indicator&lt;br&gt;0x0: No error occurs.&lt;br&gt;0x1: Errors occur." range="30" property="RO"/>
				<Member name="core3_fun_mbist_ram_fail" description="RAM error indicator for core 3. The value 1 indicates that errors occur.&lt;br&gt;Bit 29: TLB ram error indicator&lt;br&gt;Bit 28: SCU tagram error indicator&lt;br&gt;Bit 27: L1 ddirty ram error indicator&lt;br&gt;Bit 26: L1 D-cache tagram error indicator&lt;br&gt;Bit 25: L1 D-cache dataram error indicator&lt;br&gt;Bit 24: L1 I-cache tagram error indicator&lt;br&gt;Bit 23: L1 I-cache dataram error indicator" range="29:23" property="RO"/>
				<Member name="core2_fun_mbist_ram_fail" description="RAM error indicator for core 2. The value 1 indicates that errors occur.&lt;br&gt;Bit 22: TLB ram error indicator&lt;br&gt;Bit 21: SCU tagram error indicator&lt;br&gt;Bit 20: L1 ddirty ram error indicator&lt;br&gt;Bit 19: L1 D-cache tagram error indicator&lt;br&gt;Bit 18: L1 D-cache dataram error indicator&lt;br&gt;Bit 17: L1 I-cache tagram error indicator&lt;br&gt;Bit 16: L1 I-cache dataram error indicator" range="22:16" property="RO"/>
				<Member name="core1_fun_mbist_ram_fail" description="RAM error indicator for core 1. The value 1 indicates that errors occur.&lt;br&gt;Bit 15: TLB ram error indicator&lt;br&gt;Bit 14: SCU tagram error indicator&lt;br&gt;Bit 13: L1 ddirty ram error indicator&lt;br&gt;Bit 12: L1 D-cache tagram error indicator&lt;br&gt;Bit 11: L1 D-cache dataram error indicator&lt;br&gt;Bit 10: L1 I-cache tagram error indicator&lt;br&gt;Bit 9: L1 I-cache dataram error indicator" range="15:9" property="RO"/>
				<Member name="core0_fun_mbist_ram_fail" description="RAM error indicator for core 0. The value 1 indicates that errors occur.&lt;br&gt;Bit 8: TLB ram error indicator&lt;br&gt;Bit 7: SCU tagram error indicator&lt;br&gt;Bit 6: L1 ddirty ram error indicator&lt;br&gt;Bit 5: L1 D-cache tagram error indicator&lt;br&gt;Bit 4: L1 D-cache dataram error indicator&lt;br&gt;Bit 3: L1 I-cache tagram error indicator&lt;br&gt;Bit 2: L1 I-cache dataram error indicator" range="8:2" property="RO"/>
				<Member name="fun_mbist_fail" description="A7 function mbist failure indicator&lt;br&gt;0x0: not failed&lt;br&gt;0x1: failed" range="1" property="RO"/>
				<Member name="fun_mbist_done" description="A7 function mbist completion indicator&lt;br&gt;0x0: not complete&lt;br&gt;0x1: complete" range="0" property="RO"/>
				<Register offset="0x884"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_FE_OD_CTRL" description="an FE LED pin output OD mode control register." value="0x00000000" startoffset="0x0890">
				<Member name="reserved" description="Reserved" range="31:2" property="RW"/>
				<Member name="fe_led_base_od_sel" description="Whether FE_LED_BASE is OD output&lt;br&gt;0: yes&lt;br&gt;1: no" range="1" property="RW"/>
				<Member name="fe_led_act_od_sel" description="Whether FE_LED_ACT is OD output&lt;br&gt;0: yes&lt;br&gt;1: no" range="0" property="RW"/>
				<Register offset="0x0890"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYS" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8000000"/>
			<RegisterGroup name="SC_CTRL" description="a system control register. It is used to specify the operations to be performed by the system." value="0x00000200" startoffset="0x0000">
				<Member name="reserved" description="Reserved&lt;br&gt;Reading this field returns 0 and writing to this field has no effect." range="31:10" property="RW"/>
				<Member name="remapstat" description="Address remap status&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" property="RO"/>
				<Member name="remapclear" description="Address remap clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" property="RW"/>
				<Member name="reserved" description="Reserved&lt;br&gt;Reading this field returns 0 and writing this field has no effect." range="7:6" property="RW"/>
				<Member name="mcu_bus_clk_div" description="MCU bus clock mcu_bus_clk frequency divider&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" property="RW"/>
				<Member name="mcu_bus_clk_sele_stat" description="MCU bus clock status&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="3:2" property="RO"/>
				<Member name="mcu_bus_clk_sel" description="MCU bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="1:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="a system status register. When a value is written to this register, the system controller sends a system soft reset request to the reset module. Then the reset module resets the system." value="0x00000000" startoffset="0x0004">
				<Member name="softresreq" description="Writing any value to this register soft-resets the system." range="31:0" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="a low-power control register." value="0x00000402" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:11" property="RO"/>
				<Member name="rng_mcu_flag" description="Whether the random numbers of the random number generator (RNG) in the always-on area are latched&lt;br&gt;0x0: no&lt;br&gt;0x1: yes" range="10" property="RO"/>
				<Member name="core_pwr_active" description="Whether the MCU has accessed the powered-off core area&lt;br&gt;0: no&lt;br&gt;1: yes" range="9" property="RO"/>
				<Member name="bus_core_pd_idleack" description="Power-down acknowledgement" range="8" property="RO"/>
				<Member name="bus_core_pd_idle" description="Power-down completion" range="7" property="RO"/>
				<Member name="bus_core_pd_idlereq" description="Power-down request" range="6" property="RW"/>
				<Member name="reserved" description="Reserved" range="5:4" property="RW"/>
				<Member name="mcu_lp_subsys_iso" description="Isolation area control&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="3" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" property="RW"/>
				<Member name="stb_poweroff" description="Polarity of the STANDBY_PWROFF pin&lt;br&gt;0: low-level output&lt;br&gt;1: high-level output" range="1" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="an MCU subsystem pin multiplexing control register." value="0x00380000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="led_data_padctrl_PD" description="LED_DATA pull-down control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit must be set to 1 for the QFP216 32-bit DDR." range="17" property="RW"/>
				<Member name="led_clk_padctrl_PD" description="LED_CLK pull-down control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit must be set to 1 for the QFP216 32-bit DDR." range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="stb_gpio_sel" description="Multiplexing control for the STANDBY_PWROFF pin&lt;br&gt;0: STANDBY_PWROFF&lt;br&gt;1: GPIO5_0" range="13" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:11" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_1" range="10" property="RW"/>
				<Member name="csn0_gpio_sel" description="Multiplexing control for the LED_CSN0 pin&lt;br&gt;00: LED_KEY0&lt;br&gt;01: GPIO5_2&lt;br&gt;10: RSTN_IN" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control for the LED_DATA pin&lt;br&gt;0: GPIO5_5&lt;br&gt;1: LED DATA" range="5" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control for the LED_CLK pin&lt;br&gt;0: GPIO5_6&lt;br&gt;1: LED CLK" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control for the UART0_TXD pin&lt;br&gt;0: UART0_TXD&lt;br&gt;1: UART1_TXD" range="1" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control for the UART0_RXD pin&lt;br&gt;0: UART0_RXD&lt;br&gt;1: UART1_RXD" range="0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_CLKGATE_SRST_CTRL" description="an MCU internal module clock gating and soft reset control register." value="0x00011151" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:29" property="RW"/>
				<Member name="pd_rst_req" description="Power-down reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:14" property="RW"/>
				<Member name="uart_srst_req" description="UART soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="uart_cken" description="UART clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="led_srst_req" description="LED module soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="led_cken" description="LEDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="timer01_srst_req" description="Timer 0 and timer 1 soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="timer01_cken" description="Timer 0 and timer 1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="ir_srst_req" description="IR module soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="ir_cken" description="IR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="mce_srst_req" description="MCU soft reset&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="mce_cken" description="MCU clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="a software-controlled WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="wdg_rst_ctrl" description="WDG_RST reset signal (controlled by software).&lt;br&gt;0: not reset&lt;br&gt;1: enable WDG_RST software control. When timer 0 or timer 1 generates an interrupt, a reset signal is sent through the WDG_RST pin." range="0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRPHY_LP_EN" description="a DDR PHY low-power control register." value="0x00000001" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:2" property="RW"/>
				<Member name="ddrphy_lp_en" description="DDR PHY mode&lt;br&gt;01: The DDR PHY is in normal mode.&lt;br&gt;Other values: The DDR PHY is in retention mode." range="1:0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_CTRL" description="an HPM control register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:8" property="RW"/>
				<Member name="mcu_hpm_rst_req" description="HPM reset request control&lt;br&gt;0: no reset request&lt;br&gt;1: valid reset request" range="7" property="RW"/>
				<Member name="mcu_hpm_en" description="HPM enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="mcu_hpm_div" description="Frequency divider of the HPM working clock" range="5:0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_STAT" description="an HPM status register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="mcu_hpm_valid" description="HPM data validity indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="10" property="RO"/>
				<Member name="mcu_hpm_pc_org" description="HPM code pattern (AVS entry) for identifying the current process" range="9:0" property="RO"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_LDO_CTRL" description="an LDO control register." value="0x00000008" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:4" property="RW"/>
				<Member name="mcu_ldo_vset" description="mcu_ldo_vset value" range="3:0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN0" description="system common register 0." value="0x00000000" startoffset="0x0080">
				<Member name="sc_gen0" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN1" description="system common register 1." value="0x00000000" startoffset="0x0084">
				<Member name="sc_gen1" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN2" description="system common register 2." value="0x00000000" startoffset="0x0088">
				<Member name="sc_gen2" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN3" description="system common register 3." value="0x00000000" startoffset="0x008C">
				<Member name="sc_gen3" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN4" description="system common register 4." value="0x00000000" startoffset="0x0090">
				<Member name="sc_gen4" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN5" description="system common register 5." value="0x00000000" startoffset="0x0094">
				<Member name="sc_gen5" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN6" description="system common register 6." value="0x00000000" startoffset="0x0098">
				<Member name="sc_gen6" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN7" description="system common register 7." value="0x00000000" startoffset="0x009C">
				<Member name="sc_gen7" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN8" description="system common register 8." value="0x00000000" startoffset="0x00A0">
				<Member name="sc_gen8" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN9" description="system common register 9." value="0x00000000" startoffset="0x00A4">
				<Member name="sc_gen9" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN10" description="system common register 10." value="0x00000000" startoffset="0x00A8">
				<Member name="sc_gen10" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN11" description="system common register 11." value="0x00000000" startoffset="0x00AC">
				<Member name="sc_gen11" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN12" description="system common register 12." value="0x00000000" startoffset="0x00B0">
				<Member name="sc_gen12" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN13" description="system common register 13." value="0x00000000" startoffset="0x00B4">
				<Member name="sc_gen13" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN14" description="system common register 14." value="0x00000000" startoffset="0x00B8">
				<Member name="sc_gen14" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN15" description="system common register 15." value="0x00000000" startoffset="0x00BC">
				<Member name="sc_gen15" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN16" description="system common register 16." value="0x00000000" startoffset="0x00C0">
				<Member name="sc_gen16" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN17" description="system common register 17." value="0x00000000" startoffset="0x00C4">
				<Member name="sc_gen17" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN18" description="system common register 18." value="0x00000000" startoffset="0x00C8">
				<Member name="sc_gen18" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN19" description="system common register 19." value="0x00000000" startoffset="0x00CC">
				<Member name="sc_gen19" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN20" description="system common register 20." value="0x00000000" startoffset="0x00D0">
				<Member name="sc_gen20" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN21" description="system common register 21." value="0x00000000" startoffset="0x00D4">
				<Member name="sc_gen21" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN22" description="system common register 22." value="0x00000000" startoffset="0x00D8">
				<Member name="sc_gen22" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN23" description="system common register 23." value="0x00000000" startoffset="0x00DC">
				<Member name="sc_gen23" description="This register is used to save the system status as required." range="31:0" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN24" description="system common register 24." value="0x00000000" startoffset="0x00E0">
				<Member name="sc_gen24" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN25" description="system common register 25." value="0x00000000" startoffset="0x00E4">
				<Member name="sc_gen25" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN26" description="system common register 26." value="0x00000000" startoffset="0x00E8">
				<Member name="sc_gen26" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN27" description="system common register 27." value="0x00000000" startoffset="0x00EC">
				<Member name="sc_gen27" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN28" description="system common register 28." value="0x00000000" startoffset="0x00F0">
				<Member name="sc_gen28" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN29" description="system common register 29." value="0x00000000" startoffset="0x00F4">
				<Member name="sc_gen29" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN30" description="system common register 30." value="0x00000000" startoffset="0x00F8">
				<Member name="sc_gen30" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN31" description="system common register 31." value="0x00000000" startoffset="0x00FC">
				<Member name="sc_gen31" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GPIO_OD_CTRL" description="a GPIO OD control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:7" property="RW"/>
				<Member name="gpio5_6_od_sel" description="Whether GPIO5 bit[6] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="6" property="RW"/>
				<Member name="gpio5_5_od_sel" description="Whether GPIO5 bit[5] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" property="RW"/>
				<Member name="reserved" description="Reserved" range="4:3" property="RW"/>
				<Member name="gpio5_2_od_sel" description="Whether GPIO5 bit[2] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="2" property="RW"/>
				<Member name="gpio5_1_od_sel" description="Whether GPIO5 bit[1] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="1" property="RW"/>
				<Member name="gpio5_0_od_sel" description="Whether GPIO5 bit[0] is OD&lt;br&gt;0: no&lt;br&gt;1: yes" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="a write protection control register. This register provides the write protection mechanism for key registers (SC_CTRL and SC_SYSRES) of the system controller." value="0x756E4C4F" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator for key system registers. The configuration is as follows:&lt;br&gt;When the value 0x4F50_454E is written to SC_LOCKEN, the write protection function of the preceding key registers is enabled. The attributes of the key registers are changed to writable, that is, these registers can be written.&lt;br&gt;When any value except 0x4F50_454E is written to SC_LOCKEN, the attributes of the key register are changed to read-only. In this case, writing to these registers has no effect.&lt;br&gt;You can check whether the key registers are write-protected by reading SC_LOCKEN. For example, if the value 0x756E_4C4F is returned after SC_LOCKEN is read, the key registers are not write-protected and writing to these registers has no effect. If the value 0x4C4F_434B is returned, write protection is enabled, and writing to these registers has no effect.&lt;br&gt;The reset value of SC_LOCKEN is 0x756E_4C4F, indicating that the key registers are not write-protected." range="31:0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID" description="a chip ID register." value="0x37980100" startoffset="0x0EE0">
				<Member name="sc_sysid" description="Major release of the chip" range="31:0" property="RO"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN32" description="system common register 32." value="0x00000000" startoffset="0x0F00">
				<Member name="sc_gen32" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F00"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN33" description="system common register 33." value="0x00000000" startoffset="0x0F04">
				<Member name="sc_gen33" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F04"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN34" description="system common register 34." value="0x00000000" startoffset="0x0F08">
				<Member name="sc_gen34" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F08"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN35" description="system common register 35." value="0x00000000" startoffset="0x0F0C">
				<Member name="sc_gen35" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F0C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN36" description="system common register 36." value="0x00000000" startoffset="0x0F10">
				<Member name="sc_gen36" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F10"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN37" description="system common register 37." value="0x00000000" startoffset="0x0F14">
				<Member name="sc_gen37" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F14"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN38" description="system common register 38." value="0x00000000" startoffset="0x0F18">
				<Member name="sc_gen38" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F18"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN39" description="system common register 39." value="0x00000000" startoffset="0x0F1C">
				<Member name="sc_gen39" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F1C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN40" description="system common register 40." value="0x00000000" startoffset="0x0F20">
				<Member name="sc_gen40" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F20"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN41" description="system common register 41." value="0x00000000" startoffset="0x0F24">
				<Member name="sc_gen41" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F24"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN42" description="system common register 42." value="0x00000000" startoffset="0x0F28">
				<Member name="sc_gen42" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F28"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN43" description="system common register 43." value="0x00000000" startoffset="0x0F2C">
				<Member name="sc_gen43" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F2C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN44" description="system common register 44." value="0x00000000" startoffset="0x0F30">
				<Member name="sc_gen44" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F30"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN45" description="system common register 45." value="0x00000000" startoffset="0x0F34">
				<Member name="sc_gen45" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F34"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN46" description="system common register 46." value="0x00000000" startoffset="0x0F38">
				<Member name="sc_gen46" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F38"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN47" description="system common register 47." value="0x00000000" startoffset="0x0F3C">
				<Member name="sc_gen47" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F3C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN48" description="system common register 48." value="0x00000000" startoffset="0x0F40">
				<Member name="sc_gen48" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F40"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN49" description="system common register 49." value="0x00000000" startoffset="0x0F44">
				<Member name="sc_gen49" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F44"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN50" description="system common register 50." value="0x00000000" startoffset="0x0F48">
				<Member name="sc_gen50" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F48"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN51" description="system common register 51." value="0x00000000" startoffset="0x0F4C">
				<Member name="sc_gen51" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F4C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN52" description="system common register 52." value="0x00000000" startoffset="0x0F50">
				<Member name="sc_gen52" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F50"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN53" description="system common register 53." value="0x00000000" startoffset="0x0F54">
				<Member name="sc_gen53" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F54"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN54" description="system common register 54." value="0x00000000" startoffset="0x0F58">
				<Member name="sc_gen54" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F58"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN55" description="system common register 55." value="0x00000000" startoffset="0x0F5C">
				<Member name="sc_gen55" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F5C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN56" description="system common register 56." value="0x00000000" startoffset="0x0F60">
				<Member name="sc_gen56" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F60"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN57" description="system common register 57." value="0x00000000" startoffset="0x0F64">
				<Member name="sc_gen57" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F64"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN58" description="system common register 58." value="0x00000000" startoffset="0x0F68">
				<Member name="sc_gen58" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F68"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN59" description="system common register 59." value="0x00000000" startoffset="0x0F6C">
				<Member name="sc_gen59" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F6C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN60" description="system common register 60." value="0x00000000" startoffset="0x0F70">
				<Member name="sc_gen60" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F70"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN61" description="system common register 61." value="0x00000000" startoffset="0x0F74">
				<Member name="sc_gen61" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F74"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN62" description="system common register 62." value="0x00000000" startoffset="0x0F78">
				<Member name="sc_gen62" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F78"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN63" description="system common register 63." value="0x00000000" startoffset="0x0F7C">
				<Member name="sc_gen63" description="This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" property="RW"/>
				<Register offset="0x0F7C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8002000"/>
			<Module baseAddress="0xF8A29000"/>
			<Module baseAddress="0xF8A2A000"/>
			<Module baseAddress="0xF8A2B000"/>
			<Module baseAddress="0xF8A81000"/>
			<RegisterGroup name="TIMER0_LOAD" description="an initial count value register. It is used to set the initial count value of a timer. Each timer (timer 0–timer 9) has one such register.When a timer is in periodic mode and the count value decreases to 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is directly written to TIMERx_LOAD, the value of the current counter is changed to the written value on the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer count is not affected.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter is changed to the written value of TIMERx_LOAD at the next rising edge. From then on, when the counter reaches 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, reading TIMERx_LOAD returns the written value of TIMERx_BGLOAD.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer 0" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_LOAD" description="an initial count value register. It is used to set the initial count value of a timer. Each timer (timer 0–timer 9) has one such register.&lt;br&gt;When a timer is in periodic mode and the count value decreases to 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is directly written to TIMERx_LOAD, the value of the current counter is changed to the written value on the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;br&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;br&gt;&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.&lt;/li&gt;&lt;/ul&gt;&lt;br&gt;When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer count is not affected.&lt;br&gt;If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter is changed to the written value of TIMERx_LOAD at the next rising edge. From then on, when the counter reaches 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.&lt;br&gt;After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, reading TIMERx_LOAD returns the written value of TIMERx_BGLOAD." value="0x00000000" startoffset="0x020">
				<Member name="timer1_load" description="Initial count value of timer 1" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="a current count value register. It provides the current value of the counter that is counting down.Each timer (timer 0–timer 9) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next clock edge of the TIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bit mode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer 0 that is counting down" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_VALUE" description="a current count value register. It provides the current value of the counter that is counting down.&lt;br&gt;Each timer (timer 0–timer 9) has one such register.&lt;br&gt;After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next clock edge of the TIMCLK enabled by TIMCLKENx.&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bit mode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x024">
				<Member name="timer0_value" description="Current count value of timer 1 that is counting down" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="a timer control register. Each timer (timer 0–timer 9) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 and TIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this value is used, 8-level prescaling is considered. That is, the clock frequency of the timer is divided by 256." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_CONTROL" description="a timer control register. Each timer (timer 0–timer 9) has one such register.&lt;br&gt;&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 and TIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this value is used, the prescaling divider is 10." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode&lt;br&gt;0: periodic mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="an interrupt clear register. Writing any value to this register clears the interrupt status of the counter. Each timer (timer 0–timer 9) has one such register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. When a value is written to this register, the timer interrupts are cleared. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing to this register clears the output interrupts of timer 0." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_INTCLR" description="an interrupt clear register. Writing any value to this register clears the interrupt status of the counter. Each timer (timer 0–timer 9) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;br&gt;&lt;br&gt;&lt;B&gt;CAUTION&lt;/B&gt;&lt;br&gt;This register is write-only. When a value is written to this register, the timer interrupts are cleared. No written value is recorded in this register and no default reset value is defined." value="0x00000000" startoffset="0x02C">
				<Member name="timer1_intclr" description="Writing to this register clears the output interrupts of timer 1." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="a raw interrupt status register. Each timer (timer 0–timer 9) has one such register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0ris" description="Raw interrupt status of timer 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_RIS" description="a raw interrupt status register. Each timer (timer 0–timer 9) has one such register." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1ris" description="Raw interrupt status of timer 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="a masked interrupt status register. Each timer (timer 0–timer 9) has one such register." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0mis" description="Masked interrupt status of timer 0&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_MIS" description="a masked interrupt status register. Each timer (timer 0–timer 9) has one such register." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1mis" description="Masked interrupt status of timer 1&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="an initial count value register in periodic mode. Each timer (timer 0–timer 9) has one such register.This register contains the initial count value of the timer. In periodic mode, this register is used to reload the initial count value when the count value of the timer reaches 0.This register provides another way for accessing TIMERx_LOAD. After a value is written to TIMERx_BGLOAD, the timer, however, does not count starting from the new written value immediately." value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer 0&lt;br&gt;Note: This register differs from TIMER0_LOAD. For details, see the description of TIMERX_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_BGLOAD" description="an initial count value register in periodic mode. Each timer (timer 0–timer 9) has one such register.This register contains the initial count value of the timer. In periodic mode, this register is used to reload the initial count value when the count value of the timer reaches 0.This register provides another way for accessing TIMERx_LOAD. After a value is written to TIMERx_BGLOAD, the timer, however, does not count starting from the new written value immediately." value="0x00000000" startoffset="0x038">
				<Member name="timer1bgload" description="Initial count value of timer 1&lt;br&gt;Note: This register differs from TIMER1_LOAD. For details, see the description of TIMERX_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B20000"/>
			<Module baseAddress="0xF8B21000"/>
			<Module baseAddress="0xF8B22000"/>
			<Module baseAddress="0xF8B23000"/>
			<Module baseAddress="0xF8B24000"/>
			<Module baseAddress="0xF8004000"/>
			<Module baseAddress="0xF8B26000"/>
			<RegisterGroup name="GPIO_DATA" description="a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of GPIO_DIR is configured as output, the values written to GPIO_DATA are output to the corresponding pin (ensure that the configuration of pin multiplexing is correct). If the bit is configured as input, the value of the corresponding input pin is read.&lt;B&gt;CAUTION&lt;/B&gt;When the corresponding bits of GPIO_DIR are set to inputs, the pin values are returned if the read operation is valid. When the corresponding bits are set to outputs, the written values are returned if the read operation is valid.The GPIO_DATA register masks the read and write operations on bits by using PADDR[9:2]. This register corresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA[7:0]. When a PADDR bit is high, the corresponding bit in GPIO_DATA can be read or written; when the corresponding bit is low, the read or write operation is not allowed. For example:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), operations on all the eight bits of GPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), the operation on only GPIO_DATA[7] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="GPIO input data when the GPIO is configured as input or GPIO output data when the GPIO is configured as output&lt;br&gt;Each bit can be separately controlled. This register works with GPIO_DIR." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="a GPIO direction control register. It is used to configure the direction of each GPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="a GPIO interrupt trigger mode register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger mode. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="a GPIO interrupt edge control register. It is used to configure the edge trigger mode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: single-edge-sensitive mode. GPIO_IEV controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="a GPIO interrupt trigger event register. It is used to configure the interrupt trigger event of a GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: The interrupt is triggered by the falling edge or low level.&lt;br&gt;1: The interrupt is triggered by the rising edge or high level." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="a GPIO raw interrupt status register. It is used to query the raw interrupt status of each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively, indicating the unmasked interrupt status. This status is not under the mask control of the GPIO_IE register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="a GPIO masked interrupt status register. It is used to query the masked interrupt status of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively, indicating the masked interrupt status. This status can be masked and controlled by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="a GPIO interrupt clear register. It is used to clear the GPIO_RIS and GPIO_MIS registers and interrupts generated by GPIO pins." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7:0" value="0x00" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="a reserved GPIO register. It must be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This field must be set to 0x00." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B10000"/>
			<Module baseAddress="0xF8B11000"/>
			<Module baseAddress="0xF8B12000"/>
			<RegisterGroup name="I2C_CTRL" description="an I2C control register. It is used to enable I2C modules and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="-RO"/>
				<Member name="i2c_en" description="I2C enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="int_start_mask" description="Master start condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="int_tx_mask" description="Master TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="int_rx_mask" description="Master RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="an I2C command register. It is used to configure the commands for the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, the corresponding interrupts must be cleared. I2C_COM bit[3:0] are automatically cleared after operations are complete.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="op_ack" description="Whether the master sends an ACK as a receiver&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" value="0x0" property="RW"/>
				<Member name="op_start" description="Start condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="3" value="0x0" property="RW"/>
				<Member name="op_rd" description="Read operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="2" value="0x0" property="RW"/>
				<Member name="op_we" description="Write operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="1" value="0x0" property="RW"/>
				<Member name="op_stop" description="Stop condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears the corresponding bit of I2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="clr_int_start" description="Master start condition TX completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition TX completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WC"/>
				<Member name="clr_int_tx" description="Master TX interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WC"/>
				<Member name="clr_int_rx" description="Master RX interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="an I2C module status register. It is used to read the operating status of the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates the I2C bus arbitration failure. When I2C_SR bit[1] is valid, the current operation fails. Before clearing I2C_SR bit[1], you must clear other interrupts, clear I2C_COM or write a new operation command to I2C_COM and then clear I2C_SR bit[1].&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="bus_busy" description="Bus busy flag&lt;br&gt;0: ready&lt;br&gt;1: busy" range="7" value="0x0" property="RO"/>
				<Member name="int_start" description="Master start condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="int_stop" description="Master stop condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="int_tx" description="Master TX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="int_rx" description="Master RX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="int_done" description="Bus transfer completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="an I2C SCL high-level cycle number register. It is used to configure the number of SCL high-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_h" description="Number of SCL high-level cycles. The actual number of SCL high-level cycles is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="an I2C SCL low-level cycle number register. It is used to configure the number of SCL low-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_l" description="Number of SCL low-level cycles. The actual number of SCL low-level cycles is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="an I2C TX data register. It is used to configure the data to be transmitted.&lt;B&gt;CAUTION&lt;/B&gt;After data transmission is complete, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_txr" description="Data to be transmitted from the master" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="an I2C RX data register. It is used to store data received by the master from the slave.&lt;B&gt;CAUTION&lt;/B&gt;Data in I2C_RXR is valid when I2C_SR bit[3] is 1. The data is retained until the next read operation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_rxr" description="Data received by the master" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8001000"/>
			<RegisterGroup name="IR_EN" description="an IR RX enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, set IR_EN[ir_en] to 1 by using software. Otherwise, configuring other registers has no effect. When IR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_en" description="IR RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.The reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz. The following describes the relationship between the frequency and the clock divider ir_freq:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;When the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the frequency of the IR reference clock ranging from 1 MHz to 128 MHz is not an integer, the clock divider is selected based on the rounded reference clock frequency. For example, if the reference clock frequency is 12.1 MHz, the clock divider is 0x0B; if the reference clock frequency is 12.8 MHz, the clock divider is 0x0C.The following describes the relationship between the frequency offset and the count deviation. If the base frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. If the count deviation of the counter is Dcnt, and the judge level width is s (in μs), the count deviation Dcnt is calculated as follows: Dcnt = 0.1 x s x ratio. Therefore, when the clock has frequency offset, the valid range of the parameter value needs to be shifted. If the frequency increases, the corresponding margin range is changed to [min + Dcnt, max + Dcnt], where min and max indicate the margins without frequency offset. If the frequency decreases, the offset range is changed to [min ? Dcnt, max ? Dcnt]. Take the margin of the start bit in the lead code as an example. If the base frequency is 100 MHz, and the frequency increases by 0.1 MHz, the ratio is 0.001 (0.1/100). If s is 9000 μs, Dcnt is calculated as follows: Dcnt = 0.1 x 9000 x 0.001 = 1. In this case, the margin range of ir_leads must be changed to [0x033D, 0x3CD].&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0&lt;br&gt;Maximum level width (in 10 μs) of a symbol when IR_CFG[ir_mode] is 1. This width identifies the end of a symbol stream." range="31:16" value="0x3E80" property="RW"/>
				<Member name="ir_format" description="Data code format when IR_CFG[ir_mode] is 0&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the relationship between code types and code formats, see Table 11-5 to Table 11-7.&lt;br&gt;Symbol format when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[15]: reserved&lt;br&gt;Bit[14]:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" value="0x0" property="RW"/>
				<Member name="ir_bits" description="Number of data bits in a frame when IR_CFG[ir_mode] is 0&lt;br&gt;0x00–0x2F: correspond to bit 1 to bit 48 in a frame respectively&lt;br&gt;0x30?0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Symbol RX interrupt threshold when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[13:8]: 0x0–0x3F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO, 0x3F indicates that an interrupt is reported when there are at least 64 symbols in the FIFO, and so on." range="13:8" value="0x1F" property="RW"/>
				<Member name="ir_mode" description="IR operating mode&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" value="0x0" property="RW"/>
				<Member name="ir_freq" description="Working clock divider&lt;br&gt;0x00–0x7F correspond to the clock divider 1–128 respectively." range="6:0" value="0x0B" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="a lead code start bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.The margin must be considered based on the typical value of the specific code type for accurately determining the start bit of the lead code. For details about the typical values of specified code types, see the values of LEAD_S in Table 11-5 to Table 11-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of LEAD_S for D6121 is 900, the value of cnt_leads_min is 0x33C (900 x 92% = 828), and the value of cnt_leads_max is 0x3CC (900 x 108% = 972).&lt;/li&gt;&lt;li&gt;For the pulse width whose typical value is less than 400 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of LEAD_S for SONY-D7C5 is 240, the value of cnt_leads_min is 0xC0 (240 x 80% = 192), and the value of cnt_leads_max is 0x120 (240 x 120% = 288).The basic configuration principles are as follows: cnt_leads_max is greater than or equal to cnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="25:16" value="0x33C" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:10" value="0x00" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="9:0" value="0x3CC" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="a lead code end bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after configuration.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot overlap. Otherwise, when the actual count value falls within the overlap range, the simple lead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of the specific code type for accurately determining the end bit of the lead code. The margin is about 8% of the typical value. For details about the typical values of specific code types, see the values of LEAD_E in Table 11-5 to Table 11-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of LEAD_E for D6121 is 450, the value of cnt_leade_min is 0x19E (450 x 92% = 414), and the value of cnt_leade_max is 0x1E6 (450 x 108% = 486).&lt;/li&gt;&lt;li&gt;For the pulse width whose typical value is less than 400 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of LEAD_E for SONY-D7C5 is 60, the value of cnt_leade_min is 0x030 (60 x 80% = 48), and the value of cnt_leade_max is 0x048 (60 x 120% = 72).The basic configuration principle is that cnt_leade_max must be greater than or equal to cnt_leade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x19E" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x1E6" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="a simple lead code end bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot overlap. Otherwise, when the actual count value falls within the overlap range, the simple lead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register needs to be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of the specific code type for accurately determining the end bit of the simple lead code. For details about the typical values of specific code types, see the values of SLEAD_E in Table 11-5 to Table 11-7.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For a pulse width whose typical value is greater than or equal to 225 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of SLEAD_E for D6121 is 225, the value of cnt_sleade_min is 0xCF (225 x 92% = 207), and the value of cnt_sleade_max is 0xF3 (225 x 108% = 243). For a pulse width whose typical value is less than 225 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of SLEAD_E for a code is 60, the value of cnt_sleade_min is 0x030 (60 x 80% = 48), and the value of cnt_sleade_max is 0x048 (60 x 120% = 72).The basic configuration principle is that cnt_sleade_max must be greater than or equal to cnt_sleade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simple lead code&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x0CF" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the start bit of the simple lead code&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0F3" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B0" description="a data 0 level judge margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and set IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;The level judge margin ranges for bit 0 and bit 1 of the four types of codes cannot overlap. Otherwise, when the actual count value falls within the overlap range, bit 1 cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of the specific code type for accurately determining bit 0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with simple repeat code, and TC9012 code, see the values of B0_H in Table 11-5 to Table 11-7Table 11-7. For example, if the typical value of B0_H for D6121 is 56 (10 μs precision), cnt0_b_min is 0x2D (56 x 80% = 45), and cnt0_b_max is 0x43 (56 x 120% = 67).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B0_L in Table 11-5 to Table 11-7. For example, if the typical value of B0_L for SONY-D7C5 is 60 (10 μs precision), cnt0_b_min is 0x30 (60 x 80% = 48), and cnt0_b_max is 0x48 (60 x 120% = 72).The basic configuration principle is that cnt0_b_max must be greater than or equal to cnt0_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x002D0043" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for determining bit 0&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x02D" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for determining bit 0&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x043" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="a data 1 judge level margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after configuration.&lt;/li&gt;&lt;li&gt;The level judge margin ranges for bit 0 and bit 1 of the four types of codes cannot overlap. Otherwise, when the actual count value falls within the overlap range, bit 1 cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of the specific code type for accurately determining bit 1. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with simple repeat code, and TC9012 code, see the values of B1_H in Table 11-5 to Table 11-7Table 11-7. For example, if the typical value of B1_H for D6121 is 169 (10 μs precision), cnt1_b_min is 0x87 (169 x 80% = 135), and cnt1_b_max is 0xCB (169 x 120% = 203).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B1_L in Table 11-5 to Table 11-7. For example, if the typical value of B1_L for SONY-D7C5 is 120 (10 μs precision), cnt1_b_min is 0x60 (120 x 80% = 96), and cnt1_b_max is 0x90 (120 x 120% = 144).The basic configuration principle is that cnt1_b_max must be greater than or equal to cnt1_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the level for determining bit 1&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x087" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the level for determining bit 1&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0CB" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_busy" description="Busy status flag&lt;br&gt;0: idle. Software can configure data.&lt;br&gt;1: busy. Software cannot configure data." range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="an upper 16-bit IR RX decoded data register (when IR_CFG[ir_mode] is 0) or symbol FIFO symbol count register (when IR_CFG[ir_mode] is 1).When IR_CFG[ir_mode] is set to 0, IR_DATAH receives the upper 16 bits of the decoded data, whereas IR_DATAL receives the lower 32 bits of the decoded data. The valid data bits depend on the number of valid data bits in a frame of specific code. For details, see the valid data bits in Table 11-5 to Table 11-7.Data is stored in IR_DATAL and then IR_DATAH from LSB to MSB. That is, after IR_DATAL is full, the remaining data is stored in IR_DATAH. The unused upper bits are reserved. Software must read IR_DATAH before IR_DATAL.When IR_CFG[ir_mode] is 1, hardware receives all data bits without considering the definition of each data bit. Then software processes the data bits in a unified manner." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="ir_datah" description="Upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0&lt;br&gt;Number of symbols in the symbol FIFO when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[15:7]: reserved&lt;br&gt;Bit[6:0]: number of symbols in the symbol FIFO" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="a lower 32-bit IR RX decoded data register (when IR_CFG[ir_mode] is 0) or IR received symbol width register (when IR_CFG[ir_mode] is 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0&lt;br&gt;Width of the symbol received by the IR module when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[31:16]:&lt;br&gt;When the symbol is low and then high, these bits indicate the high-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the low-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;Bit[15:0]:&lt;br&gt;When the symbol is low and then high, these bits indicate the low-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the high-level width (in 10 μs) of the symbol received by the IR module." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wakeup function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode] is 1, IR_INT_MASK bit[18:16] are valid.The following describes related interrupts:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;RX data overflow interrupt&lt;/li&gt;If the CPU does not fetch the current frame in time and the subsequent frame is received, the subsequent frame overwrites the current frame, and a raw RX data overflow interrupt is reported.&lt;li&gt;RX data frame format error interrupt&lt;/li&gt;If the received data frame is incomplete or the data pulse width does not full within the margin range, a raw RX frame format error interrupt is reported.&lt;li&gt;Data frame RX interrupt&lt;/li&gt;When a complete frame is received, a raw data frame RX interrupt is reported.&lt;li&gt;Key release detection interrupt&lt;/li&gt;For the NEC with simple repeat code and TC9012 code data formats, if the start sync code is not detected again within 160 ms after the previous start sync code is detected, or a valid data frame rather than a simple lead code is detected, a raw key release detection interrupt is reported. The key release detection interrupt is not supported for the NEC with full repeat code and the SONY code.&lt;li&gt;RX symbol overflow interrupt&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in time and the subsequent symbol is already received, a raw RX symbol overflow interrupt is reported.&lt;li&gt;Symbol RX interrupt&lt;/li&gt;If a complete symbol is received and the number of symbols in the symbol FIFO is above the threshold specified in IR_CFG[ir_bits], a raw symbol RX interrupt is reported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no symbol is received during the period configured in IR_CFG[ir_max_level_width] after a valid symbol is received, a raw symbol timeout interrupt is reported.Hardware does not identify the interrupt priority. An interrupt is generated if one or more masked interrupt sources are valid.&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="-"/>
				<Member name="intm_overrun" description="Symbol overflow interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" value="0x0" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" value="0x0" property="RW"/>
				<Member name="intm_symb_rcv" description="n symbol RX interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" value="0x0" property="RW"/>
				<Member name="intm_overflow" description="RX data overflow interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" value="0x0" property="RW"/>
				<Member name="intm_framerr" description="RX data frame format error interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" value="0x0" property="RW"/>
				<Member name="intm_rcv" description="Data frame RX interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overflow interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" value="0x0" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" value="0x0" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked symbol RX interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:20" value="0x0" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" value="0x0" property="RO"/>
				<Member name="intms_overflow" description="Masked RX data overflow interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" value="0x0" property="RO"/>
				<Member name="intms_framerr" description="Masked RX data frame format error interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" value="0x0" property="RO"/>
				<Member name="intms_rcv" description="Masked data frame RX interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overflow interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw symbol RX interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="intrs_overflow" description="Raw RX data overflow interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="intrs_framerr" description="Raw RX data frame format error interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="intrs_rcv" description="Raw data frame RX interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="-"/>
				<Member name="intc_overrun" description="Symbol overflow interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="18" value="0x0" property="WC"/>
				<Member name="intc_time_out" description="Symbol timeout interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="17" value="0x0" property="WC"/>
				<Member name="intc_symb_rcv" description="Symbol RX interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="intc_release" description="Key release interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="intc_overflow" description="RX data overflow interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="intc_framerr" description="RX data frame format error interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="intc_rcv" description="Data frame RX interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;If software writes 1 to the bit without reading data from IR_DATAL after a data frame RX interrupt is generated, the interrupt cannot be cleared." range="0" value="0x0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="an IR start configuration register.After other registers are configured, the IR module can be started when any value is written to the corresponding address for IR_START." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_start" description="IR start configuration register" range="0" value="0x0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8003000"/>
			<RegisterGroup name="LEDCONTROL" description="a 10-bit read/write register. It is used to control LED display, blinking enable, keypad scanning enable, and keypad interrupts.&lt;B&gt;CAUTION&lt;/B&gt;When the LED module works in CT1642 mode, you must disable the LED display by setting LEDCONTROL[led_dis_en] to 0 before disabling the LED module by setting LEDCONTROL[led_en] to 0. Otherwise, there may be residual characters on the LED.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="-"/>
				<Member name="led_en" description="LED module enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="led_dis_en" description="LED display enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="flash_en4" description="Blinking enable for the fourth LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="flash_en3" description="Blinking enable for the third LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="flash_en2" description="Blinking enable for the second LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="flash_en1" description="Blinking enable for the first LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="key_en" description="Keypad enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="-"/>
				<Member name="int_press_mask" description="Key press interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCONFIG" description="a 7-bit read/write register. It is used to set the type of the chip connected to the LED module, CS level when the LED is on, LED type, keypad scanning mode, and level of the keypad scanning CS." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="leddata_dly_en" description="CT1642 output data delay enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="ledc_type" description="Type of the chip connected to the LED module. This bit must be set to 1 because only the CT1642 chip is supported.&lt;br&gt;0: reserved&lt;br&gt;1: CT1642" range="5" value="0x0" property="RW"/>
				<Member name="key8x1_cs" description="Level of the 8 x 1 matrix keypad scanning CS&lt;br&gt;0: low level&lt;br&gt;1: high level" range="4" value="0x0" property="RW"/>
				<Member name="led_num" description="Number of LED CSs. The CT1642 chip supports only four LED CSs.&lt;br&gt;0: four LED CSs&lt;br&gt;1: reserved" range="3" value="0x0" property="RW"/>
				<Member name="key_scan_mode" description="Keypad scanning mode. The CT1642 chip supports only the 8 x 1 scanning mode.&lt;br&gt;0: reserved&lt;br&gt;1: 8 x 1 scanning mode" range="2" value="0x0" property="RW"/>
				<Member name="led_ty_cs" description="LED type&lt;br&gt;0: common-cathode LED&lt;br&gt;1: common-anode LED" range="1" value="0x0" property="RW"/>
				<Member name="led_cs" description="LedCSx level when the LED is on. The level must be selected based on the board.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYINT" description="a 2-bit read/write register. It is a keypad sampling interrupt status register." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="int_press" description="Key press interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="1" value="0x0" property="RW"/>
				<Member name="int_release" description="Key release interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="0" value="0x0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYDATA" description="an 8-bit read-only register. It is used to store the LED keypad sampling status.In 8 x 1 scanning mode:&lt;ul&gt;&lt;li&gt;For key 0, LedKey0 and CT1642 data signal 0 are valid.&lt;/li&gt;&lt;li&gt;For key 1, LedKey0 and CT1642 data signal 1 are valid.&lt;/li&gt;&lt;li&gt;For key 2, LedKey0 and CT1642 data signal 2 are valid.&lt;/li&gt;&lt;li&gt;For key 3, LedKey0 and CT1642 data signal 3 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 4 are valid.&lt;/li&gt;&lt;li&gt;For key 5, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 6, LedKey0 and CT1642 data signal 6 are valid.&lt;/li&gt;&lt;li&gt;For key 7, LedKey0 and CT1642 data signal 7 are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="status_key7" description="Status of key 7&lt;br&gt;0: released&lt;br&gt;1: pressed" range="7" value="0x0" property="RO"/>
				<Member name="status_key6" description="Status of key 6&lt;br&gt;0: released&lt;br&gt;1: pressed" range="6" value="0x0" property="RO"/>
				<Member name="status_key5" description="Status of key 5&lt;br&gt;0: released&lt;br&gt;1: pressed" range="5" value="0x0" property="RO"/>
				<Member name="status_key4" description="Status of key 4&lt;br&gt;0: released&lt;br&gt;1: pressed" range="4" value="0x0" property="RO"/>
				<Member name="status_key3" description="Status of key 3&lt;br&gt;0: released&lt;br&gt;1: pressed" range="3" value="0x0" property="RO"/>
				<Member name="status_key2" description="Status of key 2&lt;br&gt;0: released&lt;br&gt;1: pressed" range="2" value="0x0" property="RO"/>
				<Member name="status_key1" description="Status of key 1&lt;br&gt;0: released&lt;br&gt;1: pressed" range="1" value="0x0" property="RO"/>
				<Member name="status_key0" description="Status of key 0&lt;br&gt;0: released&lt;br&gt;1: pressed" range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDCLKTIM" description="a 4-bit read/write register. It is used to define the frequency of the LED serial sync clock LedClk." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LED serial clock LedClk" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFRETIM" description="a 4-bit read/write register. It is used to define the LED refresh frequency and the keypad scanning frequency in 4 x 2 or 8 x 1 scanning mode." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_fre_tim" description="LED refresh frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFLASHTIM" description="an 8-bit read/write register. It is used to define the LED blinking frequency." value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_flash_tim" description="LED blink frequency" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKEYTIM" description="a 4-bit read/write register. It is used to define the keypad scanning frequency." value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_key_tim" description="Keypad scanning frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA1" description="an 8-bit read/write register. It is used to configure the data displayed on the first LED." value="0x00000000" startoffset="0x20">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data1" description="Data displayed on the first LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA2" description="an 8-bit read/write register. It is used to configure the data displayed on the second LED." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data2" description="Data displayed on the second LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA3" description="an 8-bit read/write register. It is used to configure the data displayed on the third LED." value="0x00000000" startoffset="0x28">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data3" description="Data displayed on the third LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LEDDATA4" description="an 8-bit read/write register. It is used to configure the data displayed on the fourth LED." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data4" description="Data displayed on the fourth LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDSYSTIM" description="an LED system time frequency divider register. It is used to configure the global frequency divider for the LED clock." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_sys_tim" description="LED system time frequency divider" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SPI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B1A000"/>
			<RegisterGroup name="SPICR0" description="SPI control register 0." value="0x0000" startoffset="0x000">
				<Member name="scr" description="Serial clock rate, ranging from 0 to 255&lt;br&gt;The field value is used to calculate the SPI TX and RX bit rates. The formula is as follows: Bit rate = FSPICLK/[CPSDVSR x (1 + SCR)]&lt;br&gt;CPSDVSR is an even number ranging from 2 to 254, and is specified by configuring SPICPSR." range="15:8" value="0x00" property="RW"/>
				<Member name="sph" description="SPICLKOUT phase. For details, see section 11.6.4 &quot;Peripheral Bus Timings.&quot;" range="7" value="0x0" property="RW"/>
				<Member name="spo" description="SPICLKOUT polarity. For details, see section 11.6.4 &quot;Peripheral Bus Timings.&quot;" range="6" value="0x0" property="RW"/>
				<Member name="frf" description="Frame format&lt;br&gt;00: Motorola SPI frame&lt;br&gt;01: TI synchronous serial frame&lt;br&gt;10: national microwire frame&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="dss" description="Data bit width&lt;br&gt;0011: 4 bits&lt;br&gt;1000: 9 bits&lt;br&gt;1101: 14 bits&lt;br&gt;0100: 5 bits&lt;br&gt;1001: 10 bits&lt;br&gt;1110: 15 bits&lt;br&gt;0101: 6 bits&lt;br&gt;1010: 11 bits&lt;br&gt;1111: 16 bits&lt;br&gt;0110: 7 bits&lt;br&gt;1011: 12 bits&lt;br&gt;0111: 8 bits&lt;br&gt;1100: 13 bits&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SPICR1" description="SPI control register 1." value="0x7F00" startoffset="0x004">
				<Member name="waiten" description="Wait enable. This bit is valid when SPICR0[frf] is set to the national microwire frame format.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="waitval" description="Number of waiting beats between read and write operations in national microwire frame format. This field is valid when the waiten bit is 1 and the frame format is national microwire." range="14:8" value="0x7F" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="bigend" description="Data endian mode&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="ms" description="Master or slave mode. This field can be changed only when the SPI is disabled.&lt;br&gt;0: master mode (default)&lt;br&gt;1: reserved" range="2" value="0x0" property="RW"/>
				<Member name="sse" description="SPI enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="lbm" description="Loopback mode&lt;br&gt;0: The normal serial port operation is enabled.&lt;br&gt;1: The output of the TX serial shift register internally connects to the input of the RX serial shift register." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDR" description="a data register." value="0x0000" startoffset="0x008">
				<Member name="data" description="TX or RX FIFO&lt;br&gt;Read: RX FIFO&lt;br&gt;Write: TX FIFO&lt;br&gt;If the number of data bits is less than 16, data must be right-aligned. The TX logic ignores the unused upper bits, and the RX logic automatically aligns the data to the right." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SPISR" description="a status register." value="0x0003" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="15:5" value="0x000" property="RW"/>
				<Member name="bsy" description="SPI busy flag&lt;br&gt;0: ready&lt;br&gt;1: busy" range="4" value="0x0" property="RW"/>
				<Member name="rff" description="Whether the RX FIFO is full&lt;br&gt;0: not full&lt;br&gt;1: full" range="3" value="0x0" property="RW"/>
				<Member name="rne" description="Whether the RX FIFO is empty&lt;br&gt;0: empty&lt;br&gt;1: not empty" range="2" value="0x0" property="RW"/>
				<Member name="tnf" description="Whether the TX FIFO is full&lt;br&gt;0: full&lt;br&gt;1: not full" range="1" value="0x1" property="RW"/>
				<Member name="tfe" description="Whether the TX FIFO is empty&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SPICPSR" description="a clock divider register." value="0x0000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="RW"/>
				<Member name="cpsdvsr" description="Clock divider&lt;br&gt;The value must be an even number ranging from 2 to 254. It depends on the frequency of the input clock SPICLK. The LSB is read as 0." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SPIIMSC" description="SPIMSC is an interrupt mask register. The value 0 indicates masked, and the value 1 indicates not masked." value="0x0000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="RW"/>
				<Member name="txim" description="TX FIFO interrupt mask&lt;br&gt;0: masked when the TX FIFO is half empty or less&lt;br&gt;1: not masked when the TX FIFO is half empty or less" range="3" value="0x0" property="RW"/>
				<Member name="rxim" description="RX FIFO interrupt mask&lt;br&gt;0: masked when the RX FIFO is half empty or less&lt;br&gt;1: not masked when the RX FIFO is half empty or less" range="2" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="rorim" description="RX overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;When the value is 1, the hardware stream control function is enabled. That is, when the RX FIFO is full, the SPI stops transmitting data." range="0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRIS" description="a raw interrupt status register. The value 0 indicates that no interrupt is generated, and the value 1 indicates that an interrupt is generated." value="0x0008" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="RO"/>
				<Member name="txris" description="Raw TX FIFO interrupt status" range="3" value="0x1" property="RO"/>
				<Member name="rxris" description="Raw RX FIFO interrupt status" range="2" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status" range="1" value="0x0" property="RO"/>
				<Member name="rorris" description="Raw RX FIFO overflow interrupt status" range="0" value="0x0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="SPIMIS" description="a masked interrupt status register. The value 0 indicates that no interrupt is generated, and the value1 indicates that an interrupt is generated." value="0x0000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="RO"/>
				<Member name="txmis" description="Masked TX FIFO interrupt status" range="3" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX FIFO interrupt status" range="2" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status" range="1" value="0x0" property="RO"/>
				<Member name="rormis" description="Masked RX FIFO overflow interrupt status" range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="SPIICR" description="an interrupt clear register. Writing 1 to the corresponding bit clear an interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="15:2" value="0x0000" property="RO"/>
				<Member name="rtic" description="RX timeout interrupt clear" range="1" value="0x0" property="RO"/>
				<Member name="roric" description="RX overflow interrupt clear" range="0" value="0x0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="SPITXFIFOCR" description="a TX FIFO control register." value="0x0009" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="RW"/>
				<Member name="txintsize" description="Threshold for triggering a TX FIFO interrupt. When the amount of data in the TX FIFO is less than or equal to the value of TXINTSize, TXRIS is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x1" property="RO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRXFIFOCR" description="an RX FIFO control register." value="0x0009" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="RW"/>
				<Member name="rxintsize" description="Threshold for triggering an RX FIFO interrupt. When the amount of data in the RX FIFO is greater than or equal to the value of (256 ? RXINTSize), RXRIS is valid and its length is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x1" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B00000"/>
			<Module baseAddress="0xF8006000"/>
			<Module baseAddress="0xF8B02000"/>
			<RegisterGroup name="UART_DR" description="a UART data register that stores the received data and data to be transmitted. The RX status can be queried by reading this register." value="0x0000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. That is, a data segment is received when the RX FIFO is full." range="11" value="0x0" property="RO"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the RX data input signal retains low longer than a full word transfer. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="10" value="0x0" property="RO"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" value="0x0" property="RO"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" value="0x0" property="RO"/>
				<Member name="data" description="Data to be transmitted or received" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="an RX status register or error clear register.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;It acts as the RX status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.You can obtain the RX status by reading UART_DR. The break, frame, and parity status information read from UART_DR takes priority over that read from UART_RSR. That is, the status information in UART_DR updates faster than that in UART_RSR.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;Writing any value to UART_RSR resets it." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, the contents in the FIFO remain valid. No data will be written to the FIFO and an overflow occurs in the shift register. In this case, the CPU must read the data immediately to spare the FIFO." range="3" value="0x0" property="RW"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;If the RX data input signal retains low longer than a full word transfer, a break error is considered. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="2" value="0x0" property="RW"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error of the received data occurs.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" value="0x0" property="RW"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: An error occurs at the stop bit of the received data. The valid stop bit is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="15:8" value="0x01" property="-"/>
				<Member name="txfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is empty." range="7" value="0x1" property="RO"/>
				<Member name="rxff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is full." range="6" value="0x0" property="RO"/>
				<Member name="txff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is full." range="5" value="0x0" property="RO"/>
				<Member name="rxfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is empty." range="4" value="0x1" property="RO"/>
				<Member name="busy" description="UART busy/idle status&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy transmitting data.&lt;br&gt;If this bit is set to 1, the status is retained until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the TX FIFO is not empty." range="3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x7" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="an integer baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock divider corresponding to the integral part of the baud rate&lt;br&gt;All bits are cleared after reset." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="a decimal baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD are updated only after the current data transmission or reception is complete.&lt;/li&gt;&lt;li&gt;The minimum clock divider is 1, and the maximum clock divider is 65,535 (216 ? 1). That is, UART_IBRD cannot be 0, and UART_FBRD is ignored if UART_IBRD is 0. If UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01, the integral part of the clock divider is 30 and the decimal part of the clock divider is 0.015625. Therefore, the clock divider is 30.015625.&lt;/li&gt;&lt;li&gt;UART baud rate = Internal bus frequency/(16 x Clock divider) = Internal bus frequency/(16 x 30.015625)&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="-"/>
				<Member name="banddivfrac" description="Clock divider corresponding to the decimal part of the baud rate&lt;br&gt;All bits are cleared after reset." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="a transfer mode control register. The registers UART_LCR_H, UART_IBRD, and UART_FBRD constitute a 30-bit register. If UART_IBRD and UART_FBRD are updated, UART_LCR_H must also be updated." value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sps" description="Parity select&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" value="0x0" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" value="0x0" property="RW"/>
				<Member name="fen" description="TX/RX FIFO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="stp2" description="Whether a 2-bit stop bit exists at the end of a transmitted frame&lt;br&gt;0: There is no 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The RX logic does not check for the 2-bit stop bit during data reception." range="3" value="0x0" property="RW"/>
				<Member name="eps" description="Parity bit select during data transmission and reception&lt;br&gt;0: The odd parity bit is generated or checked during data transmission and reception.&lt;br&gt;1: The even parity bit is generated or checked during data transmission and reception.&lt;br&gt;This bit is invalid when UART_LCR_H[fen] is 0." range="2" value="0x0" property="RW"/>
				<Member name="pen" description="Parity check enable&lt;br&gt;0: The parity check is disabled.&lt;br&gt;1: The parity bit is generated at the TX end and checked at the RX end." range="1" value="0x0" property="RW"/>
				<Member name="brk" description="Break TX&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, the UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 for at least two full frames to ensure that the break command is executed properly. In normal cases, this bit must be set to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Set UART_LCR_H[fen] to 0.Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data can be transmitted only when the nUARTCTS signal is valid." range="15" value="0x0" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data RX request can be sent only when the RX FIFO has free space." range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13:12" value="0x0" property="-"/>
				<Member name="rts" description="Request TX&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="11" value="0x0" property="RW"/>
				<Member name="dtr" description="Data TX ready&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="10" value="0x0" property="RW"/>
				<Member name="rxe" description="UART RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" value="0x1" property="RW"/>
				<Member name="txe" description="UART TX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" value="0x1" property="RW"/>
				<Member name="lbe" description="Loopback enable&lt;br&gt;0: disabled&lt;br&gt;1: UARTTXD output is looped back to UARTRXD." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:1" value="0x00" property="-"/>
				<Member name="uarten" description="UART enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="an interrupt FIFO threshold register. It is used to set the trigger threshold for the FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxiflsel" description="RX interrupt FIFO threshold. An RX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: RX FIFO ≥ 1/8 full&lt;br&gt;001: RX FIFO ≥ 1/4 full&lt;br&gt;010: RX FIFO ≥ 1/2 full&lt;br&gt;011: RX FIFO ≥ 3/4 full&lt;br&gt;100: RX FIFO ≥ 7/8 full&lt;br&gt;101?111: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="txiflsel" description="TX interrupt FIFO threshold. A TX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: TX FIFO ≤ 1/8 full&lt;br&gt;001: TX FIFO ≤ 1/4 full&lt;br&gt;011: TX FIFO ≤ 3/4 full&lt;br&gt;010: TX FIFO ≤ 1/2 full&lt;br&gt;100: TX FIFO ≤ 7/8 full&lt;br&gt;101?111: reserved" range="2:0" value="0x2" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeim" description="Overflow error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="beim" description="Break error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="peim" description="Parity check interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="feim" description="Frame error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="txim" description="TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxim" description="RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="a raw interrupt status register. The contents of this register are not affected by the UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeris" description="Raw overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="beris" description="Raw break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="peris" description="Raw parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="feris" description="Raw error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txris" description="Raw TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxris" description="Raw RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="a masked interrupt status register. The values of this register are the results obtained after UART_RIS is ANDed with UART_IMSC." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oemis" description="Masked overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="bemis" description="Masked break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="pemis" description="Masked parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="femis" description="Masked error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txmis" description="Masked TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="an interrupt clear register. Writing 1 clears the corresponding interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="beic" description="Break error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="9" value="0x0" property="WO"/>
				<Member name="peic" description="Parity check interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="feic" description="Error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="7" value="0x0" property="WO"/>
				<Member name="rtic" description="RX timeout interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="6" value="0x0" property="WO"/>
				<Member name="txic" description="TX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="5" value="0x0" property="WO"/>
				<Member name="rxic" description="RX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="4" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="a DMA control register. It is used to enable or disable the DMAs of the TX and RX FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="dmaonerr" description="DMA enable for the RX channel when the UART error interrupt (UARTEINTR) is generated&lt;br&gt;0: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is valid.&lt;br&gt;1: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is invalid." range="2" value="0x0" property="RW"/>
				<Member name="txdmae" description="TX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="rxdmae" description="RX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB 3.0 host" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF98A0000"/>
			<RegisterGroup name="PERI_USB3_GSBUSCFG0" description="global SoC bus configuration register 0." value="0x00000000" startoffset="0xC100">
				<Member name="datrdreqinfo" description="Data read request" range="31:28" value="0x0" property="RW"/>
				<Member name="desrdreqinfo" description="Linked list read request" range="27:24" value="0x0" property="RW"/>
				<Member name="datwrreqinfo" description="Data write request" range="23:20" value="0x0" property="RW"/>
				<Member name="deswrreqinfo" description="Linked list write request" range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RW"/>
				<Member name="datbigend" description="Endian mode for accessing data&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="11" value="0x0" property="RW"/>
				<Member name="descbigend" description="Endian mode for accessing the linked list&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="-"/>
				<Member name="incr256brstena" description="128-beat burst transfer enable for the AHB master INCR&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="incr128brstena" description="128-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="incr64brstena" description="64-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="incr32brstena" description="32-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="incr16brstena" description="16-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="incr8brstena" description="8-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="incr4brstena" description="4-beat burst transfer enable for the AHB master INCR&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="incrbrstena" description="1-beat burst transfer enable for the AHB master INCR&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0xC100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GSBUSCFG1" description="global SoC bus configuration register 1." value="0x00000000" startoffset="0xC104">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RW"/>
				<Member name="en1kpage" description="Boundary select&lt;br&gt;0: 4 KB boundary&lt;br&gt;1: 1 KB boundary" range="12" value="0x0" property="RW"/>
				<Member name="pipetranslimit" description="Number of AXI master outstanding requests&lt;br&gt;0x0: 1 request&lt;br&gt;0x1: 2 requests&lt;br&gt;0x2: 3 requests&lt;br&gt;0x3: 4 requests&lt;br&gt;...&lt;br&gt;0xF: 16 requests" range="11:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="-"/>
				<Register offset="0xC104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXTHRCFG" description="a global TX threshold control register." value="0x00000000" startoffset="0xC108">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="-"/>
				<Member name="usbtxpktcntsel" description="USB TX FIFO threshold select. This field is valid only in super-speed mode.&lt;br&gt;0: The USB module starts data transfer only after all packets are read to the specified TX FIFO.&lt;br&gt;1: The USB module starts data transfer only after specified packets are read to the specified TX FIFO." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28" value="0x0" property="-"/>
				<Member name="usbtxpktcnt" description="TX FIFO threshold. The value range is 1?15." range="27:24" value="0x0" property="RW"/>
				<Member name="usbmaxtxburstsize" description="Maximum TX burst size. This field is valid only for the OUT endpoint during bulk transfer, isochronous transfer, or interrupt transfer at a super speed in host mode. The value range is 1?16." range="23:16" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" value="0x0000" property="-"/>
				<Register offset="0xC108"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GRXTHRCFG" description="a global RX threshold control register." value="0x00000000" startoffset="0xC10C">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="-"/>
				<Member name="usbtxpktcntsel" description="USB RX FIFO threshold select. This field is valid only in super-speed mode. &lt;br&gt;0: The USB module starts data transfer only after all packets are read to the specified RX FIFO.&lt;br&gt;1: The USB module starts data transfer only after specified packets are read to the specified RX FIFO." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28" value="0x0" property="-"/>
				<Member name="usbtxpktcnt" description="RX FIFO threshold. The value range is 1?15." range="27:24" value="0x0" property="RW"/>
				<Member name="usbmaxtxburstsize" description="Reserved" range="23:19" value="0x00" property="RW"/>
				<Member name="reserved" description="Maximum RX burst size. This field is valid only for the IN endpoint during bulk transfer, isochronous transfer, or interrupt transfer at a super speed in host mode. The value range is 1?16." range="18:0" value="0x00000" property="-"/>
				<Register offset="0xC10C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GCTL" description="a global core control register." value="0x00000000" startoffset="0xC110">
				<Member name="pwrdnscale" description="Suspend_clk&lt;br&gt;GCTL[31:19] x 16 k = Suspend_clk&lt;br&gt;Note: 32 kHz &lt; Suspend_clk &lt; 125 MHz" range="31:19" value="0x0000" property="RW"/>
				<Member name="masterfiltbypass" description="Filtering select&lt;br&gt;0: Filtering is enabled when DWC_USB3_EN_BUS_FILTERS is 1.&lt;br&gt;1: Filtering is disabled regardless of the value of DWC_USB3_EN_BUS_FILTERS." range="18" value="0x0" property="RW"/>
				<Member name="bypssetaddr" description="SetAddress command in device mode&lt;br&gt;0: The host sends the SetAddress command to the device.&lt;br&gt;1: The host does not send the SetAddress command to the device. The device reads the value of DCFG[DevAddress] as the address value.&lt;br&gt;This bit is configured only for simulation." range="17" value="0x0" property="RW"/>
				<Member name="u2rstecn" description="Super-speed connection&lt;br&gt;0: When the super-speed connection fails, the device is in high-speed mode.&lt;br&gt;1: When the super-speed connection fails, the device waits for more than three cycles.&lt;br&gt;This bit is valid only in device mode." range="16" value="0x0" property="RW"/>
				<Member name="frmscldwn" description="SOF/USOF/ITP interval in super-speed or high-speed mode&lt;br&gt;0x3: 15.625 μs&lt;br&gt;0x2: 31.25 μs&lt;br&gt;0x1: 62.5 μs&lt;br&gt;0x1: 125 μs&lt;br&gt;The corresponding value needs to be multiplied by 8 in full-speed mode.&lt;br&gt;Maximum packet size of bulk in or bulk out transfer during simulation in xHCI debug mode&lt;br&gt;0x0: 1024 bytes&lt;br&gt;0x1: 512 bytes&lt;br&gt;0x2: 256 bytes&lt;br&gt;0x3: 128 bytes" range="15:14" value="0x0" property="RW"/>
				<Member name="prtcapdir" description="Port function configuration&lt;br&gt;01: host&lt;br&gt;10: device&lt;br&gt;11: OTG&lt;br&gt;00: reserved" range="13:12" value="0x0" property="RW"/>
				<Member name="coresoftreset" description="Core soft reset select&lt;br&gt;0: not reset&lt;br&gt;1: soft reset&lt;br&gt;Note: When the core is soft-reset, all interrupts excluding the interrupts of the following registers are cleared:&lt;br&gt;-GCTL&lt;br&gt;-GUCTL&lt;br&gt;-GSTS&lt;br&gt;-GSNPSID&lt;br&gt;-GGPIO&lt;br&gt;-GUID&lt;br&gt;-GUSB2PHYCFGn&lt;br&gt;-GUSB3PIPECTLn&lt;br&gt;-DCFG&lt;br&gt;-DCTL&lt;br&gt;-DEVTEN&lt;br&gt;-DSTS" range="11" value="0x0" property="RW"/>
				<Member name="sofitpsync" description="0: The first port of the UTMI/ULPI PHY is not suspended no matter whether other SS ports are in the Rx.Detect, SS.Disable, or U3 state.&lt;br&gt;1: The first port of the UTMI/ULPI PHY is not suspended no matter whether other non-SS ports are suspended.&lt;br&gt;Note: This field is valid only when the USB controller is in host mode." range="10" value="0x0" property="RW"/>
				<Member name="u1u2timerscale" description="U1/U2 timer scale-down enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled when GCTL bit[5:4] (ScaleDown) is X1" range="9" value="0x0" property="RW"/>
				<Member name="debugattach" description="Debug&lt;br&gt;When this field is set to 1:&lt;br&gt;After the Ru/Stop bit in the DCTL register is set to 1, the SS controller enters the polling link state without detecting the connection of the remote device.&lt;br&gt;The timeout period for link LFPS polling is limited.&lt;br&gt;The timeout period for TS1 polling is limited." range="8" value="0x0" property="RW"/>
				<Member name="ramclksel" description="RAM clock select&lt;br&gt;00: bus clock&lt;br&gt;01: pipe clock&lt;br&gt;10: pipe/2 clock&lt;br&gt;11: reserved&lt;br&gt;Note: In host mode, hardware sets this field to 00 (the ram_clk connects to the bus_clk). Therefore, when the SS port is in P3 state, the PIPE clock is disabled, and the USB 2.0 port does not work." range="7:6" value="0x0" property="RW"/>
				<Member name="scaledown" description="Scale-down timing select&lt;br&gt;In high-speed, full-speed, or low-speed mode:&lt;br&gt;00: All scale-down timings are disabled, and the actual timings are used for simulation.&lt;br&gt;01: All scale-down timings excluding the timings related to the following functions are enabled:&lt;br&gt;-Speed enumeration&lt;br&gt;-HNP/SRP&lt;br&gt;-Suspend and resume in host mode&lt;br&gt;10: Only the scale-down timings related to the suspend and resume functions in device mode are enabled.&lt;br&gt;11: All scale-down timings are enabled.&lt;br&gt;For the SS mode:&lt;br&gt;00: All scale-down timings are disabled, and the actual timings are used for simulation.&lt;br&gt;01: The SS scale-down timings are enabled, including:&lt;br&gt;-The number of TxEq training sequences is decreased to 8.&lt;br&gt;-The LFPS polling burst time is reduced to 100 ns.&lt;br&gt;-The LFPS warm reset receive is reduced to 30 μs.&lt;br&gt;10: TxEq training sequences are not transmitted.&lt;br&gt;11: All scale-down timings are enabled." range="5:4" value="0x0" property="RW"/>
				<Member name="disscramble" description="Scrambling enable&lt;br&gt;1: disabled&lt;br&gt;0: enabled" range="3" value="0x0" property="RW"/>
				<Member name="u2exit_lfps" description="U2 state exit signal&lt;br&gt;0: The link layer considers the 248 ns LFPS signal as an active U2 state exit signal.&lt;br&gt;1: The link layer waits 8 μs after detecting an active U2 state exit signal." range="2" value="0x0" property="RW"/>
				<Member name="gblhibernationen" description="Global hibernation enable&lt;br&gt;0: disabled. When the PMU accepts status switching between D0 and D3, the internal status of the core is not retained or restored.&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="dsblclkgtng" description="Internal clock gating enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled when the core is in LPM mode&lt;br&gt;Note: This field can be set to 1 after power-on reset." range="0" value="0x0" property="RW"/>
				<Register offset="0xC110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GSTS" description="a global status register." value="0x00000000" startoffset="0xC118">
				<Member name="cbelt" description="Minimum value among all received device BELT values and the BELT value configured by the Set Latency Tolerance Value command in host mode" range="31:20" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved" range="19:11" value="0x000" property="-"/>
				<Member name="otg_ip" description="An OTG-related interrupt in the OEVT register is waiting for handling." range="10" value="0x0" property="RO"/>
				<Member name="bc_ip" description="A BC-related interrupt in the BCEVT register is waiting for handling." range="9" value="0x0" property="RO"/>
				<Member name="adp_ip" description="An ADP-related interrupt in the ADPEVT register is waiting for handling." range="8" value="0x0" property="RO"/>
				<Member name="host_ip" description="An xHCI-related interrupt in the host event queue is waiting for handling." range="7" value="0x0" property="RO"/>
				<Member name="device_ip" description="An xHCI-related interrupt in the device event queue is waiting for handling." range="6" value="0x0" property="RO"/>
				<Member name="csrtimeout" description="The duration of accessing registers by software exceeds the time defined by DWC_USB3_CSR_ACCESS_TIMEOUT." range="5" value="0x0" property="RO"/>
				<Member name="buserraddrvld" description="GBUSERRADDR register validity indicator and start address for the error position." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="-"/>
				<Member name="curmod" description="Current working mode&lt;br&gt;00: device mode&lt;br&gt;01: host mode" range="1:0" value="0x0" property="RO"/>
				<Register offset="0xC118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUCTL1" description="global user control register 1." value="0x00000000" startoffset="0xC11C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="ovrld_l1_susp_com" description="Synopsis PHY. This field can be set to any value." range="1" value="0x0" property="RW"/>
				<Member name="loa_filter_en" description="Port disable status detection. When this field is set to 1, the controller takes three consecutive cycles to detect the port status before the port is disabled." range="0" value="0x0" property="RW"/>
				<Register offset="0xC11C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GSNPSID" description="a Synopsys ID register." value="0x00000000" startoffset="0xC120">
				<Member name="synopsysid" description="The upper 16 bits indicate USB 3.0, and the lower 16 bits indicate 2.50a." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GGPIO" description="a global GPIO register." value="0x00000000" startoffset="0xC124">
				<Member name="gpo" description="Drive value of gp_o[15:0]" range="31:16" value="0x0000" property="RW"/>
				<Member name="gpi" description="Read value of gp_i[15:0]" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0xC124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUID" description="a global user ID register." value="0x00000000" startoffset="0xC128">
				<Member name="reserved" description="User information including the system version and hardware configuration" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUCTL" description="a global user control register." value="0x00000000" startoffset="0xC12C">
				<Member name="refclkper" description="Reference clock (ref_clk), in ns&lt;br&gt;For example, if ref_clk is 125 MHz, this field is set to 8 ns (1/125 MHz)." range="31:22" value="0x000" property="RW"/>
				<Member name="noextrdl_" description="Extra delay between the SOF packet and the first packet&lt;br&gt;0: The host transmits the first packet 2 ms later after the SOF packet.&lt;br&gt;1: The host transmits the first packet after the SOF packet without delay." range="21" value="0x0" property="RW"/>
				<Member name="psqextrressp" description="Protocol status queue, reserved" range="20:18" value="0x0" property="RW"/>
				<Member name="sprsctrltransen" description="Disperse control transfer enable&lt;br&gt;Some devices respond to the control transfer at an extremely slow speed. The devices are abnormal if multiple transfers are performed in a frame or micro frame. When this field is set to 1, the host controller disperses a control transfer in multiple frames or micro frames." range="17" value="0x0" property="RW"/>
				<Member name="resbwhseps" description="85% of the bandwidth is reserved for high-speed periodic endpoints. This field is valid only in host mode or for host operations in host mode." range="16" value="0x0" property="RW"/>
				<Member name="cmdevaddr" description="Device address mode&lt;br&gt;1: The device address is incremented based on the address allocation command of each device.&lt;br&gt;0: The device address is the slot ID." range="15" value="0x0" property="RW"/>
				<Member name="usbhstlnautoretryen" description="Automatic retransmission enable for host inputs&lt;br&gt;0: disabled&lt;br&gt;If an error occurs during host input transfer, the host automatically replies an ACK indicating termination to the device (Retry = 1 and NumP = 0).&lt;br&gt;1: enabled&lt;br&gt;If automatic retransmission is enabled and an error occurs during host input transfer, the host automatically replies an ACK not indicating termination to the device (Retry = 1 and NumP ! = 0)." range="14" value="0x0" property="RW"/>
				<Member name="enoverlapchk" description="LFPS overlap signal detection enable&lt;br&gt;1: The LFPS overlap signal is detected to avoid glitches.&lt;br&gt;0: The LFPS overlap signal is not detected." range="13" value="0x0" property="RW"/>
				<Member name="extcapsupten" description="External additional function enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="12" value="0x0" property="RW"/>
				<Member name="csr" description="Extra delay inserted between full-speed BULKOUT transfers" range="11" value="0x0" property="RW"/>
				<Member name="dtct" description="Rough timeout period that the device responds to the host. If this field is set to 0, the timeout period is defined by the DTFT; if this field is not 0, the timeout period is as follows:&lt;br&gt;01: 500 μs&lt;br&gt;10: 1.5 ms&lt;br&gt;11: 6.5 ms" range="10:9" value="0x0" property="RW"/>
				<Member name="dtft" description="Exact timeout period that the device responds to the host. This field is valid when the DTCT is 0.&lt;br&gt;T = DTFT x 256 x 8 μs" range="8:0" value="0x000" property="RW"/>
				<Register offset="0xC12C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GBUSERRADDR_LO" description="a global bus address error register." value="0x00000000" startoffset="0xC130">
				<Member name="busaddrlo" description="Lower 32 bits of the error address&lt;br&gt;This field is valid only when GSTS[BusErrAddrVld] is 1.&lt;br&gt;This field is cleared only during reset, and it supports only the AHB and AXI bus configurations." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GBUSERRADD_HI" description="a global bus address error register." value="0x00000000" startoffset="0xC134">
				<Member name="busaddrhi" description="Upper 32 bits of the error address&lt;br&gt;This field is valid only when GSTS[BusErrAddrVld] is 1.&lt;br&gt;This field is cleared only during reset, and it supports only the AHB and AXI bus configurations." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUSB2PHYCFGN" description="a global USB 2.0 PHY configuration register." value="0x00000000" startoffset="0xC200+0x04*p1">
				<Member name="phy_soft_rst" description="UTMI PHY reset by triggering the usb2phy_reset signal&lt;br&gt;In this case, the ULPI PHY is not reset, because it is reset by configuring the FunctionControl[Reset] register. When the core is reset, the core automatically configures vcc_reset_n, USBCMD[HCRST], DCTL[SoftReset], or GCTL[SoftReset] to implement reset." range="31" value="0x0" property="RW"/>
				<Member name="u2_freeclk_exists" description="Whether the USB 2.0 PHY provides the free_clk&lt;br&gt;0: no&lt;br&gt;1: yes" range="30" value="0x0" property="RW"/>
				<Member name="ulpi_lpm_with_opmode_chk" description="NOPID TX enable of the ULPI PHY in LPM mode&lt;br&gt;0: In LPM mode, the controller transmits NOPID before transmitting EXTPID.&lt;br&gt;1: In LPM mode, the controller does not transmit NOPID before transmitting EXTPID." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28:19" value="0x000" property="RW"/>
				<Member name="ulpi_ext_vbus_indicator" description="ULPI external Vbus indicator&lt;br&gt;0: The PHY uses the internal Vbus valid comparator.&lt;br&gt;1: The PHY uses the external Vbus valid comparator." range="18" value="0x0" property="RW"/>
				<Member name="ulpi_ext_vbus_drv" description="ULPI external Vbus indicator&lt;br&gt;0: The PHY uses the internal Vbus valid comparator.&lt;br&gt;1: The PHY uses the external Vbus valid comparator." range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="RW"/>
				<Member name="ulpi_auto_res" description="ULPI automatic resume enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="14" value="0x0" property="RW"/>
				<Member name="usbtrdtim" description="USB 2 turnaround time, that is, response time after the MAC requests the packet FIFO controller (PFC) to fetch data from the DFIFO (SPRAM)&lt;br&gt;0x5 for the 16-bit UTMI+ interface&lt;br&gt;0x9 for the 8-bit UTMI+ or ULPI interface" range="13:10" value="0x0" property="RW"/>
				<Member name="xcvrdly" description="TX/RX delay. When this field is set to 1, the 2.5 μs delay is added between the time when Transceiver Select is set to 00 (high speed) and the time when TxValid is 0 to transmit the chirp-K handshake signal." range="9" value="0x0" property="RW"/>
				<Member name="enblslpm" description="Whether the utmi_sleep_n and utmi_l1_suspend_n signals connect to the PHY&lt;br&gt;0: The utmi_sleep_n and utmi_l1_suspend_n signals do not connect to the PHY.&lt;br&gt;1: The utmi_sleep_n and utmi_l1_suspend_n signals connect to the PHY." range="8" value="0x0" property="RW"/>
				<Member name="physel" description="PHY interface type&lt;br&gt;0: USB 2.0 high-speed UTMI+ or ULPI PHY interface&lt;br&gt;1: USB 1.1 full-speed serial interface&lt;br&gt;This bit is set to 1 when it is write-only." range="7" value="0x0" property="RW"/>
				<Member name="susphy" description="USB 2.0 high-speed/full-speed/low-speed PHY suspend&lt;br&gt;0: not suspended&lt;br&gt;1: suspended&lt;br&gt;Note: In host mode, set this field to 1 after the core is initialized." range="6" value="0x0" property="RW"/>
				<Member name="fsintf" description="Type of the full-speed PHY interface&lt;br&gt;0: 6-pin unidirectional full-speed serial transfer interface&lt;br&gt;1: 3-pin bidirectional full-speed serial transfer interface&lt;br&gt;When this bit is read-only, the return value is 0." range="5" value="0x0" property="RW"/>
				<Member name="ulpi_utmi_sel" description="Type of the high-speed PHY interface&lt;br&gt;0: UTMI+&lt;br&gt;1: ULPI" range="4" value="0x0" property="RW"/>
				<Member name="phyif" description="Data width of the UTMI interface&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="3" value="0x0" property="RW"/>
				<Member name="toutcal" description="High-speed/Full-speed timeout calibration&lt;br&gt;The corresponding bit time is added to each PHY clock.&lt;br&gt;High-speed mode:&lt;br&gt;One 30 MHz PHY clock = 16 bit times&lt;br&gt;One 60 MHz PHY clock = 8 bit times&lt;br&gt;Full-speed mode:&lt;br&gt;One 30 MHz PHY clock = 0.4 bit times&lt;br&gt;One 60 MHz PHY clock = 0.2 bit times&lt;br&gt;One 48 MHz PHY clock = 0.25 bit times" range="2:0" value="0x0" property="RW"/>
				<Register offset="0xc200"/>
				<Register offset="0xc204"/>
				<Register offset="0xc208"/>
				<Register offset="0xc20c"/>
				<Register offset="0xc210"/>
				<Register offset="0xc214"/>
				<Register offset="0xc218"/>
				<Register offset="0xc21c"/>
				<Register offset="0xc220"/>
				<Register offset="0xc224"/>
				<Register offset="0xc228"/>
				<Register offset="0xc22c"/>
				<Register offset="0xc230"/>
				<Register offset="0xc234"/>
				<Register offset="0xc238"/>
				<Register offset="0xc23c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUSB3PIPECTLN" description="a global USB 3.0 PIPE control register." value="0x00000000" startoffset="0xC2C0+0x04*p2">
				<Member name="phy_soft_rst" description="USB 3.0 soft reset" range="31" value="0x0" property="RW"/>
				<Member name="hstprtcmpl" description="PIPE PHY template test without the USB 3.0 cable" range="30" value="0x0" property="RW"/>
				<Member name="u2ssinactp3ok" description="PHY state select in U2/SSInactive state&lt;br&gt;0: The PHY enters the P2 state.&lt;br&gt;1: The PHY enters the P3 state." range="29" value="0x0" property="RW"/>
				<Member name="disrxdetp3" description="RX detection enable in P3 state&lt;br&gt;0: If the PHY is in P3 state and the core requires RX detection, the core performs RX detection in P3 state.&lt;br&gt;1: If the PHY is in P3 state and the core requires RX detection, the core switches the PHY state to P2 and then performs RX detection. After detection is complete, the core switches the PHY state to P3." range="28" value="0x0" property="RW"/>
				<Member name="ux_exit_in_px" description="PHY state select when the core state is switched&lt;br&gt;0: The PHY is in P0 state when the core exits the U1, U2, or U3 state.&lt;br&gt;0: The PHY is in P1, P2, or P3 state when the core exits the U1, U2, or U3 state respectively.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="27" value="0x0" property="RW"/>
				<Member name="ping_enhancement_en" description="Timeout period changed from 500 ms to 300 ms for the ping command of the downlink port U1&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="26" value="0x0" property="RW"/>
				<Member name="u1u2exitfail_to_recov" description="When this bit is set to 1, and U1/U2 LFPS handshake fails, the LTSSM transitions from the U1/U2 state to Recovery state instead of SS Inactive state. If Recovery fails, then the LTSSM can enter the SS Inactive state. This is an enhancement only. It prevents interoperability issues if the remote link does not do proper handshake." range="25" value="0x0" property="RW"/>
				<Member name="request_p1p2p3" description="When the core state is switched from U0 to U1, U2, or U3, the core always requests the PHY to switch the state from P0 to P1, P2, or P3 respectively.&lt;br&gt;Note: Set this field to 1 when the Synopsys PHY is used." range="24" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="22" value="0x0" property="RW"/>
				<Member name="delayp1p2p3" description="Delay when the state is switched from P0 to P1, P2, or P3&lt;br&gt;When the core enters the U1, U2, or U3 status, the time when the P0 state is switched to P1, P2, or P3 is prolonged until Pipe3_RxValid is set to 0 or an 8B10B error occurs.&lt;br&gt;Note: This function is valid only when bit 18 is set to 1." range="21:19" value="0x0" property="RW"/>
				<Member name="delay_phy_powerchange" description="PHY status switch delay&lt;br&gt;0: When the core state is switched from U0 to U1, U2, or U3, the time when the PHY enters the P1, P2, or P3 state is delayed until the values of Pipe3_RxElecIlde and pipe3_RxValid are 0.&lt;br&gt;0: When the core state is switched from U0 to U1, U2, or U3, the PHY enters the P1, P2, or P3 state without querying the values of Pipe3_RxElecIlde and pipe3_RxValid.&lt;br&gt;Note: Set this field to 1 when the Synopsys PHY is used." range="18" value="0x0" property="RW"/>
				<Member name="suspend_en" description="USB 3.0 PHY suspend enable&lt;br&gt;0: not suspended&lt;br&gt;1: suspended&lt;br&gt;Note: In host mode, set this field to 1 after the core is initialized." range="17" value="0x0" property="RW"/>
				<Member name="datwidth" description="Data width of the PIPE interface&lt;br&gt;00: 32 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 8 bits&lt;br&gt;11: reserved" range="16:15" value="0x0" property="RW"/>
				<Member name="abortrxdetinu2" description="RX detection abort in U2 state&lt;br&gt;When this field is set to 1 and the connection state is U2, the core receives a U2 state exit signal from a remote device and RX detection is not performed.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="14" value="0x0" property="RW"/>
				<Member name="skiprxdet" description="RX detection skip. When this field is set to 1, RX detection is skipped if pipe3_RxElecIdle is pulled down." range="13" value="0x0" property="RW"/>
				<Member name="lfps_p0_align" description="When the controller exits the U1, U2, or U3 state, LFPS signal transfer is stopped at the clock edge of the PHY P0 state request signal. Otherwise, the LFPS signal is transmitted one cycle earlier.&lt;br&gt;When the PHY state is switched from P1 or P2 to P0, the controller requests data transfer two clock cycles later after the PHY sets PhyStatus." range="12" value="0x0" property="RW"/>
				<Member name="p3p2_tran_ok" description="P2/P3 state switch&lt;br&gt;1: The PHY is switched from P2 to P3 or from P3 to P2 without entering the intermediate status P0.&lt;br&gt;0: The PHY enters the intermediate status P0 each time when the PHY status is switched between P2 and P3.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="11" value="0x0" property="RW"/>
				<Member name="p3exsigp2" description="P3 exit status select&lt;br&gt;1: When the core exits the U3 state, the PHY state must be switched from P3 to P2.&lt;br&gt;0: When the core exits the U3 state, the PHY state can be switched from P3 to other state.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="10" value="0x0" property="RW"/>
				<Member name="lfps_filter" description="LFPS filtering signal&lt;br&gt;1: The controller filters the LFPS signal from the PHY until pipe3_Rxelecidle and pipe3_RxValid are deasserted.&lt;br&gt;0: The controller does not filter the LFPS signal from the PHY." range="9" value="0x0" property="RW"/>
				<Member name="polling_lfps_control" description="LFPS polling control after RX detection&lt;br&gt;0: (default) LFPS polling starts 400 μs later after RX detection.&lt;br&gt;1: LFPS polling starts after RX detection without delay." range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="-"/>
				<Member name="txswing" description="TX swing of the PIPE interface" range="6" value="0x0" property="RW"/>
				<Member name="txmargin" description="TX margin of the PIPE interface" range="5:3" value="0x0" property="RW"/>
				<Member name="txdeemphasis" description="TX preemphasis of the PIPE interface" range="2:1" value="0x0" property="RW"/>
				<Member name="elastic_buffer_mode" description="Elastic buffer mode" range="0" value="0x0" property="RW"/>
				<Register offset="0xc2c0"/>
				<Register offset="0xc2c4"/>
				<Register offset="0xc2c8"/>
				<Register offset="0xc2cc"/>
				<Register offset="0xc2d0"/>
				<Register offset="0xc2d4"/>
				<Register offset="0xc2d8"/>
				<Register offset="0xc2dc"/>
				<Register offset="0xc2e0"/>
				<Register offset="0xc2e4"/>
				<Register offset="0xc2e8"/>
				<Register offset="0xc2ec"/>
				<Register offset="0xc2f0"/>
				<Register offset="0xc2f4"/>
				<Register offset="0xc2f8"/>
				<Register offset="0xc2fc"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXFIFOSIZN" description="a global TX FIFO size register." value="0x00000000" startoffset="0xC300+0x04*f">
				<Member name="txfstaddr_n" description="Start address for the TX FIFO n RAM in the memory" range="31:16" value="0x0000" property="RW"/>
				<Member name="txfdep_n" description="TX FIFO depth&lt;br&gt;Minimum value: 32 MDWIDTH-bit words&lt;br&gt;Maximum value: 32768 MDWIDTH-bit words" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0xc300"/>
				<Register offset="0xc304"/>
				<Register offset="0xc308"/>
				<Register offset="0xc30c"/>
				<Register offset="0xc310"/>
				<Register offset="0xc314"/>
				<Register offset="0xc318"/>
				<Register offset="0xc31c"/>
				<Register offset="0xc320"/>
				<Register offset="0xc324"/>
				<Register offset="0xc328"/>
				<Register offset="0xc32c"/>
				<Register offset="0xc330"/>
				<Register offset="0xc334"/>
				<Register offset="0xc338"/>
				<Register offset="0xc33c"/>
				<Register offset="0xc340"/>
				<Register offset="0xc344"/>
				<Register offset="0xc348"/>
				<Register offset="0xc34c"/>
				<Register offset="0xc350"/>
				<Register offset="0xc354"/>
				<Register offset="0xc358"/>
				<Register offset="0xc35c"/>
				<Register offset="0xc360"/>
				<Register offset="0xc364"/>
				<Register offset="0xc368"/>
				<Register offset="0xc36c"/>
				<Register offset="0xc370"/>
				<Register offset="0xc374"/>
				<Register offset="0xc378"/>
				<Register offset="0xc37c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GRXFIFOSIZN" description="a global RX FIFO size register." value="0x00000000" startoffset="0xC380+0x04*f">
				<Member name="rxfstaddr_n" description="Start address for the RX FIFO n RAM in the memory" range="31:16" value="0x0000" property="RW"/>
				<Member name="rxfdep_n" description="RX FIFO depth&lt;br&gt;Minimum value: 32 MDWIDTH-bit words&lt;br&gt;Maximum value: 32768 MDWIDTH-bit words" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0xc380"/>
				<Register offset="0xc384"/>
				<Register offset="0xc388"/>
				<Register offset="0xc38c"/>
				<Register offset="0xc390"/>
				<Register offset="0xc394"/>
				<Register offset="0xc398"/>
				<Register offset="0xc39c"/>
				<Register offset="0xc3a0"/>
				<Register offset="0xc3a4"/>
				<Register offset="0xc3a8"/>
				<Register offset="0xc3ac"/>
				<Register offset="0xc3b0"/>
				<Register offset="0xc3b4"/>
				<Register offset="0xc3b8"/>
				<Register offset="0xc3bc"/>
				<Register offset="0xc3c0"/>
				<Register offset="0xc3c4"/>
				<Register offset="0xc3c8"/>
				<Register offset="0xc3cc"/>
				<Register offset="0xc3d0"/>
				<Register offset="0xc3d4"/>
				<Register offset="0xc3d8"/>
				<Register offset="0xc3dc"/>
				<Register offset="0xc3e0"/>
				<Register offset="0xc3e4"/>
				<Register offset="0xc3e8"/>
				<Register offset="0xc3ec"/>
				<Register offset="0xc3f0"/>
				<Register offset="0xc3f4"/>
				<Register offset="0xc3f8"/>
				<Register offset="0xc3fc"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GEVNTADRN_LO" description="a global event buffer address register." value="0x00000000" startoffset="0xC400+0x10*e">
				<Member name="evntadrlo" description="Lower 32-bit address of the event buffer" range="31:0" value="0x00000000" property="RWSC"/>
				<Register offset="0xc400"/>
				<Register offset="0xc410"/>
				<Register offset="0xc420"/>
				<Register offset="0xc430"/>
				<Register offset="0xc440"/>
				<Register offset="0xc450"/>
				<Register offset="0xc460"/>
				<Register offset="0xc470"/>
				<Register offset="0xc480"/>
				<Register offset="0xc490"/>
				<Register offset="0xc4a0"/>
				<Register offset="0xc4b0"/>
				<Register offset="0xc4c0"/>
				<Register offset="0xc4d0"/>
				<Register offset="0xc4e0"/>
				<Register offset="0xc4f0"/>
				<Register offset="0xc500"/>
				<Register offset="0xc510"/>
				<Register offset="0xc520"/>
				<Register offset="0xc530"/>
				<Register offset="0xc540"/>
				<Register offset="0xc550"/>
				<Register offset="0xc560"/>
				<Register offset="0xc570"/>
				<Register offset="0xc580"/>
				<Register offset="0xc590"/>
				<Register offset="0xc5a0"/>
				<Register offset="0xc5b0"/>
				<Register offset="0xc5c0"/>
				<Register offset="0xc5d0"/>
				<Register offset="0xc5e0"/>
				<Register offset="0xc5f0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GEVNTADRN_HI" description="a global event buffer address register." value="0x00000000" startoffset="0xC404+0x10*e">
				<Member name="evntadrhi" description="Upper 32-bit address of the event buffer" range="31:0" value="0x00000000" property="RWSC"/>
				<Register offset="0xc404"/>
				<Register offset="0xc414"/>
				<Register offset="0xc424"/>
				<Register offset="0xc434"/>
				<Register offset="0xc444"/>
				<Register offset="0xc454"/>
				<Register offset="0xc464"/>
				<Register offset="0xc474"/>
				<Register offset="0xc484"/>
				<Register offset="0xc494"/>
				<Register offset="0xc4a4"/>
				<Register offset="0xc4b4"/>
				<Register offset="0xc4c4"/>
				<Register offset="0xc4d4"/>
				<Register offset="0xc4e4"/>
				<Register offset="0xc4f4"/>
				<Register offset="0xc504"/>
				<Register offset="0xc514"/>
				<Register offset="0xc524"/>
				<Register offset="0xc534"/>
				<Register offset="0xc544"/>
				<Register offset="0xc554"/>
				<Register offset="0xc564"/>
				<Register offset="0xc574"/>
				<Register offset="0xc584"/>
				<Register offset="0xc594"/>
				<Register offset="0xc5a4"/>
				<Register offset="0xc5b4"/>
				<Register offset="0xc5c4"/>
				<Register offset="0xc5d4"/>
				<Register offset="0xc5e4"/>
				<Register offset="0xc5f4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GEVNTSIZN" description="a global event buffer size register." value="0x00000000" startoffset="0xC408+0x10*e">
				<Member name="evntintmask" description="Event interrupt mask" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:16" value="0x0000" property="-"/>
				<Member name="evntsiz" description="Event buffer size (byte)" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0xc408"/>
				<Register offset="0xc418"/>
				<Register offset="0xc428"/>
				<Register offset="0xc438"/>
				<Register offset="0xc448"/>
				<Register offset="0xc458"/>
				<Register offset="0xc468"/>
				<Register offset="0xc478"/>
				<Register offset="0xc488"/>
				<Register offset="0xc498"/>
				<Register offset="0xc4a8"/>
				<Register offset="0xc4b8"/>
				<Register offset="0xc4c8"/>
				<Register offset="0xc4d8"/>
				<Register offset="0xc4e8"/>
				<Register offset="0xc4f8"/>
				<Register offset="0xc508"/>
				<Register offset="0xc518"/>
				<Register offset="0xc528"/>
				<Register offset="0xc538"/>
				<Register offset="0xc548"/>
				<Register offset="0xc558"/>
				<Register offset="0xc568"/>
				<Register offset="0xc578"/>
				<Register offset="0xc588"/>
				<Register offset="0xc598"/>
				<Register offset="0xc5a8"/>
				<Register offset="0xc5b8"/>
				<Register offset="0xc5c8"/>
				<Register offset="0xc5d8"/>
				<Register offset="0xc5e8"/>
				<Register offset="0xc5f8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GEVNTCOUNTN" description="a global event buffer count register." value="0x00000000" startoffset="0xC40C+0x10*e">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="evntcount" description="When this register is read, the number of valid events in the event buffer is returned; when it is written, the hardware automatically decreases the count value." range="15:0" value="0x0000" property="RWSC"/>
				<Register offset="0xc40c"/>
				<Register offset="0xc41c"/>
				<Register offset="0xc42c"/>
				<Register offset="0xc43c"/>
				<Register offset="0xc44c"/>
				<Register offset="0xc45c"/>
				<Register offset="0xc46c"/>
				<Register offset="0xc47c"/>
				<Register offset="0xc48c"/>
				<Register offset="0xc49c"/>
				<Register offset="0xc4ac"/>
				<Register offset="0xc4bc"/>
				<Register offset="0xc4cc"/>
				<Register offset="0xc4dc"/>
				<Register offset="0xc4ec"/>
				<Register offset="0xc4fc"/>
				<Register offset="0xc50c"/>
				<Register offset="0xc51c"/>
				<Register offset="0xc52c"/>
				<Register offset="0xc53c"/>
				<Register offset="0xc54c"/>
				<Register offset="0xc55c"/>
				<Register offset="0xc56c"/>
				<Register offset="0xc57c"/>
				<Register offset="0xc58c"/>
				<Register offset="0xc59c"/>
				<Register offset="0xc5ac"/>
				<Register offset="0xc5bc"/>
				<Register offset="0xc5cc"/>
				<Register offset="0xc5dc"/>
				<Register offset="0xc5ec"/>
				<Register offset="0xc5fc"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXFIFOPRIDEV" description="a peripheral global TX FIFO DMA priority register." value="0x00000000" startoffset="0xC610">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="device_txfifo_priority" description="Priority of the device TX FIFO&lt;br&gt;1: high&lt;br&gt;0: low" range="3:0" value="0x0" property="0x0"/>
				<Register offset="0xC610"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXFIFOPRIHST" description="a host global TX FIFO DMA priority register." value="0x00000000" startoffset="0xC618">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="host_txfifo_priority" description="Priority of the host TX FIFO&lt;br&gt;1: high&lt;br&gt;0: low" range="3:0" value="0x0" property="RW"/>
				<Register offset="0xC618"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GRXFIFOPRIHST" description="a host global RX FIFO DMA priority register." value="0x00000000" startoffset="0xC61C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="host_rxfifo_priority" description="Priority of the host RX FIFO&lt;br&gt;1: high&lt;br&gt;0: low" range="3:0" value="0x0" property="RW"/>
				<Register offset="0xC61C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GFIFOPRIDBC" description="a host global performance debug DMA priority register." value="0x00000000" startoffset="0xC620">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="host_dbc_dma_priority" description="Priority of the host DBC DMA&lt;br&gt;00: low&lt;br&gt;01: normal&lt;br&gt;10: high&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0xC620"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GDMAHLRATIO" description="a high/low priority ratio register for the host global FIFO DMA." value="0x00000000" startoffset="0xC624">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="hst_rxfifo_dma_hilo_priority_ratio" description="High/Low priority ratio of the host RX FIFO DMA" range="12:8" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="-"/>
				<Member name="hst_txfifo_dma_hilo_priority_ratio" description="High/Low priority ratio of the host TX FIFO DMA" range="4:0" value="0x00" property="RW"/>
				<Register offset="0xC624"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GFLADJ" description="a global frame length adjustment register." value="0x00000000" startoffset="0xC630">
				<Member name="gfladj_refclk_240mhzdecr_pls1" description="Precision of GFLADJ_REFCLK_240MHZ_DECR/ref_frequency&lt;br&gt;0: The remainder is less than 0.5.&lt;br&gt;1: The remainder is greater than or equal to 0.5." range="31" value="0x0" property="RW"/>
				<Member name="gfladj_refclk_240mhz_decr" description="GFLADJ_REFCLK_240MHZ_DECR = 240/ref_clk_frequency" range="30:24" value="0x00" property="RW"/>
				<Member name="gfladj_refclk_lpm_sel" description="SOF/ITP count clock select&lt;br&gt;If this bit is set to 1, ref_clk is the count clock." range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="22" value="0x0" property="-"/>
				<Member name="gfladj_refclk_fladj" description="SOF/ITP calibration value when bit 23 is 1&lt;br&gt;FLADJ_REF_CLK_FLADJ = ((125000/ref_clk_period_integer) ? (125000/ref_clk_period)) x ref_clk_period" range="21:8" value="0x0000" property="RW"/>
				<Member name="gfladj_30mhz_reg_sel" description="SOF/ITP calibration select&lt;br&gt;1: The controller calibrates the SOF/ITP based on the value of PERI_USB3_GFLADJ[gfladj_30mhz].&lt;br&gt;0: The controller calibrates the SOF/ITP based on the value of fladj_30mhz_reg." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="-"/>
				<Member name="gfladj_30mhz" description="When bit 7 is 1 and the SOF/ITP count clock is the UTMI/ULPI clock, the controller calibrates the SOF/ITP based on this field value." range="5:0" value="0x00" property="RW"/>
				<Register offset="0xC630"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB5" description="USB 3.0 system controller 0." value="0x7E802040" startoffset="0x0134">
				<Member name="host_current_belt" description="Current BELT value" range="31:20" value="0x000" property="RW"/>
				<Member name="bus_filter_bypass" description="UTMI bus signal filtering enable. The value 1 indicates disabled, and the value 0 indicates enabled.&lt;br&gt;bus_filter_bypass[3]&lt;br&gt;The function of filtering out the utmiotg_iddig signal is disabled.&lt;br&gt;bus_filter_bypass[2]&lt;br&gt;The function of filtering out utmisrp_bvalid and utmisrp_sessend signals is disabled.&lt;br&gt;bus_filter_bypass[1]&lt;br&gt;The function of filtering out all pipe3_PowerPresent signal of port U3 is disabled.&lt;br&gt;bus_filter_bypass[0]&lt;br&gt;The function of filtering out all utmiotg_vbusvalid signal of port U2 is disabled." range="19:16" value="0x0" property="RW"/>
				<Member name="chirp_on" description="Chirp signal detected" range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="14" value="0x0" property="RW"/>
				<Member name="fladj_30mhz_reg" description="High-speed signal jitter adjust&lt;br&gt;The mac3_clock and utmi_clock are adjusted to 125 μs." range="13:8" value="0x00" property="RW"/>
				<Member name="host_msi_enable" description="Pulse interrupt enable&lt;br&gt;1: Interrupt signals are output as pulses.&lt;br&gt;0: Interrupt signals are output as levels." range="7" value="0x0" property="RW"/>
				<Member name="host_port_power_control_present" description="Port power switch enable&lt;br&gt;0: The port has no power switch.&lt;br&gt;1: The port has a power switch." range="6" value="0x0" property="RW"/>
				<Member name="hub_u3_port_disable" description="USB 3.0 super-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" value="0x0" property="RW"/>
				<Member name="hub_u2_port_disable" description="USB 3.0 high-speed port enable.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="4" value="0x0" property="RW"/>
				<Member name="hub_port_perm_attach" description="Device permanent insertion&lt;br&gt;0: yes&lt;br&gt;1: no" range="3:2" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB6" description="USB 3.0 PCS system controller 1." value="0x5D81560D" startoffset="0x0138">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="pcs_tx_swing_full" description="TX signal swing (for the eye pattern test)" range="30:24" value="0x00" property="RW"/>
				<Member name="pcs_tx_deemh_6db" description="Preemphasis of 6 dB reduction (for the eye pattern test)" range="23:18" value="0x00" property="RW"/>
				<Member name="pcs_tx_deemph_3p5db" description="Preemphasis of 3.5 dB reduction (for the eye pattern test)" range="17:12" value="0x00" property="RW"/>
				<Member name="lane0_tx2rx_loopbk" description="Lane 0 TX-to-RX loopback enable" range="11" value="0x0" property="RW"/>
				<Member name="lane0_power_present_ovrd_en" description="Lane 0 overcurrent protection enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="10" value="0x0" property="RW"/>
				<Member name="lane0_power_present_ovrd" description="Lane 0 overcurrent protection&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="9" value="0x0" property="RW"/>
				<Member name="lane0_ext_pclk_req" description="Lane 0 external PIPE clock enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="RW"/>
				<Member name="usb_pwr_ctrl" description="Power control&lt;br&gt;Bit[0]: power switch control signal&lt;br&gt;1: on&lt;br&gt;0: off&lt;br&gt;Bit[1]: overcurrent protection enable signal&lt;br&gt;1: enabled&lt;br&gt;0: disabled&lt;br&gt;Bit[2]: power switch polarity inversion enable signal&lt;br&gt;1: inverted&lt;br&gt;0: not inverted&lt;br&gt;Bit[3]: overcurrent protection polarity inversion enable signal&lt;br&gt;1: inverted&lt;br&gt;0: not inverted" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB7" description="USB 3.0 PHY system controller 0." value="0x00000000" startoffset="0x013C">
				<Member name="crdatain" description="Current input data" range="31:16" value="0x0000" property="RW"/>
				<Member name="crdataout" description="Current output data" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB8" description="USB 3.0 PHY system controller 1." value="0x9689A100" startoffset="0x0140">
				<Member name="otgtune" description="Vbus valid threshold adjust&lt;br&gt;1 bit = 1.5%" range="31:29" value="0x0" property="RW"/>
				<Member name="otgdisable0" description="PHY OTG disable" range="28" value="0x0" property="RW"/>
				<Member name="mpllrefsscclken" description="Spread reference clock output. It is 20 MHz and provides the clock for the hardcore of the clock source of ref_alt_clk." range="27" value="0x0" property="RW"/>
				<Member name="mpllmultiplier" description="MPLL frequency multiplier control for obtaining a specified working frequency" range="26:20" value="0x00" property="RW"/>
				<Member name="loslevel" description="Sensitivity level detection for the loss-of-signal (LOS) detector" range="19:16" value="0x0" property="RW"/>
				<Member name="losbias" description="Level threshold detection for the LOS detector" range="15:13" value="0x0" property="RW"/>
				<Member name="loopbackenb0" description="Loopback enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="12" value="0x0" property="RW"/>
				<Member name="idpullup0" description="Sampling enable for the analog ID input signal&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="11" value="0x0" property="RW"/>
				<Member name="iddig0" description="Mini-A or mini-B connector connected to the PHY&lt;br&gt;1: mini-B connector&lt;br&gt;0: mini-A connector" range="10" value="0x0" property="RW"/>
				<Member name="drvvbus0" description="Vbus valid comparator enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="9" value="0x0" property="RW"/>
				<Member name="compdistune0" description="Disconnection event detection voltage threshold. This field is used to set the voltage threshold for the disconnection event between the device and the host." range="8:6" value="0x0" property="RW"/>
				<Member name="commomon0" description="Common module enable&lt;br&gt;1: The HS bias and PLL modules are disabled in suspend or sleep mode.&lt;br&gt;0: The HS bias and PLL modules are enabled in suspend or sleep mode." range="5" value="0x0" property="RW"/>
				<Member name="crack" description="Controller signal (as the response to the CRWRITE, CRREAD, CRCAPDATA, and CRCAPSDDR signals)" range="4" value="0x0" property="RW"/>
				<Member name="crwrite" description="Register write control signal" range="3" value="0x0" property="RW"/>
				<Member name="crread" description="Register read control signal" range="2" value="0x0" property="RW"/>
				<Member name="crcapdata" description="Register data capture control signal. cr_data_in[15:0] are transferred to the written data." range="1" value="0x0" property="RW"/>
				<Member name="crcapaddr" description="Register address capture control signal. cr_data_in[15:0] are transferred to the address register." range="0" value="0x0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB9" description="USB 3.0 PHY system controller 2." value="0x06846017" startoffset="0x0144">
				<Member name="txpreemppulsetune0" description="TX preemphasis time in high-speed mode&lt;br&gt;1: 580 μs&lt;br&gt;0: 2 x 580 μs" range="31" value="0x0" property="RW"/>
				<Member name="txpreempamptune0" description="TX preemphasis tune in high-speed mode&lt;br&gt;11: 1800 μA&lt;br&gt;10: 1200 μA&lt;br&gt;01: 600&lt;br&gt;00: Preemphasis is disabled" range="30:29" value="0x0" property="RW"/>
				<Member name="txfuslstune0" description="Source impedance tune in full-speed or low-speed mode by using hot codes. The impedance is decreased by 2.5% each time a hot code is added, and vice versa." range="28:25" value="0x0" property="RW"/>
				<Member name="sscrefclksel" description="Spread spectrum reference clock select" range="24:16" value="0x000" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="RW"/>
				<Member name="txhsxvtune0" description="TX DP/DM voltage tune in high-speed mode&lt;br&gt;11: default configuration&lt;br&gt;10: +15 mV&lt;br&gt;01: ?15 mV&lt;br&gt;00: reserved" range="14:13" value="0x0" property="RW"/>
				<Member name="tx0termoffset" description="TX termination compensation tune enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="12:8" value="0x00" property="RW"/>
				<Member name="sscrange" description="Spread spectrum clock range" range="7:5" value="0x0" property="RW"/>
				<Member name="sscen" description="Spread spectrum enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="4" value="0x0" property="RW"/>
				<Member name="sqrxtune0" description="High-speed data detection level tune&lt;br&gt;The level is decreased by 5% each time a binary value is added, and vice versa." range="3:1" value="0x0" property="RW"/>
				<Member name="retenablen" description="Low digital power indicator, indicating that the VP digital power is decreased in suspend mode.&lt;br&gt;1: The normal operating mode is used.&lt;br&gt;0: The analog power is shut down." range="0" value="0x0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB10" description="USB 3.0 PHY system controller 3." value="0x00067005" startoffset="0x0148">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="RW"/>
				<Member name="vbusvldextsel0" description="External Vbus valid indicator&lt;br&gt;1: VBUSVLDEXT0&lt;br&gt;0: internal comparator" range="18" value="0x0" property="RW"/>
				<Member name="vbusvldext0" description="External Vbus valid indicator signal&lt;br&gt;1: The Vbus0 signal and the pull-up resistor on D+ are valid.&lt;br&gt;0: The Vbus0 signal is invalid, and the pull-up resistor on D+ is disabled." range="17" value="0x0" property="RW"/>
				<Member name="txvreftune0" description="DC voltage tune in high-speed mode&lt;br&gt;The voltage is increased by 1.25% each time the binary value 1 is added, and vice versa." range="16:13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:10" value="0x0" property="RW"/>
				<Member name="testpowerdownssp" description="Power-off control for the super-speed function circuit&lt;br&gt;1: turned off&lt;br&gt;0: not turned off" range="9" value="0x0" property="RW"/>
				<Member name="testpowerdownhsp" description="Power-off control for the high-speed function circuit&lt;br&gt;1: turned off&lt;br&gt;0: not turned off" range="8" value="0x0" property="RW"/>
				<Member name="rtuneak" description="Impedance tune acknowledge enable" range="7" value="0x0" property="RW"/>
				<Member name="rtunreq" description="Impedance tune request" range="6" value="0x0" property="RW"/>
				<Member name="vdatsrcenb0" description="Charging power select&lt;br&gt;1: The data source voltage (VDAT_SRC) is enabled.&lt;br&gt;0: The data source voltage (VDAT_SRC) is disabled." range="5" value="0x0" property="RW"/>
				<Member name="vdatdetenb0" description="Charging connection/disconnection detection enable&lt;br&gt;1: The data detection voltage is enabled.&lt;br&gt;0: The data detection voltage is disabled." range="4" value="0x0" property="RW"/>
				<Member name="txrisetune0" description="Rising/Falling edge time tune for the TX end in high-speed mode&lt;br&gt;The rising/falling edge time is decreased by 4% each time the binary value 1 is added, and vice versa." range="3:2" value="0x0" property="RW"/>
				<Member name="txrestune0" description="USB matched source impedance tune" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0148"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB12" description="USB 3.0 system controller 3." value="0x000000F0" startoffset="0x0150">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="pcs_rx_los_mask_val" description="Number of reference clock cycles for masking the LFPS signals that are being received&lt;br&gt;Value = 10 μs/Tref_clk&lt;br&gt;If ref_clkdiv2 is used, Value = 10 μs/(2 x Tref_clk)." range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB Device" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF98C0000"/>
			<RegisterGroup name="GOTGCTL" description="a device behavior control and status query register." value="0x04C10000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="-"/>
				<Member name="multvalidbc" description="BC ACA input&lt;br&gt;Bit[26]: rid_float&lt;br&gt;Bit[25]: rid_gnd&lt;br&gt;Bit[24]: rid_a&lt;br&gt;Bit[23]: rid_b&lt;br&gt;Bit[22]: rid_c" range="26:22" value="0x13" property="RO"/>
				<Member name="reserved" description="Reserved" range="21" value="0x0" property="RO"/>
				<Member name="otgver" description="Device version&lt;br&gt;0: version 1.3&lt;br&gt;1: version 2.0" range="20" value="0x0" property="RW"/>
				<Member name="bsesvld" description="Transceiver status in device mode&lt;br&gt;0: B_session is invalid.&lt;br&gt;1: B_session is valid." range="19" value="0x0" property="RO"/>
				<Member name="asesvld" description="Transceiver status in host mode&lt;br&gt;0: A_session is invalid.&lt;br&gt;1: A_session is valid." range="18" value="0x0" property="RO"/>
				<Member name="dbnctime" description="Dejitter time&lt;br&gt;0: long dejitter time&lt;br&gt;1: short dejitter time" range="17" value="0x0" property="RO"/>
				<Member name="conidsts" description="USB_ID status&lt;br&gt;0: The device works in A-device mode.&lt;br&gt;1: The device works in B-device mode." range="16" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RO"/>
				<Member name="devhnpen" description="Device Host Negotiation Protocol (HNP) enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" value="0x0" property="RW"/>
				<Member name="hstsethnpen" description="Host HNP enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="hnpreq" description="HNP request&lt;br&gt;0: no request&lt;br&gt;1: request" range="9" value="0x0" property="RW"/>
				<Member name="hstnegscs" description="Host negotiation indicator&lt;br&gt;0: Host negotiation fails.&lt;br&gt;1: Host negotiation succeeds." range="8" value="0x0" property="RO"/>
				<Member name="bvalidovval" description="Bvalid setting&lt;br&gt;0: Bvalid = 0&lt;br&gt;1: Bvalid = 1&lt;br&gt;This bit is valid when GOTGCTL[bvalidoven] is 1." range="7" value="0x0" property="RW"/>
				<Member name="bvalidoven" description="Bvalid signal overwrite enable&lt;br&gt;0: Bvalid can be overwritten.&lt;br&gt;1: Bvalid cannot be overwritten." range="6" value="0x0" property="RW"/>
				<Member name="avalidovval" description="Avalid setting&lt;br&gt;0: Avalid = 0&lt;br&gt;1: Avalid = 1&lt;br&gt;This bit is valid when GOTGCTL[avalidoven] is 1." range="5" value="0x0" property="RW"/>
				<Member name="avalidoven" description="Avalid signal overwrite enable&lt;br&gt;0: Avalid can be overwritten.&lt;br&gt;1: Avalid cannot be overwritten." range="4" value="0x0" property="RW"/>
				<Member name="vbvalidovval" description="vbusvalid setting&lt;br&gt;0: vbusvalid = 0&lt;br&gt;1: vbusvalid = 1&lt;br&gt;This bit is valid when GOTGCTL[vbvalidoven] is 1." range="3" value="0x0" property="RW"/>
				<Member name="vbvalidoven" description="vbusvalid signal overwrite enable&lt;br&gt;0: vbusvalid can be overwritten.&lt;br&gt;1: vbusvalid cannot be overwritten." range="2" value="0x0" property="RW"/>
				<Member name="sesreq" description="Session request&lt;br&gt;0: no request&lt;br&gt;1: request" range="1" value="0x0" property="RW"/>
				<Member name="sesreqscs" description="Session request status&lt;br&gt;0: failed&lt;br&gt;1: succeeded" range="0" value="0x0" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="GOTGINT" description="a device interrupt generation indicator/clear register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RO"/>
				<Member name="dbncedone" description="An interrupt is generated when dejitter is successful. Setting this bit to 1 clears the interrupt.&lt;br&gt;This bit is valid only when the HNP capable or SRP capable bit is set to 1." range="19" value="0x0" property="RO"/>
				<Member name="adevtoutchg" description="An interrupt is generated when waiting for the connection of device B times out. Setting this bit to 1 clears the interrupt." range="18" value="0x0" property="RO"/>
				<Member name="hstnegdet" description="An interrupt is generated when host negotiation is detected. Setting this bit to 1 clears the interrupt." range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="16:10" value="0x00" property="RO"/>
				<Member name="hstnegsucstschng" description="An interrupt is generated when the host negotiation request fails or succeeds. Setting this bit to 1 clears the interrupt." range="9" value="0x0" property="RO"/>
				<Member name="sesreqsucstschng" description="An interrupt is generated when the session request fails or succeeds. Setting this bit to 1 clears the interrupt." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RO"/>
				<Member name="sesenddet" description="An interrupt is generated when utmiotg_bvalid is deasserted. Setting this bit to 1 clears the interrupt." range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1:0" value="0x0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="GAHBCFG" description="an AHB configuration register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="RW"/>
				<Member name="invdescendianness" description="Descriptor byte invert&lt;br&gt;0: The descriptor byte sequence is similar to the AHB master byte sequence.&lt;br&gt;1: When the AHB master byte sequence is big endian, the descriptor byte sequence is little endian, and versa vice." range="24" value="0x0" property="RW"/>
				<Member name="ahbsingle" description="Transfer in DMA mode&lt;br&gt;0: The remaining data is transmitted based on the INCR burst size.&lt;br&gt;1: The remaining data is transmitted based on the single burst size." range="23" value="0x0" property="RW"/>
				<Member name="notialldmawrit" description="DMA write operation notification. This bit is valid only when GAHBCFG[remmemsupp] is 1." range="22" value="0x0" property="RW"/>
				<Member name="remmemsupp" description="Remote memory support" range="21" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="20:8" value="0x0000"/>
				<Member name="nptxfemplvl" description="Empty status level of the non-periodic TX FIFO" range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0"/>
				<Member name="dmaen" description="DMA mode enable&lt;br&gt;0: The core works in slave mode.&lt;br&gt;1: The core works in DMA mode." range="5" value="0x0" property="RW"/>
				<Member name="hbstlen" description="Burst length/type for both the external and internal DMA modes&lt;br&gt;In external DMA mode:&lt;br&gt;0000: 1 word&lt;br&gt;0001: 4 words&lt;br&gt;0010: 8 words&lt;br&gt;0011: 16 words&lt;br&gt;0100: 32 words&lt;br&gt;0101: 64 words&lt;br&gt;0110: 128 words&lt;br&gt;0111: 256 words&lt;br&gt;Other values: reserved&lt;br&gt;In internal DMA mode:&lt;br&gt;0000: Single&lt;br&gt;0001: INCR&lt;br&gt;0011: INCR4&lt;br&gt;0101: INCR8&lt;br&gt;0111: INCR16&lt;br&gt;Other values: reserved" range="4:1" value="0x0" property="RW"/>
				<Member name="glblintrmsk" description="Global interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="GUSBCFG" description="a USB configuration register." value="0x00001400" startoffset="0x000C">
				<Member name="corrupttxpkt" description="Unexpected TX packet&lt;br&gt;This bit is for debugging only and is always set to 0." range="31" value="0x0" property="WO"/>
				<Member name="forcedevmode" description="Forcible device mode&lt;br&gt;0: common mode&lt;br&gt;1: forcible device mode" range="30" value="0x0" property="RW"/>
				<Member name="forcehstmode" description="Forcible host mode&lt;br&gt;0: common mode&lt;br&gt;1: forcible host mode" range="29" value="0x0" property="RW"/>
				<Member name="txenddelay" description="TX end delay enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="27" value="0x0" property="-"/>
				<Member name="ic_usbcap" description="IC_USB enable&lt;br&gt;0: The IC_USB PHY interface is not selected.&lt;br&gt;1: The IC_USB PHY interface is selected." range="26" value="0x0" property="RO"/>
				<Member name="ulpi" description="UTMI+low pin interface (ULPI) protection enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="25" value="0x0" property="RW"/>
				<Member name="indicator" description="Indicator pass-through&lt;br&gt;0: The complementary output signal is determined by the vbusvalid comparator.&lt;br&gt;1: The complementary output signal is not determined by the vbusvalid comparator." range="24" value="0x0" property="RO"/>
				<Member name="complement" description="Indicator complement&lt;br&gt;0: The PHY does not invert the external Vbus indicator signal.&lt;br&gt;1: The PHY inverts the external Vbus indicator signal." range="23" value="0x0" property="RW"/>
				<Member name="termseldlpulse" description="SRP line pulse drive&lt;br&gt;0: utmi_txvalid drives the line pulse.&lt;br&gt;1: utmi_termsel drives the line pulse." range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:18" value="0x0" property="-"/>
				<Member name="ulpifsls" description="ULPI FS/LS select&lt;br&gt;0: ULPI interface&lt;br&gt;1: ULPI FS/LS serial interface&lt;br&gt;Note: Set GUSBCFG[ulpiutmisel] to 1 before setting this bit." range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="-"/>
				<Member name="phylpwrclksel" description="PHY low-power clock select&lt;br&gt;0: internal 480 MHz PLL clock&lt;br&gt;1: external 48 MHz clock" range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="14" value="0x0" property="-"/>
				<Member name="usbtrdtim" description="USB turnaround time&lt;br&gt;0101: This field is set to this value when the MAC interface is a 16-bit UTMI+ interface.&lt;br&gt;1001: This field is set to this value when the MAC interface is an 8-bit UTMI+ interface&lt;br&gt;Other values: reserved" range="13:10" value="0x5" property="RW"/>
				<Member name="hnpcap" description="HNP enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="srpcap" description="SRP enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="-"/>
				<Member name="physel" description="USB 2.0 high-speed PHY or USB 1.1 full-speed serial transceiver&lt;br&gt;0: USB 2.0 high-speed UTMI+ or ULPI PHY interface&lt;br&gt;1: USB 1.1 full-speed serial transceiver&lt;br&gt;If the USB 1.1 full-speed serial transceiver is not selected, this bit is always 0 and write-only.&lt;br&gt;If the USB 2.0 high-speed PHY is not selected, this bit is always 1 and read-only.&lt;br&gt;If the preceding interface types are not selected (non-zero value), this bit is used to select the interface to be activated, and this bit can be read and written." range="6" value="0x0" property="R/RW"/>
				<Member name="fsintf" description="Full-speed serial interface select&lt;br&gt;0: 6-pin unidirectional full-speed serial interface&lt;br&gt;1: 3-pin bidirectional full-speed serial interface&lt;br&gt;If the USB 1.1 full-speed serial transceiver is not selected, this bit is always 0 and write-only.&lt;br&gt;If the USB 1.1 full-speed interface is selected, this bit can be used to select the 3-pin or 6-pin interface and can be read and written." range="5" value="0x0" property="R/RW"/>
				<Member name="ulpi_utmi_sel" description="ULPI or UTMI select&lt;br&gt;0: UTMI+ interface&lt;br&gt;1: ULPI interface" range="4" value="0x0" property="R/RW"/>
				<Member name="phyif" description="PHY interface&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="3" value="0x0" property="R/RW"/>
				<Member name="toutcal" description="HS/FS timeout calibration&lt;br&gt;High-speed operations:&lt;br&gt;One 30-MHz PHY clock = 16 bit times&lt;br&gt;One 60-MHz PHY clock = 8 bit times&lt;br&gt;Full speed operation:&lt;br&gt;One 30-MHz PHY clock = 0.4 bit times&lt;br&gt;One 60-MHz PHY clock = 0.2 bit times&lt;br&gt;One 48-MHz PHY clock = 0.25 bit times" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="GRSTCTL" description="a reset hardware feature register." value="0x80000000" startoffset="0x0010">
				<Member name="ahbidle" description="AHB master idle, indicating whether the AHB master state machine is idle" range="31" value="0x1" property="RO"/>
				<Member name="dmareq" description="DMA request signal, indicating that the DMA request is in progress. This bit is only for debugging." range="30" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="29:11" value="0x00000"/>
				<Member name="txfnum" description="TX FIFO ID&lt;br&gt;0x0:&lt;br&gt;In host mode, non-periodic TX FIFOs are flushed.&lt;br&gt;During shared FIFO operations, non-periodic TX FIFOs are flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 0 is flushed in device mode.&lt;br&gt;0x1:&lt;br&gt;In host mode, periodic TX FIFOs are flushed.&lt;br&gt;During shared FIFO operations, periodic TX FIFO 1 is flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 1 is flushed in device mode.&lt;br&gt;0x2:&lt;br&gt;During shared FIFO operations, periodic TX FIFO 2 is flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 2 is flushed in device mode.&lt;br&gt;...&lt;br&gt;0xF:&lt;br&gt;During shared FIFO operations, periodic TX FIFO 15 is flushed in device mode.&lt;br&gt;In dedicated FIFO mode, TX FIFO 15 is flushed in device mode.&lt;br&gt;0x10:&lt;br&gt;All TX FIFOs are flushed in device or host mode." range="10:6" value="0x00" property="RW"/>
				<Member name="txfflsh" description="TX FIFO flush&lt;br&gt;This bit can be used to refresh one or all TX FIFOs but FIFOs cannot be refreshed during transaction." range="5" value="0x0" property="R_WS_SC"/>
				<Member name="rxfflsh" description="RX FIFO flush&lt;br&gt;This bit can be used to refresh all RX FIFOs." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="frmcntrrst" description="Host frame counter reset&lt;br&gt;This bit is used to reset the frame number counter. When the frame number counter is reset, the number of SOF frames is 0." range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RO"/>
				<Member name="csftrst" description="Core soft interrupt&lt;br&gt;1) All interrupts and the CSR register excluding the following bits are cleared:&lt;br&gt;-PCGCCTL.RstPdwnModule&lt;br&gt;-PCGCCTL.GateHclk&lt;br&gt;-PCGCCTL.PwrClmp&lt;br&gt;-PCGCCTL.StopPPhyLPwrClkSelclk&lt;br&gt;-GUSBCFG.PhyLPwrClkSel&lt;br&gt;-GUSBCFG.DDRSel&lt;br&gt;-GUSBCFG.PHYSel&lt;br&gt;-GUSBCFG.FSIntf&lt;br&gt;-GUSBCFG.ULPI_UTMI_Sel&lt;br&gt;-GUSBCFG.PHYIf&lt;br&gt;-GUSBCFG.TxEndDelay&lt;br&gt;-GUSBCFG.TermSelDLPulse&lt;br&gt;-GUSBCFG.ULPIClkSusM&lt;br&gt;-GUSBCFG.ULPIAutoRes&lt;br&gt;-GUSBCFG.ULPIFsLs&lt;br&gt;-GGPIO&lt;br&gt;-GPWRDN&lt;br&gt;-GADPCTL&lt;br&gt;-HCFG.FSLSPclkSel&lt;br&gt;-DCFG.DevSpd&lt;br&gt;-DCTL.SftDiscon&lt;br&gt;2) All module state machines are reset to the idle status, and all TX FIFOs and RX FIFOs are flushed.&lt;br&gt;3) All transactions on the AHB master are interrupted as soon as possible, and all USB transactions are interrupted immediately.&lt;br&gt;4) When the hibernation or ADP feature is enabled, the PMU module is not soft-reset by the core." range="0" value="0x0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="GINTSTS" description="a system interrupt register." value="0x08000080" startoffset="0x0014">
				<Member name="wkupint" description="Suspend/Resume detection interrupt. Setting this bit to 1 clears the interrupt." range="31" value="0x0" property="RWSC"/>
				<Member name="sessreqint" description="In host mode, an interrupt is generated when a device session request is detected.&lt;br&gt;In device mode, an interrupt is generated when utmisrp_bvalid is 1.&lt;br&gt;Setting this bit to 1 clears the interrupt." range="30" value="0x0" property="RWSC"/>
				<Member name="disconnint" description="An interrupt is generated when the system detects that the device is disconnected.&lt;br&gt;Setting this bit to 1 clears the interrupt." range="29" value="0x0" property="RWSC"/>
				<Member name="conidstschng" description="An interrupt is generated when the slot ID changes.&lt;br&gt;Setting this bit to 1 clears the interrupt." range="28" value="0x0" property="RWSC"/>
				<Member name="lpm_int" description="In device mode, an interrupt is generated when the device receives an LPM transaction and transmits a response indicating no errors.&lt;br&gt;In host mode, an interrupt is generated when the device receives an LPM transaction and transmits a response indicating no errors, or when the host core completes the preset LPM transactions.&lt;br&gt;Note: This bit is valid only when LPMCapable or OTG_ENABLE_LPM is 1.&lt;br&gt;Setting this bit to 1 clears the interrupt." range="27" value="0x1" property="RWSC"/>
				<Member name="ptxfemp" description="An interrupt is generated when the periodic TX FIFO is empty or half empty." range="26" value="0x0" property="RO"/>
				<Member name="hchint" description="In host mode, an interrupt is generated in a core channel.&lt;br&gt;This bit is cleared by clearing the corresponding status bit." range="25" value="0x0" property="RO"/>
				<Member name="prtint" description="In host mode, an interrupt is generated when the status of a port of the DWC_otg core changes.&lt;br&gt;Note: This bit is cleared by clearing the corresponding bit in the host port control and status register." range="24" value="0x0" property="RO"/>
				<Member name="resetdet" description="In device mode, an interrupt is generated when the device is suspended and the system detects that the USB module is reset in power-down mode. In host mode, this interrupt is not generated.&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="23" value="0x0" property="RWSC"/>
				<Member name="fetsusp" description="This interrupt is valid only in DMA mode. This interrupt indicates that the core stops obtaining data from IN endpoints." range="22" value="0x0" property="RWSC"/>
				<Member name="incomplpincompisoout" description="In host mode, an interrupt is generated if there are pending transactions.&lt;br&gt;In device mode, an interrupt is generated when there are isochronous OUT transfers to be completed.&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="21" value="0x0" property="RWSC"/>
				<Member name="incompisoin" description="An interrupt is generated when there are isochronous IN transfers to be completed.&lt;br&gt;In scatter/gather DMA mode, this interrupt is not generated.&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="20" value="0x0" property="RWSC"/>
				<Member name="oepint" description="In device mode, an interrupt is generated on an OUT endpoint. This interrupt is cleared by clearing the corresponding status bit in the DOEPINTn register." range="19" value="0x0" property="RO"/>
				<Member name="iepint" description="In device mode, an interrupt is generated on an IN endpoint. This interrupt is cleared by clearing the corresponding status bit in the DOEPINTn register." range="18" value="0x0" property="RO"/>
				<Member name="epmis" description="An interrupt is generated when endpoints mismatch. This bit is valid only during shared FIFO operations.&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="17" value="0x0" property="RO"/>
				<Member name="rstrdoneint" description="An interrupt is caused by the restore command after hibernation.&lt;br&gt;Note: This bit is valid only when the hibernation function is enabled." range="16" value="0x0" property="RWSC"/>
				<Member name="eopf" description="Periodic frame end interrupt&lt;br&gt;Setting this bit to 1 clears the interrupt." range="15" value="0x0" property="RWSC"/>
				<Member name="isooutdrop" description="Isochronous OUT packet drop interrupt&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="14" value="0x0" property="RWSC"/>
				<Member name="enumdone" description="Speed enumeration completion interrupt&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="13" value="0x0" property="RWSC"/>
				<Member name="usbrst" description="USB reset detection interrupt&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="12" value="0x0" property="RWSC"/>
				<Member name="usbsusp" description="USB suspend detection interrupt&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="11" value="0x0" property="RWSC"/>
				<Member name="erlysusp" description="Interrupt indicating that the USB is idle for 3 ms&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="10" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="-"/>
				<Member name="goutnakeff" description="An interrupt is generated when the global OUT NAK bit in the device control register is set.&lt;br&gt;This interrupt is cleared by clearing the global OUT NAK bit." range="7" value="0x1" property="RO"/>
				<Member name="ginnakeff" description="An interrupt is generated when the global non-periodic IN NAK is set in the device control register." range="6" value="0x0" property="RO"/>
				<Member name="nptxfemp" description="An interrupt is generated when the non-periodic TX FIFO is empty or half empty." range="5" value="0x0" property="RO"/>
				<Member name="rxflvl" description="An interrupt is generated when there is at least one pending packet to be read by the RX FIFO." range="4" value="0x0" property="RO"/>
				<Member name="sof" description="In host mode, an interrupt is generated when an SOF, micro-SOF, or keep-active is being transmitted.&lt;br&gt;In device mode, an interrupt is generated when an SOF token is received by the USB module." range="3" value="0x0" property="RWSC"/>
				<Member name="otgint" description="An interrupt is generated when an OTG even is in progress.&lt;br&gt;This interrupt is cleared by clearing the corresponding bit in the GOTGINT register." range="2" value="0x0" property="RO"/>
				<Member name="modemis" description="Mode mismatch interrupt&lt;br&gt;When the core works in device mode, a register in host mode needs to be accessed.&lt;br&gt;When the core works in host mode, a register in device mode needs to be accessed.&lt;br&gt;Note: Setting this bit to 1 clears the interrupt." range="1" value="0x0" property="RWSC"/>
				<Member name="curmod" description="Current operating mode&lt;br&gt;0: device mode&lt;br&gt;1: host mode" range="0" value="0x0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="GINTMSK" description="a system interrupt mask register." value="0x00000000" startoffset="0x0018">
				<Member name="wkupintmsk" description="Resume/Remote wakeup detection interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="31" value="0x0" property="RW"/>
				<Member name="sessreqintmsk" description="Session request/new session detection interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="30" value="0x0" property="RW"/>
				<Member name="disconnintmsk" description="Disconnect detection interrupt mask.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="29" value="0x0" property="RW"/>
				<Member name="conidstschngmsk" description="Connector ID status change interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="28" value="0x0" property="RW"/>
				<Member name="lpm_intmsk" description="LPM transaction RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="27" value="0x0" property="RW"/>
				<Member name="ptxfempmsk" description="Periodic TX FIFO empty interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="26" value="0x0" property="RW"/>
				<Member name="hchintmsk" description="Host channel interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="25" value="0x0" property="RW"/>
				<Member name="prtintmsk" description="Host port interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="24" value="0x0" property="RW"/>
				<Member name="resetdetmsk" description="Reset detection interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="23" value="0x0" property="RW"/>
				<Member name="fetsuspmsk" description="Data fetch suspended interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="22" value="0x0" property="RW"/>
				<Member name="incomplpmskincompisooutmsk" description="Incomplete periodic transfer interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Incomplete isochronous OUT transfer interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="21" value="0x0" property="RW"/>
				<Member name="incompisoinmsk" description="Incomplete isochronous IN transfer interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;This bit can be enabled only when periodic endpoints are enabled in dedicated TX FIFO mode." range="20" value="0x0" property="RW"/>
				<Member name="oepintmsk" description="OUT endpoints interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="19" value="0x0" property="RW"/>
				<Member name="iepintmsk" description="IN endpoints interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="18" value="0x0" property="RW"/>
				<Member name="epmismsk" description="Endpoint mismatch interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="-"/>
				<Member name="eopfmsk" description="End of periodic frame interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15" value="0x0" property="RW"/>
				<Member name="isooutdropmsk" description="Device only isochronous OUT packet drop interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="enumdonemsk" description="Enumeration done interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="usbrstmsk" description="USB reset interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="usbsuspmsk" description="USB suspend interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" value="0x0" property="RW"/>
				<Member name="erlysuspmsk" description="Early suspend interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="i2cintmsk" description="I2C interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="ulpickintmsk" description="ULPI Carkit interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;I2C Carkit interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="goutnakeffmsk" description="Global OUT NAK effective interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="ginnakeffmsk" description="Global non-periodic IN NAK effective interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="nptxfempmsk" description="Non-periodic TX FIFO empty interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxflvlmsk" description="Receive FIFO non-empty interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="sofmsk" description="Start of (micro)frame interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="otgintmsk" description="Device interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="modemismsk" description="Mode mismatch interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="GRXSTSR" description="an RX status debugging read register." value="0x00000000" startoffset="0x001C">
				<Member name="reserved_devicemode" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="fn_devicemode" description="Number of frames" range="24:21" value="0x0" property="RO"/>
				<Member name="pktsts_devicemode" description="Data packet status&lt;br&gt;0001: global OUT NAK (interrupt triggered)&lt;br&gt;0010: IN data packet received&lt;br&gt;0011: IN transfer completion (interrupt triggered)&lt;br&gt;0101: data toggle error (interrupt triggered)&lt;br&gt;0111: channel stop (interrupt triggered)&lt;br&gt;Other values: reserved" range="20:17" value="0x0" property="RO"/>
				<Member name="dpid_devicemode" description="Data PID of the received packet&lt;br&gt;00: DATA0&lt;br&gt;10: DATA1&lt;br&gt;01: DATA2&lt;br&gt;11: MDATA" range="16:15" value="0x0" property="RO"/>
				<Member name="bcnt_devicemode" description="Byte size of the received IN data packets" range="14:4" value="0x000" property="RO"/>
				<Member name="chnum_devicemode" description="Number of channels from which the current data packets are received" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="GRXSTSP" description="an RX status read&amp;pop register." value="0x00000000" startoffset="0x0020">
				<Member name="reserved_devicemode" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="fn_devicemode" description="Number of frames" range="24:21" value="0x0" property="RO"/>
				<Member name="pktsts_devicemode" description="Data packet status&lt;br&gt;0001: global OUT NAK (interrupt triggered)&lt;br&gt;0010: IN data packet received&lt;br&gt;0011: IN transfer completion (interrupt triggered)&lt;br&gt;0101: data toggle error (interrupt triggered)&lt;br&gt;0111: channel stop (interrupt triggered)&lt;br&gt;Other values: reserved" range="20:17" value="0x0" property="RO"/>
				<Member name="dpid_devicemode" description="Data PID of the received packet&lt;br&gt;00: DATA0&lt;br&gt;10: DATA1&lt;br&gt;01: DATA2&lt;br&gt;11: MDATA" range="16:15" value="0x0" property="RO"/>
				<Member name="bcnt_devicemode" description="Byte size of the received IN data packets" range="14:4" value="0x000" property="RO"/>
				<Member name="chnum_devicemode" description="Number of channels from which the current data packets are received" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="GRXFSIZ" description="an RX FIFO size configuration register." value="0x00000211" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="rxfdep" description="RX FIFO depth&lt;br&gt;16?32, 768" range="15:0" value="0x0211" property="R/RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="GNPTXFSIZ" description="a non-periodic TX FIFO size configuration register." value="0x01000211" startoffset="0x0028">
				<Member name="ineptxf0dep" description="Depth of IN endpoint TX FIFO 0&lt;br&gt;16?32, 768" range="31:16" value="0x0100" property="RW"/>
				<Member name="ineptxf0staddr" description="Start address for the TX RAM of IN endpoint FIFO 0" range="15:0" value="0x0211" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="GNPTXSTS" description="a non-periodic TX FIFO and non-periodic TX request query register." value="0x00080100" startoffset="0x002C">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="-"/>
				<Member name="nptxqtop" description="Non-periodic TX request queue top&lt;br&gt;Bit[30:27]: number of channels or endpoints&lt;br&gt;bit[26:25]:&lt;br&gt;00: IN/OUT token&lt;br&gt;01: zero-length TX packet (device IN/host OUT)&lt;br&gt;10: PING/CSPLIT token&lt;br&gt;11: channel stop command&lt;br&gt;Bit[24]: stop (last attempt on the selected channel or endpoint)" range="30:24" value="0x00" property="RO"/>
				<Member name="nptxqspcavail" description="Available space for the non-periodic TX request queue&lt;br&gt;0x0: The non-periodic TX request queue is full.&lt;br&gt;0x1: One address is available.&lt;br&gt;0x2: Two addresses are available.&lt;br&gt;0xn: n addresses (0 ≤ n ≤ 8) are available.&lt;br&gt;Other values: reserved" range="23:16" value="0x08" property="RO"/>
				<Member name="nptxfspcavail" description="Total available space for the non-periodic TX request queue&lt;br&gt;0x0: The non-periodic TX FIFO is Full.&lt;br&gt;0x1: One word is available.&lt;br&gt;0x2: Two words are available.&lt;br&gt;0xn: n words (0 ≤ n ≤ 32768) are available.&lt;br&gt;0x8000: 32768 words are available.&lt;br&gt;Other values: reserved" range="15:0" value="0x0100" property="RO"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="GI2CCTL" description="an I2C access register." value="0x00000000" startoffset="0x0030">
				<Member name="bsydne" description="I2C busy/done&lt;br&gt;0: I2C done&lt;br&gt;1: I2C busy" range="31" value="0x0" property="RWSC"/>
				<Member name="rw" description="Read/Write indicator&lt;br&gt;0: write&lt;br&gt;1: read" range="30" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="29" value="0x0" property="RW"/>
				<Member name="i2cdatse0" description="USB mode of the FS interface&lt;br&gt;0: VP_VM USB mode&lt;br&gt;1: DAT_SE0 USB mode" range="28" value="0x0" property="RW"/>
				<Member name="i2cdevadr" description="I2C device address&lt;br&gt;00: 7'h2C&lt;br&gt;01: 7'h2D&lt;br&gt;10: 7'h2E&lt;br&gt;11: 7'h2F" range="27:26" value="0x0" property="RW"/>
				<Member name="i2csuspctl" description="I2C suspend control&lt;br&gt;0: utmi_suspend_n is used.&lt;br&gt;1: The suspend bit in the PHY register is edited by using the I2C write function." range="25" value="0x0" property="RW"/>
				<Member name="ack" description="I2C ACK&lt;br&gt;0: NAK&lt;br&gt;1: ACK" range="24" value="0x0" property="RO"/>
				<Member name="i2cen" description="I2C transaction enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="addr" description="I2C slave address" range="22:16" value="0x00" property="RW"/>
				<Member name="regaddr" description="I2C register address" range="15:8" value="0x00" property="RW"/>
				<Member name="rwdata" description="I2C read/write data" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="GPVNDCTL" description="a PHY vendor control register." value="0x00000000" startoffset="0x0034">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="-"/>
				<Member name="vstsdone" description="Vendor control access (done)&lt;br&gt;0: The new register request is set.&lt;br&gt;1: Vendor control access ends." range="27" value="0x0" property="RWSC"/>
				<Member name="vstsbsy" description="Vendor control access (busy)&lt;br&gt;0: Vendor control access ends.&lt;br&gt;1: Vendor control access is in progress." range="26" value="0x0" property="RO"/>
				<Member name="newregreq" description="New vendor control access&lt;br&gt;0: no access request&lt;br&gt;1: new vendor control access request" range="25" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="24:23" value="0x0" property="-"/>
				<Member name="regwr" description="Register read/write&lt;br&gt;0: read&lt;br&gt;1: write" range="22" value="0x0" property="RW"/>
				<Member name="regaddr" description="Register access address" range="21:16" value="0x00" property="RW"/>
				<Member name="vctrlextregaddr" description="Address for the UTMI+vendor control register&lt;br&gt;Bit[15:12]: 4-bit parallel output bus addressing&lt;br&gt;Bit[11:8]: from utmi_vcontrol[3:0]" range="15:8" value="0x00" property="RW"/>
				<Member name="regdata" description="Register data&lt;br&gt;This bit is valid after the Vstatus done bit is set." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="GGPIO" description="a GPIO register." value="0x00000000" startoffset="0x0038">
				<Member name="gpo" description="General-purpose output, which is driven by gp_o[15:0] of the core." range="31:16" value="0x0000" property="RW"/>
				<Member name="gpi" description="General-purpose input, which reflects gp_i[15:0] of the core." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="GUID" description="a user ID register." value="0x00000000" startoffset="0x003C">
				<Member name="userid" description="User ID" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="GSNPSID" description="a Synopsys ID query register." value="0x4F54300A" startoffset="0x0040">
				<Member name="synopsysid" description="ID of the current DWC_otg core" range="31:0" value="0x4F54300A" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG1" description="user hardware configuration register 1." value="0x00000000" startoffset="0x0044">
				<Member name="epdir" description="Endpoint direction&lt;br&gt;The endpoint direction is expressed by two bits.&lt;br&gt;Endpoint&lt;br&gt;Bit[31:30]: direction of endpoint 15&lt;br&gt;Bit[29:28]: direction of endpoint 14&lt;br&gt;...&lt;br&gt;bit[3:2]: direction of endpoint 1&lt;br&gt;bit[1:0]: direction of endpoint 0 (always bidirectional)&lt;br&gt;Direction&lt;br&gt;00: bidirectional (IN and OUT) endpoint&lt;br&gt;01: IN endpoint&lt;br&gt;10: OUT endpoint&lt;br&gt;11: reserved" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG2" description="user hardware configuration register 2." value="0x2284C850" startoffset="0x0048">
				<Member name="otg_enable_ic_usb" description="IC_USB select enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RO"/>
				<Member name="tknqdepth" description="Depth of the IN token sequence learning queue in device mode&lt;br&gt;The value range is 0?30." range="30:26" value="0x08" property="RO"/>
				<Member name="ptxqdepth" description="Depth of the periodic request queue in host mode&lt;br&gt;00: 2&lt;br&gt;01: 4&lt;br&gt;10: 8&lt;br&gt;11: 16" range="25:24" value="0x2" property="RO"/>
				<Member name="nptxqdepth" description="Depth of the non-periodic request queue&lt;br&gt;00: 2&lt;br&gt;01: 4&lt;br&gt;10: 8&lt;br&gt;Other values: reserved" range="23:22" value="0x2" property="RO"/>
				<Member name="reserved" description="Reserved" range="21" value="0x0"/>
				<Member name="multiprocintrpt" description="Multi-processor interrupt enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RW"/>
				<Member name="dynfifosizing" description="FIFO size dynamic change enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RO"/>
				<Member name="periosupport" description="Periodic OUT channel support in host mode&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="18" value="0x1" property="RO"/>
				<Member name="numhstchnl" description="Number of host channels&lt;br&gt;0–15: The value 0 indicates one channel, and the value 15 indicates 16 channels." range="17:14" value="0x3" property="RO"/>
				<Member name="numdeveps" description="Number of device endpoints (excluding endpoint 0)&lt;br&gt;The value range is 0?15." range="13:10" value="0x2" property="RO"/>
				<Member name="fsphytype" description="Type of the full-speed PHY interface&lt;br&gt;00: The full-speed interface is not supported.&lt;br&gt;01: The full-speed interface is supported.&lt;br&gt;10: FS pins share with UTMI+ pins.&lt;br&gt;11: FS pins share with ULPI pins." range="9:8" value="0x0" property="RO"/>
				<Member name="hsphytype" description="Type of the high-speed PHY interface&lt;br&gt;00: high-speed interface not supported&lt;br&gt;01: UTMI+&lt;br&gt;10: ULPI&lt;br&gt;11: UTMI+ and ULPI" range="7:6" value="0x1" property="RO"/>
				<Member name="singpnt" description="Point-to-point&lt;br&gt;0: multi-point application (hub and split supported)&lt;br&gt;1: single-point application (hub and split not supported)" range="5" value="0x0" property="RO"/>
				<Member name="otgarch" description="Device architecture&lt;br&gt;00: slave-only&lt;br&gt;01: external DMA&lt;br&gt;10: internal DMA&lt;br&gt;Other values: reserved" range="4:3" value="0x2" property="RO"/>
				<Member name="otgmode" description="Operating mode&lt;br&gt;000: HNP- and SRP-capable OTG (gost &amp; device)&lt;br&gt;001: SRP-Capable OTG (host &amp; device)&lt;br&gt;010: Non-HNP and Non-SRP Capable OTG (host &amp; device)&lt;br&gt;011: SRP-capable device&lt;br&gt;100: Non-OTG device&lt;br&gt;101: SRP-capable host&lt;br&gt;110: Non-OTG host&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RO"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG3" description="user hardware configuration register 3." value="0x050154E8" startoffset="0x004C">
				<Member name="dfifodepth" description="DFIFO depth&lt;br&gt;32?32, 768" range="31:16" value="0x0501" property="RO"/>
				<Member name="lpmmode" description="LPM mode select" range="15" value="0x0" property="RO"/>
				<Member name="bcsupport" description="Whether the HS device controller supports the battery charger&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="14" value="0x1" property="RO"/>
				<Member name="hsicmode" description="HSIC mode select&lt;br&gt;0: The HSIC-capable shares with the UTMI PHY interface&lt;br&gt;1: The HSIC mode is not selected." range="13" value="0x0" property="RO"/>
				<Member name="adpsupport" description="Whether the device controller has an ADP logic&lt;br&gt;0: no&lt;br&gt;1: yes" range="12" value="0x1" property="RO"/>
				<Member name="rsttype" description="Reset mode of clock always blocks&lt;br&gt;0: asynchronous reset&lt;br&gt;1: synchronous reset" range="11" value="0x0" property="RO"/>
				<Member name="optfeature" description="Feature removal&lt;br&gt;Features include the user ID register, GPIO interface ports, and SOF toggle and counter ports.&lt;br&gt;0: not removed&lt;br&gt;1: removed" range="10" value="0x1" property="RO"/>
				<Member name="vndctlsupt" description="Vendor control interface support&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="9" value="0x0" property="RO"/>
				<Member name="i2cintsel" description="I2C interface select&lt;br&gt;0: not selected&lt;br&gt;1: selected" range="8" value="0x0" property="RO"/>
				<Member name="otgen" description="Device function enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RO"/>
				<Member name="pktsizewidth" description="Data packet width&lt;br&gt;000: 4 bits&lt;br&gt;001: 5 bits&lt;br&gt;010: 6 bits&lt;br&gt;011: 7 bits&lt;br&gt;100: 8 bits&lt;br&gt;101: 9 bits&lt;br&gt;110: 10 bits&lt;br&gt;Other values: reserved" range="6:4" value="0x6" property="RO"/>
				<Member name="xfersizewidth" description="Transfer width&lt;br&gt;0000: 11 bits&lt;br&gt;0001: 12 bits&lt;br&gt;1000: 19 bits&lt;br&gt;Other values: reserved" range="3:0" value="0x8" property="RO"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="GHWCFG4" description="user hardware configuration register 4." value="0x46008020" startoffset="0x0050">
				<Member name="descdma" description="Scatter/Gather DMA&lt;br&gt;0: no dynamic configuration&lt;br&gt;1: dynamic configuration" range="31" value="0x0" property="RO"/>
				<Member name="descdmaen" description="Pad slew rate&lt;br&gt;0: fast&lt;br&gt;1: slow" range="30" value="0x1" property="RO"/>
				<Member name="ineps" description="Number of IN endpoints in device mode&lt;br&gt;0: 1&lt;br&gt;1: 2&lt;br&gt;...&lt;br&gt;15: 16" range="29:26" value="0x1" property="RO"/>
				<Member name="dedfifomode" description="Dedicated TX FIFO enable for device IN endpoints&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RO"/>
				<Member name="sessendfltr" description="session_end filter enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RO"/>
				<Member name="bvalidfltr" description="b_valid filter enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RO"/>
				<Member name="avalidfltr" description="a_valid filter enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x0" property="RO"/>
				<Member name="vbusvalidfltr" description="Vbus valid filter enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" value="0x0" property="RO"/>
				<Member name="iddgfltr" description="IDDIG filter enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" value="0x0" property="RO"/>
				<Member name="numctleps" description="Number of controlled endpoints excluding endpoint 0 in device mode&lt;br&gt;The value range is 0?15." range="19:16" value="0x0" property="RO"/>
				<Member name="phydatawidth" description="Data width of the UTMI+ PHY/ULPI-to-internal UTMI+ wrapper&lt;br&gt;00: 8 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 8/16 bits (configurable by software)&lt;br&gt;Other values: reserved" range="15:14" value="0x2" property="RO"/>
				<Member name="reserved" description="Reserved" range="13:8" value="0x00" property="RO"/>
				<Member name="extndedhibernation" description="Extended hibernation enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RO"/>
				<Member name="hibernation" description="Hibernation enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RO"/>
				<Member name="ahbfreq" description="Whether the minimum AHB frequency is lower than 60 MHz&lt;br&gt;0: no&lt;br&gt;1: yes" range="5" value="0x1" property="RO"/>
				<Member name="partialpwrdn" description="Partial power-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RO"/>
				<Member name="numdevperioeps" description="Number of periodic IN endpoints in device mode&lt;br&gt;The value range is 0?15." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="GLPMCFG" description="an LPM configuration register." value="0x00000000" startoffset="0x0054">
				<Member name="invselhsic" description="HSIC enable (by using HSIC-invert)&lt;br&gt;If if_sel_hsic is 1:&lt;br&gt;InvSelHsic = 1: disabled&lt;br&gt;InvSelHsic = 0: enabled&lt;br&gt;If if_sel_hsic is 0:&lt;br&gt;InvSelHsic = 1: enabled&lt;br&gt;InvSelHsic = 0: disabled" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30" value="0x0" property="-"/>
				<Member name="rstrslpsts" description="Restore SlpSts&lt;br&gt;0: The core enters the shallow sleep mode.&lt;br&gt;1: The core enters the deep sleep mode." range="29" value="0x0" property="RW"/>
				<Member name="enbesl" description="Best effort service latency (BESL) enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="28" value="0x0" property="RW"/>
				<Member name="lpm_retrycnt_sts" description="LPM retry count&lt;br&gt;This field is used to count the remaining retries." range="27:25" value="0x0" property="RO"/>
				<Member name="sndlpm" description="LPM transaction TX" range="24" value="0x0" property="RWSC"/>
				<Member name="lpm_retry_cnt" description="LPM retry count statistics&lt;br&gt;When a device provides error information, this field shows the extra LPM retries of the host before the device validity signal arrives." range="23:21" value="0x0" property="RW"/>
				<Member name="lpm_chnl_indx" description="LPM channel index&lt;br&gt;The number of LPM transaction channels is provided. The core automatically calculates the device address and number of endpoints based on the LPM channel index." range="20:17" value="0x0" property="RW"/>
				<Member name="l1resumeok" description="Resume from the sleep state&lt;br&gt;0: resumed&lt;br&gt;1: not resumed" range="16" value="0x0" property="RO"/>
				<Member name="slpsts" description="Port sleep state&lt;br&gt;0: resumed&lt;br&gt;1: sleep" range="15" value="0x0" property="RO"/>
				<Member name="corel1res" description="LPM response&lt;br&gt;In device mode, this field reflects the response to the LPM transaction.&lt;br&gt;In host mode, this field indicates the handshake response from the device during LPM transaction.&lt;br&gt;11: ACK&lt;br&gt;10: NYET&lt;br&gt;01: STALL&lt;br&gt;00: ERROR (no handshake response)" range="14:13" value="0x0" property="RO"/>
				<Member name="hird_thres" description="BESL or HIRD threshold" range="12:8" value="0x00" property="RW"/>
				<Member name="enblslpm" description="utmi_sleep_n enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="bremotewake" description="Remote wakeup enable&lt;br&gt;In host mode, the enable signal is transmitted from the wIndex field of the LPM transaction.&lt;br&gt;In device mode (read-only), when the ACK, NYET, or STALL response is transmitted to the LPM transaction, this bit is updated together with the received LPM token, bRemoteWake, and bmAttribute." range="6" value="0x0" property="RW"/>
				<Member name="hird" description="When EnBESL is 0:&lt;br&gt;Host-initiated resume period.&lt;br&gt;In host mode, this field is assigned by the LPM transaction.&lt;br&gt;In device mode, this field is updated by LPM token HIRD bmAttribute.&lt;br&gt;Sl. No HIRD[3:0] THIRD (μs)&lt;br&gt;1    4'b0000     50&lt;br&gt;2    4'b0001     125&lt;br&gt;3    4'b0010     200&lt;br&gt;4    4'b0011     275&lt;br&gt;5    4'b0100     350&lt;br&gt;6    4'b0101     425&lt;br&gt;7    4'b0110     500&lt;br&gt;8    4'b0111     575&lt;br&gt;9    4'b1000     650&lt;br&gt;10   4'b1001     725&lt;br&gt;11   4'b1010     800&lt;br&gt;12   4'b1011     875&lt;br&gt;13   4'b1100     950&lt;br&gt;14   4'b1101     1025&lt;br&gt;15   4'b1110     1100&lt;br&gt;16   4'b1111     1175&lt;br&gt;When EnBESL is 1:&lt;br&gt;BESL&lt;br&gt;In host mode, the BESL value is transmitted to the LPM transaction&lt;br&gt;In device mode, this field is updated by LPM token BESL bmAttribute." range="5:2" value="0x0" property="RW"/>
				<Member name="appl1res" description="LPM response&lt;br&gt;0: NYET&lt;br&gt;1: ACK" range="1" value="0x0" property="RW"/>
				<Member name="lpmcap" description="LPM enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="GPWRDN" description="a power-down register." value="0x13200010" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="-"/>
				<Member name="multvalidbc" description="BC ACA input&lt;br&gt;Bit 28: rid_float&lt;br&gt;Bit 27: rid_gnd&lt;br&gt;Bit 26: rid_a&lt;br&gt;Bit 25: rid_b&lt;br&gt;Bit 24: rid_c" range="28:24" value="0x13" property="RO"/>
				<Member name="adpint" description="An interrupt is generated when the ADP is in progress&lt;br&gt;Setting this bit to 1 clears the interrupt." range="23" value="0x0" property="RWSC"/>
				<Member name="bsessvld" description="B session validity&lt;br&gt;0: B-Valid = 0&lt;br&gt;1: B-valid = 1" range="22" value="0x0" property="RO"/>
				<Member name="iddig" description="IDDIG signal status indicator&lt;br&gt;Current operating mode&lt;br&gt;0: host mode&lt;br&gt;1: device mode" range="21" value="0x1" property="RO"/>
				<Member name="linestate" description="Current line state indicator&lt;br&gt;00: DM = 0, DP = 0&lt;br&gt;01: DM = 0, DP = 1&lt;br&gt;10: DM = 1, DP = 0&lt;br&gt;11: undefined" range="20:19" value="0x0" property="RO"/>
				<Member name="stschngintmsk" description="StsChng interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="18" value="0x0" property="RW"/>
				<Member name="stschngint" description="StsChng interrupt&lt;br&gt;The bit indicates whether the status of the IDDIG or BSessVld signal changes.&lt;br&gt;0: not changed&lt;br&gt;1: changed" range="17" value="0x0" property="RWSC"/>
				<Member name="srpdetectmsk" description="SRP detection interrupt mask" range="16" value="0x0" property="RW"/>
				<Member name="srpdetect" description="SRP detection&lt;br&gt;0: not detected&lt;br&gt;1: detected" range="15" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="14:7" value="0x00" property="-"/>
				<Member name="disablevbus" description="Vbus disable&lt;br&gt;In host mode:&lt;br&gt;0: PrtPwr is not 0.&lt;br&gt;1: PrtPwr is 0.&lt;br&gt;In device mode:&lt;br&gt;0: The level of the bvalid signal is high.&lt;br&gt;1: The level of the bvalid signal is low.&lt;br&gt;This bit is valid only when GPWRDN.PMUActv is 1." range="6" value="0x0" property="RW"/>
				<Member name="pwrdnswtch" description="Power-down switch&lt;br&gt;0: on&lt;br&gt;1: off" range="5" value="0x0" property="RW"/>
				<Member name="pwrdnrst_n" description="Power-down reset&lt;br&gt;0: reset&lt;br&gt;1: not reset" range="4" value="0x1" property="RW"/>
				<Member name="pwrdnclmp" description="Power-down beat enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="-"/>
				<Member name="pmuactv" description="PMU enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="pmuintsel" description="PMU interrupt select&lt;br&gt;0: internal DWC_otg_core interrupt&lt;br&gt;1: external DWC_otg_core interrupt" range="0" value="0x0" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="GDFIFOCFG" description="a DFIFO software configuration register." value="0x05010511" startoffset="0x005C">
				<Member name="epinfobaseaddr" description="Start address for the EP info controller" range="31:16" value="0x0501" property="RW"/>
				<Member name="gdfifocfg" description="DFIFO size, which is dynamically configured" range="15:0" value="0x0511" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="GADPCTL" description="an ADP timer control and status register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="ar" description="Access request&lt;br&gt;00: read/write&lt;br&gt;01: read-only&lt;br&gt;10: write-only&lt;br&gt;11: reserved" range="28:27" value="0x0" property="RW"/>
				<Member name="adptoutmsk" description="ADP timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="26" value="0x0" property="RW"/>
				<Member name="adpsnsintmsk" description="ADP sense interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="25" value="0x0" property="RW"/>
				<Member name="adpprbintmsk" description="ADB probe interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="24" value="0x0" property="RWC"/>
				<Member name="adptoutint" description="ADP timeout interrupt&lt;br&gt;Setting this bit to 1 clears the interrupt.&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="23" value="0x0" property="RWC"/>
				<Member name="adpsnsint" description="ADP sense interrupt&lt;br&gt;Setting this bit to 1 clears the interrupt.&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="22" value="0x0" property="RWC"/>
				<Member name="adpprbint" description="ADP probe interrupt&lt;br&gt;Setting this bit to 1 clears the interrupt.&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="21" value="0x0" property="RWC"/>
				<Member name="adpen" description="ADP enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="20" value="0x0" property="RW"/>
				<Member name="adpres" description="ADP reset&lt;br&gt;0: not reset&lt;br&gt;+1: reset&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="19" value="0x0" property="RWC"/>
				<Member name="enasns" description="Sense enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="18" value="0x0" property="RW"/>
				<Member name="enaprb" description="Probe enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Note: This bit is valid only when GOTGCTL[20] (OTG_Ver) is 1." range="17" value="0x0" property="RW"/>
				<Member name="rtim" description="Ramp time&lt;br&gt;The following is the mapping between the values and 32 kHz clock cycle:&lt;br&gt;0x000: 1 cycles&lt;br&gt;0x001: 2 cycles&lt;br&gt;0x002: 3 cycles&lt;br&gt;...&lt;br&gt;0x7FF: 2048 cycles" range="16:6" value="0x000" property="RO"/>
				<Member name="prbper" description="Probe period&lt;br&gt;00: 0.625s to 0.925s (0.775s typically)&lt;br&gt;01: 1.25s to 1.85s (1.55s typically)&lt;br&gt;10: 1.9s to 2.6s (2.275s typically)&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="prbdelta" description="Probe delta&lt;br&gt;The following is the mapping between the values and 32 kHz clock cycle:&lt;br&gt;00: 1 cycle&lt;br&gt;01: 2 cycles&lt;br&gt;10: 3 cycles&lt;br&gt;11: 4 cycles" range="3:2" value="0x0" property="RW"/>
				<Member name="prbdschg" description="Probe discharge&lt;br&gt;TADP_DSCHG time&lt;br&gt;00: 4 ms&lt;br&gt;01: 8 ms&lt;br&gt;10: 16 ms&lt;br&gt;11: 32 ms" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="HPTXFSIZ" description="a TX FIFO configuration register." value="0x00000000" startoffset="0x0100">
				<Member name="ptxfsize" description="Depth of the host periodic TX FIFO, ranging from 16 to 32768" range="31:16" value="0x0000" property="RO/RW"/>
				<Member name="ptxfstaddr" description="Start address for the host periodic TX FIFO" range="15:0" value="0x0000" property="RO/RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="DPTXFSIZN" description="a device periodic TX FIFO-n size register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register is valid only in shared FIFO mode." value="0x00000000" startoffset="0x0104+0x0004*FIFO_num">
				<Member name="dptxfsize" description="Device periodic TX FIFO size, ranging from 4 to 768" range="31:16" value="0x0000" property="RO"/>
				<Member name="dptxfstaddr" description="Start address for the device periodic TX FIFO RAM" range="15:0" value="0x0000" property="RO/RW"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPTXFN" description="a device IN endpoint TX FIFO size register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register is valid only in dedicated FIFO mode." value="0x03000251" startoffset="0x0104+0x0004*FIFO_num">
				<Member name="inepntxfdep" description="Depth of the IN endpoint TX FIFO, ranging from 16 to 32768" range="31:16" value="0x0300" property="RW"/>
				<Member name="inepntxfstaddr" description="Start address for the IN endpoint FIFOn TX RAM" range="15:0" value="0x0251" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
			</RegisterGroup>
			<RegisterGroup name="DCFG" description="a device configuration register." value="0x81000000" startoffset="0x0800">
				<Member name="resvalid" description="Resume time control&lt;br&gt;This bit is valid only when DCFG[ena32khzsusp] is 1." range="31:26" value="0x20" property="RW"/>
				<Member name="perschintvl" description="Ratio of the (micro) frames in scatter/gather DMA mode&lt;br&gt;00: 25% of (micro)frame&lt;br&gt;01: 50% of (micro)frame&lt;br&gt;10: 75% of (micro)frame&lt;br&gt;11: reserved" range="25:24" value="0x1" property="RW"/>
				<Member name="descdma" description="Scatter/Gather DMA enable in device mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x0" property="RW"/>
				<Member name="epmiscnt" description="IN endpoint mismatch statistics" range="22:18" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="17:14" value="0x0" property="RW"/>
				<Member name="endevoutnak" description="Device OUT NAK enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="perfrint" description="Periodic frame interval&lt;br&gt;00: 80% of the (micro)frame interval&lt;br&gt;01: 85%&lt;br&gt;10: 90%&lt;br&gt;11: 95%" range="12:11" value="0x0" property="RW"/>
				<Member name="devaddr" description="Device address" range="10:4" value="0x00" property="RW"/>
				<Member name="ena32khzsusp" description="32 kHz suspend mode enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="nzstsouthshk" description="Non-zero-length status OUT handshake select" range="2" value="0x0" property="RW"/>
				<Member name="devspd" description="Device speed&lt;br&gt;00: high speed (30 MHz or 60 MHz USB 2.0 PHY clock)&lt;br&gt;01: full speed (30 MHz or 60 MHz USB 2.0 PHY clock)&lt;br&gt;10: low speed (6 MHz USB 1.1 transceiver clock)&lt;br&gt;11: full speed (48 MHz USB 1.1 transceiver clock)" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0800"/>
			</RegisterGroup>
			<RegisterGroup name="DCTL" description="a device control register." value="0x00000002" startoffset="0x0804">
				<Member name="reserved" description="Reserved" range="31:18" value="0x0000" property="RW"/>
				<Member name="encontonbna" description="Continue on BNA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" value="0x0" property="RW"/>
				<Member name="nakonbble" description="NAK on babble error&lt;br&gt;0: no operation&lt;br&gt;1: NAK configured on the received babble" range="16" value="0x0" property="RW"/>
				<Member name="ignrfrmnum" description="Whether the number of frames on isochronous endpoints is ignored&lt;br&gt;0: not ignored&lt;br&gt;1: ignored" range="15" value="0x0" property="RW"/>
				<Member name="gmc" description="Global multi count&lt;br&gt;0: invalid&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="14:13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12" value="0x0" property="RW"/>
				<Member name="pwronprgdone" description="Wakeup from the power-down mode&lt;br&gt;0: not woken up&lt;br&gt;1: woken up" range="11" value="0x0" property="RW"/>
				<Member name="cgoutnak" description="Global OUT NAK clear&lt;br&gt;0: no operation&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="sgoutnak" description="Global OUT NAK&lt;br&gt;0: no operation&lt;br&gt;1: configured" range="9" value="0x0" property="WO"/>
				<Member name="cgnpinnak" description="Global non-periodic IN NAK clear&lt;br&gt;0: no operation&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="sgnpinnak" description="Global non-periodic IN NAK&lt;br&gt;0: no operation&lt;br&gt;1: configured" range="7" value="0x0" property="WO"/>
				<Member name="tstctl" description="Test control&lt;br&gt;000: test mode disabled&lt;br&gt;001: Test_J mode&lt;br&gt;010: Test_K mode&lt;br&gt;011: Test_SE0_NAK mode&lt;br&gt;100: Test_Packet mode&lt;br&gt;101: Test_Force_Enable&lt;br&gt;Other values: reserved" range="6:4" value="0x0" property="RW"/>
				<Member name="goutnaksts" description="Global OUT NAK status&lt;br&gt;0: handshake TX&lt;br&gt;1: NAK handshake TX" range="3" value="0x0" property="RO"/>
				<Member name="gnpinnaksts" description="Global non-periodic IN NAK status&lt;br&gt;0: handshake TX&lt;br&gt;1: NAK handshake TX" range="2" value="0x0" property="RO"/>
				<Member name="sftdiscon" description="Soft disconnection&lt;br&gt;0: common mode&lt;br&gt;1: The core drives phy_opmode_o to 2'b01, and then triggers USB disconnection." range="1" value="0x1" property="RW"/>
				<Member name="rmtwkupsig" description="Remote wakeup signal TX&lt;br&gt;0: not woken up remotely&lt;br&gt;1: woken up remotely" range="0" value="0x0" property="RW"/>
				<Register offset="0x0804"/>
			</RegisterGroup>
			<RegisterGroup name="DSTS" description="a device status query register." value="0x0007FF02" startoffset="0x0808">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="RW"/>
				<Member name="devlnsts" description="Logic level of the current USB data line&lt;br&gt;Bit[23]: Logic level of D+&lt;br&gt;Bit[22]: Logic level of D–" range="23:22" value="0x0" property="RO"/>
				<Member name="soffn" description="Number of frames or micro frames in the received SOF packets" range="21:8" value="0x07FF" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0"/>
				<Member name="errticerr" description="Irregular error" range="3" value="0x0" property="RO"/>
				<Member name="enumspd" description="Enumeration speed&lt;br&gt;00: high speed (30 MHz or 60 MHz PHY clock)&lt;br&gt;01: full speed (30 MHz or 60 MHz PHY clock)&lt;br&gt;10: low speed (6 MHz PHY clock).&lt;br&gt;11: full speed (48 MHz PHY clock)." range="2:1" value="0x1" property="RO"/>
				<Member name="suspsts" description="Suspend status. When the suspend conditions are detected, this bit is 1." range="0" value="0x0" property="RO"/>
				<Register offset="0x0808"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPMSK" description="a common interrupt mask register for device IN endpoints." value="0x00000000" startoffset="0x0810">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RW"/>
				<Member name="nakmsk" description="NAK interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:10" value="0x0" property="RW"/>
				<Member name="bnainintrmsk" description="BNA interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="txfifoundrnmsk" description="FIFO underrun interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="inepnakeffmsk" description="IN endpoint NAK effective interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="intknepmismsk" description="IN token received with EP mismatch interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="intkntxfempmsk" description="IN token received when TX FIFO empty interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="timeoutmsk" description="Timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disabled interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0810"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPMSK" description="a common interrupt mask register for device OUT endpoints." value="0x00000000" startoffset="0x0814">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="RW"/>
				<Member name="nyetmsk" description="NYET interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="nakmsk" description="NAK interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="bbleerrmsk" description="Babble error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0"/>
				<Member name="bnaoutintrmsk" description="BNA interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="outpkterrmsk" description="OUT packet error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="back2backsetupmsk" description="Back-to-back setup packets RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="stsphsercvdmsk" description="Status phase RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="outtknepdismsk" description="W OUT token RX when endpoint disabled interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="setupmsk" description="Setup phase done interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disabled interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x0814"/>
			</RegisterGroup>
			<RegisterGroup name="DAINT" description="an interrupt register for all device endpoints." value="0x00000000" startoffset="0x0818">
				<Member name="outepint" description="OUT endpoint interrupt&lt;br&gt;Bit 16: OUT endpoint 0&lt;br&gt;...&lt;br&gt;Bit 31: OUT endpoint 15" range="31:16" value="0x0000" property="RO"/>
				<Member name="inepint" description="IN endpoint interrupt&lt;br&gt;Bit 0: IN endpoint 0&lt;br&gt;...&lt;br&gt;Bit 15: IN endpoint 15" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0818"/>
			</RegisterGroup>
			<RegisterGroup name="DAINTMSK" description="an interrupt mask register for all endpoints." value="0x00000000" startoffset="0x081C">
				<Member name="outepmsk" description="OUT endpoint interrupt mask&lt;br&gt;Bit 16: OUT endpoint 0&lt;br&gt;...&lt;br&gt;Bit 31: OUT endpoint 15" range="31:16" value="0x0000" property="RW"/>
				<Member name="inepmsk" description="IN endpoint interrupt mask&lt;br&gt;Bit 0: IN endpoint 0&lt;br&gt;...&lt;br&gt;Bit 15: IN endpoint 15" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x081C"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR1" description="device IN token sequence learning queue read register 1." value="0x00000000" startoffset="0x0820">
				<Member name="eptkn" description="Endpoint token&lt;br&gt;Bits[31:28]: Endpoint number of token 5&lt;br&gt;Bits[27:24]: Endpoint number of token 4&lt;br&gt;...&lt;br&gt;Bits[15:12]: Endpoint number of token 1&lt;br&gt;Bits[11:8]: Endpoint number of token 0" range="31:8" value="0x000000" property="RO"/>
				<Member name="wrapbit" description="Wrap bit&lt;br&gt;0: The learning queue is cleared&lt;br&gt;1: The write pointer is wrapped." range="7" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="6:5" value="0x0"/>
				<Member name="intknwptr" description="IN token queue write pointer" range="4:0" value="0x00" property="RO"/>
				<Register offset="0x0820"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR2" description="device IN token sequence learning queue read register 2." value="0x00000000" startoffset="0x0824">
				<Member name="eptkn" description="Endpoint token&lt;br&gt;Bits[31:28]: Endpoint number of token 13&lt;br&gt;Bits[27:24]: Endpoint number of token 12&lt;br&gt;...&lt;br&gt;Bits[7:4]: Endpoint number of token 7&lt;br&gt;Bits[3:0]: Endpoint number of token 6" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0824"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR3" description="device IN token sequence learning queue read register 3." value="0x00000000" startoffset="0x0830">
				<Member name="eptkn" description="Endpoint token&lt;br&gt;Bits[31:28]: Endpoint number of token 21&lt;br&gt;Bits[27:24]: Endpoint number of token 20&lt;br&gt;...&lt;br&gt;Bits[7:4]: Endpoint number of token 15&lt;br&gt;Bits[3:0]: Endpoint number of token 14" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0830"/>
			</RegisterGroup>
			<RegisterGroup name="DTKNQR4" description="device IN token sequence learning queue read register 4." value="0x00000000" startoffset="0x0834">
				<Member name="eptkn" description="Endpoint token&lt;br&gt;Bits[31:28]: Endpoint number of token 29&lt;br&gt;Bits[27:24]: Endpoint number of token 28&lt;br&gt;...&lt;br&gt;Bits[7:4]: Endpoint number of token 23&lt;br&gt;Bits[3:0]: Endpoint number of token 22" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x0834"/>
			</RegisterGroup>
			<RegisterGroup name="DVBUSDIS" description="a device Vbus discharge time register." value="0x000017D7" startoffset="0x0828">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="dvbusdis" description="Device Vbus discharge time" range="15:0" value="0x17D7" property="RW"/>
				<Register offset="0x0828"/>
			</RegisterGroup>
			<RegisterGroup name="DVBUSPULSE" description="a device Vbus pulse time register." value="0x000005B8" startoffset="0x082C">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000"/>
				<Member name="dvbuspulse" description="Device Vbus pulse time" range="11:0" value="0x5B8" property="RO"/>
				<Register offset="0x082C"/>
			</RegisterGroup>
			<RegisterGroup name="DTHRCTL" description="a device threshold control register." value="0x0C100020" startoffset="0x0830">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RW"/>
				<Member name="arbprken" description="Arbitrator parking enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="26" value="0x1" property="RW"/>
				<Member name="rxthrlen" description="RX threshold length" range="25:17" value="0x008" property="RW"/>
				<Member name="rxthren" description="RX threshold enable" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:13" value="0x0" property="RW"/>
				<Member name="ahbthrratio" description="AHB threshold ratio&lt;br&gt;00: AHB threshold = MAC threshold&lt;br&gt;01: AHB threshold = MAC threshold/2&lt;br&gt;10: AHB threshold = MAC threshold/4&lt;br&gt;11: AHB threshold = MAC threshold/8" range="12:11" value="0x0" property="RW"/>
				<Member name="txthrlen" description="TX threshold length" range="10:2" value="0x008" property="RW"/>
				<Member name="isothren" description="ISO IN endpoint threshold enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="nonisothren" description="Non-ISO IN endpoint threshold enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0830"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPEMPMSK" description="a FIFO empty interrupt mask register for device IN endpoints." value="0x00000000" startoffset="0x0834">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="ineptxfempmsk" description="IN EP TX FIFO empty interrupt mask&lt;br&gt;Bit 0: IN endpoint 0&lt;br&gt;...&lt;br&gt;Bit 15: IN endpoint 15" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0834"/>
			</RegisterGroup>
			<RegisterGroup name="DEACHINT" description="an interrupt register for each device endpoint." value="0x00000000" startoffset="0x0838">
				<Member name="echoutepint" description="OUT endpoint interrupt&lt;br&gt;Bit 16 controls OUT endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 31 controls OUT endpoint 15." range="31:16" value="0x0000" property="RW"/>
				<Member name="echinepint" description="IN endpoint interrupt&lt;br&gt;Bit 15 controls IN endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 0 controls IN endpoint 15." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0838"/>
			</RegisterGroup>
			<RegisterGroup name="DEACHINTMSK" description="an interrupt mask register for each device endpoint." value="0x00000000" startoffset="0x083C">
				<Member name="echoutepmsk" description="OUT endpoint interrupt mask&lt;br&gt;Bit 16 controls OUT endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 31 controls OUT endpoint 15.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="31:16" value="0x0000" property="RW"/>
				<Member name="echinepmsk" description="IN Endpoint interrupt mask&lt;br&gt;Bit 16 controls IN endpoint 0.&lt;br&gt;...&lt;br&gt;Bit 31 controls IN endpoint 15.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x083C"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPEACHMSKN" description="an interrupt register for device IN endpoint n." value="0x00400000" startoffset="0x0840+0x0004*n">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00100" property="-"/>
				<Member name="nakmsk" description="NAK interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:10" value="0x0" property="-"/>
				<Member name="bnainintrmsk" description="BNA interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="txfifoundrnmsk" description="FIFO underrun interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="-"/>
				<Member name="inepnakeffmsk" description="IN endpoint NAK effective interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="intknepmismsk" description="IN token received with EP mismatch interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="intkntxfempmsk" description="IN token received when TX FIFO empty interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="timeoutmsk" description="Timeout interrupt mask (non-isochronous endpoints)&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disable interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x840"/>
				<Register offset="0x844"/>
				<Register offset="0x848"/>
				<Register offset="0x84c"/>
				<Register offset="0x850"/>
				<Register offset="0x854"/>
				<Register offset="0x858"/>
				<Register offset="0x85c"/>
				<Register offset="0x860"/>
				<Register offset="0x864"/>
				<Register offset="0x868"/>
				<Register offset="0x86c"/>
				<Register offset="0x870"/>
				<Register offset="0x874"/>
				<Register offset="0x878"/>
				<Register offset="0x87c"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPEACHMSKN" description="an interrupt register for device OUT endpoint n." value="0x00800000" startoffset="0x0880+0x0004*n">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00100" property="-"/>
				<Member name="nyetmsk" description="NYET interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="nakmsk" description="NAK interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="bbleerrmsk" description="Babble error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="-"/>
				<Member name="bnaoutintrmsk" description="BNA interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="outpkterrmsk" description="OUT packet error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="-"/>
				<Member name="back2backsetup" description="Back-to-back setup packets RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="5" value="0x0" property="-"/>
				<Member name="outtknepdismsk" description="OUT token RX when endpoint disabled interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="setupmsk" description="Setup phase done interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="ahberrmsk" description="AHB error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="epdisbldmsk" description="Endpoint disabled interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="xfercomplmsk" description="Transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x880"/>
				<Register offset="0x884"/>
				<Register offset="0x888"/>
				<Register offset="0x88c"/>
				<Register offset="0x890"/>
				<Register offset="0x894"/>
				<Register offset="0x898"/>
				<Register offset="0x89c"/>
				<Register offset="0x8a0"/>
				<Register offset="0x8a4"/>
				<Register offset="0x8a8"/>
				<Register offset="0x8ac"/>
				<Register offset="0x8b0"/>
				<Register offset="0x8b4"/>
				<Register offset="0x8b8"/>
				<Register offset="0x8bc"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPCTL0" description="a control register for device control IN endpoint 0." value="0x00008000" startoffset="0x0900">
				<Member name="epena" description="Endpoint enable&lt;br&gt;0: disabled&lt;br&gt;1: transfer completed" range="31" value="0x0" property="RWSC"/>
				<Member name="epdis" description="Endpoint disable&lt;br&gt;This bit is enabled only in DMA mode." range="30" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="29:28" value="0x0" property="-"/>
				<Member name="snak" description="NAK setting" range="27" value="0x0" property="WO"/>
				<Member name="cnak" description="NAK clear" range="26" value="0x0" property="WO"/>
				<Member name="txfnum" description="Number of TX FIFOs" range="25:22" value="0x0" property="RW"/>
				<Member name="stall" description="Stall handshake&lt;br&gt;This bit is cleared when the endpoint receives a setup token." range="21" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="20" value="0x0" property="-"/>
				<Member name="eptype" description="Endpoint type" range="19:18" value="0x0" property="RO"/>
				<Member name="naksts" description="NAK status&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="-"/>
				<Member name="usbactep" description="USB-activated endpoint" range="15" value="0x1" property="RO"/>
				<Member name="nextep" description="Next endpoint&lt;br&gt;This field specifies the ID of the next endpoint that receives data." range="14:11" value="0x0" property="-"/>
				<Member name="reserved" description="Reserved" range="10:2" value="0x000" property="-"/>
				<Member name="mps" description="Minimum packet size&lt;br&gt;00: 64 bytes&lt;br&gt;01: 32 bytes&lt;br&gt;10: 16 bytes&lt;br&gt;11: 8 bytes" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0900"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPCTL0" description="a control register for device control OUT endpoint 0." value="0x00008000" startoffset="0x0B00">
				<Member name="epena" description="Endpoint enable&lt;br&gt;When the scatter/gather DMA is enabled:&lt;br&gt;0: The descriptor structure and the data RX function of the data buffer are disabled.&lt;br&gt;1: The descriptor structure and the data RX function of the data buffer are enabled.&lt;br&gt;When the scatter/gather DMA is disabled:&lt;br&gt;0: The function of receiving data from the USB module to the memory is disabled.&lt;br&gt;1: The function of receiving data from the USB module to the memory is enabled." range="31" value="0x0" property="RWSC"/>
				<Member name="epdis" description="Endpoint disable" range="30" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="29:28" value="0x0" property="-"/>
				<Member name="snak" description="NAK setting" range="27" value="0x0" property="WO"/>
				<Member name="cnak" description="NAK clear" range="26" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved" range="25:22" value="0x0" property="-"/>
				<Member name="stall" description="Stall handshake" range="21" value="0x0" property="RWSC"/>
				<Member name="snp" description="Snoop mode" range="20" value="0x0" property="RW"/>
				<Member name="eptype" description="Endpoint type" range="19:18" value="0x0" property="RO"/>
				<Member name="naksts" description="NAK status&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="-"/>
				<Member name="usbactep" description="USB-activated endpoint" range="15" value="0x1" property="RO"/>
				<Member name="reserved" description="Reserved" range="14:2" value="0x0000" property="-"/>
				<Member name="mps" description="Minimum packet size&lt;br&gt;00: 64 bytes&lt;br&gt;01: 32 bytes&lt;br&gt;10: 16 bytes&lt;br&gt;11: 8 bytes" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0B00"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPCTLN" description="a control register for device IN endpoint n." value="0x00000000" startoffset="0x0900+0x0020*n">
				<Member name="EPEna" description="Endpoint enable&lt;br&gt;When the scatter/gather DMA is enabled:&lt;br&gt;0: The descriptor structure and the data TX function of the data buffer are disabled.&lt;br&gt;1: The descriptor structure and the data TX function of the data buffer are disabled.&lt;br&gt;When the scatter/gather DMA is disabled:&lt;br&gt;0: Data on endpoints is not ready.&lt;br&gt;1: Data on endpoints is ready." range="31" value="0x0" property="RWSC"/>
				<Member name="EPDis" description="Endpoint disable" range="30" value="0x0" property="RWSC"/>
				<Member name="SetD1PID_SetOddFr" description="DATA1 PID/odd frame" range="29" value="0x0" property="WO"/>
				<Member name="SetD0PID_SetEvenFr" description="DATA0 PID or even frame in non-scatter/gather DMA mode&lt;br&gt;Scatter/Gather DMA mode: reserved" range="28" value="0x0" property="WO"/>
				<Member name="SNAK" description="NAK setting" range="27" value="0x0" property="WO"/>
				<Member name="CNAK" description="NAK clear" range="26" value="0x0" property="WO"/>
				<Member name="TxFNum" description="Number of TX FIFOs&lt;br&gt;Shared FIFO operation:&lt;br&gt;0: Non-periodic TX FIFO&lt;br&gt;Other values: specified periodic TX FIFO number&lt;br&gt;Dedicated FIFO operation:&lt;br&gt;Number of FIFOs&lt;br&gt;This field is valid only for IN endpoints." range="25:22" value="0x0" property="RW"/>
				<Member name="Stall" description="Stall handshake (RW)&lt;br&gt;Endpoint control (RWSC)" range="21" value="0x0" property="RW"/>
				<Member name="Snp" description="Snoop mode" range="20" value="0x0" property="RW"/>
				<Member name="EPType" description="Endpoint type&lt;br&gt;00: control&lt;br&gt;01: isochronous&lt;br&gt;10: bulk&lt;br&gt;11: interrupt" range="19:18" value="0x0" property="RW"/>
				<Member name="NAKSts" description="NAK status&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="DPID_EO_FrNum" description="Endpoint data PID&lt;br&gt;0: DATA0&lt;br&gt;1: DATA1&lt;br&gt;Even/Odd frame&lt;br&gt;Non-scatter/gather DMA mode:&lt;br&gt;0: even frame&lt;br&gt;1: odd frame&lt;br&gt;Scatter/Gather DMA mode: reserved" range="16" value="0x0" property="RO"/>
				<Member name="USBActEP" description="USB-activated endpoint" range="15" value="0x0" property="RWSC"/>
				<Member name="NextEp" description="Next endpoint&lt;br&gt;This field specifies the ID of the next endpoint that receives data." range="14:11" value="0x0" property="RW"/>
				<Member name="MPS" description="Maximum packet size" range="10:0" value="0x000" property="RW"/>
				<Register offset="0x900"/>
				<Register offset="0x920"/>
				<Register offset="0x940"/>
				<Register offset="0x960"/>
				<Register offset="0x980"/>
				<Register offset="0x9a0"/>
				<Register offset="0x9c0"/>
				<Register offset="0x9e0"/>
				<Register offset="0xa00"/>
				<Register offset="0xa20"/>
				<Register offset="0xa40"/>
				<Register offset="0xa60"/>
				<Register offset="0xa80"/>
				<Register offset="0xaa0"/>
				<Register offset="0xac0"/>
				<Register offset="0xae0"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPCTLN" description="a control register for device OUT endpoint n." value="0x00000000" startoffset="0x0B00+0x0020*n">
				<Member name="EPEna" description="Endpoint enable&lt;br&gt;When the scatter/gather DMA is enabled:&lt;br&gt;0: The descriptor structure and the data RX function of the data buffer are disabled.&lt;br&gt;1: The descriptor structure and the data RX function of the data buffer are enabled.&lt;br&gt;When the scatter/gather DMA is disabled:&lt;br&gt;0: The function of receiving data from the USB module to the memory is disabled.&lt;br&gt;1: The function of receiving data from the USB module to the memory is enabled." range="31" value="0x0" property="RWSC"/>
				<Member name="EPDis" description="Endpoint disable" range="30" value="0x0" property="RWSC"/>
				<Member name="SetD1PID_SetOddFr" description="DATA1 PID/odd frame" range="29" value="0x0" property="WO"/>
				<Member name="SetD0PID_SetEvenFr" description="DATA0 PID or even frame in non-scatter/gather DMA mode&lt;br&gt;Scatter/Gather DMA mode: reserved" range="28" value="0x0" property="WO"/>
				<Member name="SNAK" description="NAK setting" range="27" value="0x0" property="WO"/>
				<Member name="CNAK" description="NAK clear" range="26" value="0x0" property="WO"/>
				<Member name="TxFNum" description="Number of TX FIFOs&lt;br&gt;Shared FIFO operation:&lt;br&gt;0: Non-periodic TX FIFO&lt;br&gt;Other values: specified periodic TX FIFO number&lt;br&gt;Dedicated FIFO operation:&lt;br&gt;Number of FIFOs&lt;br&gt;This field is valid only for IN endpoints." range="25:22" value="0x0" property="RW"/>
				<Member name="Stall" description="Stall handshake (RW)&lt;br&gt;Endpoint control (RWSC)" range="21" value="0x0" property="RW"/>
				<Member name="Snp" description="Snoop mode" range="20" value="0x0" property="RW"/>
				<Member name="EPType" description="Endpoint type&lt;br&gt;00: control&lt;br&gt;01: isochronous&lt;br&gt;10: bulk&lt;br&gt;11: interrupt" range="19:18" value="0x0" property="RW"/>
				<Member name="NAKSts" description="NAK status&lt;br&gt;0: non-NAK handshake TX&lt;br&gt;1: NAK handshake TX" range="17" value="0x0" property="RO"/>
				<Member name="DPID_EO_FrNum" description="Endpoint data PID&lt;br&gt;0: DATA0&lt;br&gt;1: DATA1&lt;br&gt;Even/Odd frame&lt;br&gt;Non-scatter/gather DMA mode:&lt;br&gt;0: even frame&lt;br&gt;1: odd frame&lt;br&gt;Scatter/Gather DMA mode:&lt;br&gt;Reserved" range="16" value="0x0" property="RO"/>
				<Member name="USBActEP" description="USB-activated endpoint" range="15" value="0x0" property="RWSC"/>
				<Member name="NextEp" description="Next endpoint&lt;br&gt;This field specifies the ID of the next endpoint that receives data." range="14:11" value="0x0" property="RW"/>
				<Member name="MPS" description="Maximum packet size" range="10:0" value="0x000" property="RW"/>
				<Register offset="0xb00"/>
				<Register offset="0xb20"/>
				<Register offset="0xb40"/>
				<Register offset="0xb60"/>
				<Register offset="0xb80"/>
				<Register offset="0xba0"/>
				<Register offset="0xbc0"/>
				<Register offset="0xbe0"/>
				<Register offset="0xc00"/>
				<Register offset="0xc20"/>
				<Register offset="0xc40"/>
				<Register offset="0xc60"/>
				<Register offset="0xc80"/>
				<Register offset="0xca0"/>
				<Register offset="0xcc0"/>
				<Register offset="0xce0"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPINTn" description="an interrupt register for device IN endpoint n." value="0x00000000" startoffset="0x0908+0x0020*n">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="StupPktRcvd" description="Whether setup packets are received&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" value="0x0" property="RWSC"/>
				<Member name="NYETIntrpt" description="NYET interrupt&lt;br&gt;NYET response TX interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RWSC"/>
				<Member name="NAKIntrpt" description="NAK interrupt&lt;br&gt;NAK TX interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RWSC"/>
				<Member name="BbleErrIntrpt" description="Babble error interrupt&lt;br&gt;Endpoint received babble interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RWSC"/>
				<Member name="PktDrpSts" description="Packet drop status interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="10" value="0x0" property="-"/>
				<Member name="BNAIntr" description="BNA interrupt&lt;br&gt;An interrupt is generated when descriptor access is not ready.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RWSC"/>
				<Member name="TxfifoUndrn_OutPktErr" description="FIFO underrun interrupt&lt;br&gt;An interrupt is generated when FIFO underrun occurs.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;-Thresholding enable&lt;br&gt;OUT packet error&lt;br&gt;An interrupt is generated when an overflow or CRC error is detected.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;-Thresholding enable" range="8" value="0x0" property="RWSC"/>
				<Member name="TxFEmp" description="TX FIFO empty status interrupt&lt;br&gt;An interrupt is generated when the TX FIFO is empty or half empty.&lt;br&gt;Note: This bit is valid only for IN endpoints.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="INEPNakEff_Back2BackSETup" description="IN endpoint NAK effective interrupt&lt;br&gt;An interrupt is generated when the IN endpoint bit is set.&lt;br&gt;Back-to-back setup package received interrupt.&lt;br&gt;An interrupt is generated when the core receives more than three back-to-back setup packets.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RWSC"/>
				<Member name="INTknEPMis_StsPhseRcvd" description="An interrupt is generated when the IN tokens with mismatch EP are received.&lt;br&gt;A control write pulse is received.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: A control write pulse is received." range="5" value="0x0" property="RWSC"/>
				<Member name="INTknTXFEmp_OUTTknEPdis" description="An interrupt is generated if IN tokens are received when the corresponding TX FIFO is empty.&lt;br&gt;An interrupt is generated if OUT tokens are received when endpoints are disabled.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RWSC"/>
				<Member name="TimeOUT_SetUp" description="Timeout interrupt&lt;br&gt;An interrupt is generated when a timeout is detected.&lt;br&gt;Setup phase done interrupt.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RWSC"/>
				<Member name="AHBErr" description="AHB error interrupt&lt;br&gt;An interrupt is generated when an AHB error occurs during AHB read/write operations in internal DMA mode.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RWSC"/>
				<Member name="EPDisbld" description="Endpoint disable interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RWSC"/>
				<Member name="XferCompl" description="Transfer completion interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="-"/>
				<Register offset="0x908"/>
				<Register offset="0x928"/>
				<Register offset="0x948"/>
				<Register offset="0x968"/>
				<Register offset="0x988"/>
				<Register offset="0x9a8"/>
				<Register offset="0x9c8"/>
				<Register offset="0x9e8"/>
				<Register offset="0xa08"/>
				<Register offset="0xa28"/>
				<Register offset="0xa48"/>
				<Register offset="0xa68"/>
				<Register offset="0xa88"/>
				<Register offset="0xaa8"/>
				<Register offset="0xac8"/>
				<Register offset="0xae8"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPINTn" description="an interrupt register for device OUT endpoint n." value="0x00000000" startoffset="0x0B08+0x0020*n">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="StupPktRcvd" description="Whether setup packets are received&lt;br&gt;0: no&lt;br&gt;1: yes" range="15" value="0x0" property="RWSC"/>
				<Member name="NYETIntrpt" description="NYET interrupt&lt;br&gt;NYET response TX interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RWSC"/>
				<Member name="NAKIntrpt" description="NAK interrupt&lt;br&gt;NAK TX interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RWSC"/>
				<Member name="BbleErrIntrpt" description="Babble error interrupt&lt;br&gt;Endpoint received babble interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RWSC"/>
				<Member name="PktDrpSts" description="Packet drop status interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RWSC"/>
				<Member name="reserved" description="Reserved" range="10" value="0x0" property="-"/>
				<Member name="BNAIntr" description="BNA interrupt&lt;br&gt;An interrupt is generated when descriptor access is not ready.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RWSC"/>
				<Member name="TxfifoUndrn_OutPktErr" description="FIFO underrun interrupt&lt;br&gt;An interrupt is generated when FIFO underrun occurs.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;-Thresholding enable&lt;br&gt;OUT packet error&lt;br&gt;An interrupt is generated when an overflow or CRC error is detected.&lt;br&gt;The interrupt is valid when the following conditions are met:&lt;br&gt;-Thresholding enable" range="8" value="0x0" property="RWSC"/>
				<Member name="TxFEmp" description="TX FIFO empty status interrupt&lt;br&gt;An interrupt is generated when the TX FIFO is empty or half empty.&lt;br&gt;This bit is valid only for IN endpoints.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="INEPNakEff_Back2BackSETup" description="IN endpoint NAK effective interrupt&lt;br&gt;An interrupt is generated when the IN endpoint bit is set.&lt;br&gt;Back-to-back setup package received interrupt&lt;br&gt;An interrupt is generated when the core receives more than three back-to-back setup packets.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RWSC"/>
				<Member name="INTknEPMis_StsPhseRcvd" description="An interrupt is generated when the IN tokens with mismatch EP are received.&lt;br&gt;A control write pulse is received.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RWSC"/>
				<Member name="INTknTXFEmp_OUTTknEPdis" description="An interrupt is generated if IN tokens are received when the corresponding TX FIFO is empty.&lt;br&gt;An interrupt is generated if OUT tokens are received when endpoints are disabled.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RWSC"/>
				<Member name="TimeOUT_SetUp" description="Timeout interrupt&lt;br&gt;An interrupt is generated when a timeout is detected.&lt;br&gt;Setup phase done interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RWSC"/>
				<Member name="AHBErr" description="AHB error interrupt&lt;br&gt;An interrupt is generated when an AHB error occurs during AHB read/write operations in internal DMA mode.&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RWSC"/>
				<Member name="EPDisbld" description="Endpoint disable interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RWSC"/>
				<Member name="XferCompl" description="Transfer completion interrupt&lt;br&gt;0: An interrupt is cleared.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="-"/>
				<Register offset="0xb08"/>
				<Register offset="0xb28"/>
				<Register offset="0xb48"/>
				<Register offset="0xb68"/>
				<Register offset="0xb88"/>
				<Register offset="0xba8"/>
				<Register offset="0xbc8"/>
				<Register offset="0xbe8"/>
				<Register offset="0xc08"/>
				<Register offset="0xc28"/>
				<Register offset="0xc48"/>
				<Register offset="0xc68"/>
				<Register offset="0xc88"/>
				<Register offset="0xca8"/>
				<Register offset="0xcc8"/>
				<Register offset="0xce8"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPTSIZ0" description="a transfer size register for device IN endpoint 0." value="0x00000000" startoffset="0x0910">
				<Member name="reserved" description="Reserved" range="31:21" value="0x000" property="-"/>
				<Member name="PktCnt" description="Number of packets" range="20:19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:7" value="0x000" property="-"/>
				<Member name="XferSize" description="Transferred data size" range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0910"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPTSIZ0" description="a transfer size register for device OUT endpoint 0." value="0x00000000" startoffset="0x0B10">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="-"/>
				<Member name="SUPCnt" description="Number of setup packets&lt;br&gt;00: 0 packets&lt;br&gt;01: 1 packets&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="30:29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28:20" value="0x000" property="-"/>
				<Member name="PktCnt" description="Number of packets" range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:7" value="0x000" property="-"/>
				<Member name="XferSize" description="Transferred data size" range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0B10"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPTSIZn" description="a transfer size register for device IN endpoint n." value="0x00000000" startoffset="0x0910+0x0020*n">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="mc_rxdpid_supcnt" description="Number of packets (IN endpoint, RW)&lt;br&gt;00: 0 packets&lt;br&gt;01: 1 packets&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets&lt;br&gt;Number of packets (non-periodic IN endpoints, RO)&lt;br&gt;This field is valid only in internal DMA mode.&lt;br&gt;PID of the received data (isochronous OUT endpoints, RO)&lt;br&gt;00: DATA0&lt;br&gt;01: DATA2&lt;br&gt;10: DATA1&lt;br&gt;11: MDATA&lt;br&gt;Number of setup packets (OUT endpoint, RW)&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="30:29" value="0x0" property="RW"/>
				<Member name="PktCnt" description="Number of packets" range="28:19" value="0x000" property="RW"/>
				<Member name="XferSize" description="Transferred data size" range="18:0" value="0x00000" property="RW"/>
				<Register offset="0x910"/>
				<Register offset="0x930"/>
				<Register offset="0x950"/>
				<Register offset="0x970"/>
				<Register offset="0x990"/>
				<Register offset="0x9b0"/>
				<Register offset="0x9d0"/>
				<Register offset="0x9f0"/>
				<Register offset="0xa10"/>
				<Register offset="0xa30"/>
				<Register offset="0xa50"/>
				<Register offset="0xa70"/>
				<Register offset="0xa90"/>
				<Register offset="0xab0"/>
				<Register offset="0xad0"/>
				<Register offset="0xaf0"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPTSIZn" description="a transfer size register for device OUT endpoint n." value="0x00000000" startoffset="0x0B10+0x0020*n">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RW"/>
				<Member name="mc_rxdpid_supcnt" description="Number of packets (IN endpoint, RW)&lt;br&gt;00: 0 packets&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets&lt;br&gt;Number of packets (non-periodic IN endpoints, RO)&lt;br&gt;This field is valid only in internal DMA mode.&lt;br&gt;PID of the received data (isochronous OUT endpoints, RO)&lt;br&gt;00: DATA0&lt;br&gt;01: DATA2&lt;br&gt;10: DATA1&lt;br&gt;11: MDATA&lt;br&gt;Number of setup packets (OUT endpoint, RW)&lt;br&gt;01: 1 packet&lt;br&gt;10: 2 packets&lt;br&gt;11: 3 packets" range="30:29" value="0x0" property="RW"/>
				<Member name="PktCnt" description="Number of packets" range="28:19" value="0x000" property="RW"/>
				<Member name="XferSize" description="Transferred data size" range="18:0" value="0x00000" property="RW"/>
				<Register offset="0xb10"/>
				<Register offset="0xb30"/>
				<Register offset="0xb50"/>
				<Register offset="0xb70"/>
				<Register offset="0xb90"/>
				<Register offset="0xbb0"/>
				<Register offset="0xbd0"/>
				<Register offset="0xbf0"/>
				<Register offset="0xc10"/>
				<Register offset="0xc30"/>
				<Register offset="0xc50"/>
				<Register offset="0xc70"/>
				<Register offset="0xc90"/>
				<Register offset="0xcb0"/>
				<Register offset="0xcd0"/>
				<Register offset="0xcf0"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPDMAN" description="a DMA address register for device IN endpoint n." value="0x00000000" startoffset="0x0914+0x0020*n">
				<Member name="dmaaddr" description="DMA address" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x914"/>
				<Register offset="0x934"/>
				<Register offset="0x954"/>
				<Register offset="0x974"/>
				<Register offset="0x994"/>
				<Register offset="0x9b4"/>
				<Register offset="0x9d4"/>
				<Register offset="0x9f4"/>
				<Register offset="0xa14"/>
				<Register offset="0xa34"/>
				<Register offset="0xa54"/>
				<Register offset="0xa74"/>
				<Register offset="0xa94"/>
				<Register offset="0xab4"/>
				<Register offset="0xad4"/>
				<Register offset="0xaf4"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPDMAN" description="a DMA address register for device OUT endpoint n." value="0x00000000" startoffset="0x0B14+0x0020*n">
				<Member name="dmaaddr" description="DMA address" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0xb14"/>
				<Register offset="0xb34"/>
				<Register offset="0xb54"/>
				<Register offset="0xb74"/>
				<Register offset="0xb94"/>
				<Register offset="0xbb4"/>
				<Register offset="0xbd4"/>
				<Register offset="0xbf4"/>
				<Register offset="0xc14"/>
				<Register offset="0xc34"/>
				<Register offset="0xc54"/>
				<Register offset="0xc74"/>
				<Register offset="0xc94"/>
				<Register offset="0xcb4"/>
				<Register offset="0xcd4"/>
				<Register offset="0xcf4"/>
			</RegisterGroup>
			<RegisterGroup name="DIEPDMABN" description="a DMA buffer address register for device IN endpoint n." value="0x00000000" startoffset="0x091C+0x0020*n">
				<Member name="DMABufferAddr" description="DMA buffer address" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x91c"/>
				<Register offset="0x93c"/>
				<Register offset="0x95c"/>
				<Register offset="0x97c"/>
				<Register offset="0x99c"/>
				<Register offset="0x9bc"/>
				<Register offset="0x9dc"/>
				<Register offset="0x9fc"/>
				<Register offset="0xa1c"/>
				<Register offset="0xa3c"/>
				<Register offset="0xa5c"/>
				<Register offset="0xa7c"/>
				<Register offset="0xa9c"/>
				<Register offset="0xabc"/>
				<Register offset="0xadc"/>
				<Register offset="0xafc"/>
			</RegisterGroup>
			<RegisterGroup name="DOEPDMABN" description="a DMA buffer address register for device OUT endpoint n." value="0x00000000" startoffset="0x0B1C+0x0020*n">
				<Member name="DMABufferAddr" description="DMA buffer address" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xb1c"/>
				<Register offset="0xb3c"/>
				<Register offset="0xb5c"/>
				<Register offset="0xb7c"/>
				<Register offset="0xb9c"/>
				<Register offset="0xbbc"/>
				<Register offset="0xbdc"/>
				<Register offset="0xbfc"/>
				<Register offset="0xc1c"/>
				<Register offset="0xc3c"/>
				<Register offset="0xc5c"/>
				<Register offset="0xc7c"/>
				<Register offset="0xc9c"/>
				<Register offset="0xcbc"/>
				<Register offset="0xcdc"/>
				<Register offset="0xcfc"/>
			</RegisterGroup>
			<RegisterGroup name="DTXFSTSn" description="a TX FIFO status register for device IN endpoints." value="0x00000000" startoffset="0x0938">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="INEPTxFSpcAvail" description="Available space for the IN endpoint TX FIFO&lt;br&gt;0x0: The endpoint TX FIFO is full.&lt;br&gt;0x1: One word is available.&lt;br&gt;0x2: Two words are available.&lt;br&gt;0xn: n words (0 ≤ n ≤ 32768) are available.&lt;br&gt;0x8000: 32768 words are available.&lt;br&gt;Other values: reserved" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0938"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB Host" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9890000"/>
			<Module baseAddress="0xF9930000"/>
			<RegisterGroup name="INSNREG00" description="a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="-"/>
				<Member name="debug" description="For debugging only" range="19:14" value="0x00" property="RW"/>
				<Member name="val" description="Micro-frame counter&lt;br&gt;This field is used only for simulation. In normal cases, the micro-frame length is 125 μs defined in the protocol. During simulation, the micro-frame length can be shortened by configuring this field to reduce the simulation time." range="13:1" value="0x0000" property="RW"/>
				<Member name="en" description="Register enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG01" description="INTNREG01 is a PBUF out/in threshold register." value="0x00200020" startoffset="0x94">
				<Member name="out_threshold" description="TX threshold&lt;br&gt;If the data amount in the PBUF is above the TX threshold, data starts to be transmitted. The depth is measured by 32 bits." range="31:16" value="0x0020" property="RW"/>
				<Member name="in_threshold" description="RX threshold&lt;br&gt;If the data amount in the PBUF is above the RX threshold, data is read from the PBUF. The depth is measured by 32 bits." range="15:0" value="0x0020" property="RW"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG02" description="a PBUF depth configuration register." value="0x00000080" startoffset="0x98">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="-"/>
				<Member name="pbuf_depth" description="PBUF depth. The depth is measured by 32 bits." range="11:0" value="0x080" property="RW"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG03" description="an interrupt memory transfer enable register." value="0x00000001" startoffset="0x9C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="dis" description="256 MHz clock check enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="ctrl" description="Line state ignore during TESTSE0 NAK" range="13" value="0x0" property="RW"/>
				<Member name="val" description="TX-TX turnaround delay attach" range="12:10" value="0x0" property="RW"/>
				<Member name="fetch" description="Periodic frames list RX" range="9" value="0x0" property="RW"/>
				<Member name="offset" description="Available time offset" range="8:1" value="0x00" property="RW"/>
				<Member name="brk_en" description="Interrupt memory transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RO"/>
				<Register offset="0x9C"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG04" description="a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="-"/>
				<Member name="auto_en" description="Automatic feature enable&lt;br&gt;0: enabled (default). The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit." range="5" value="0x0" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable&lt;br&gt;0: enabled&lt;br&gt;1: disable" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG05" description="a control and status register. It is used to read or write to PHY registers." value="0x40001000" startoffset="0xA4">
				<Member name="reserved" description="Reserved" range="31:18" value="0x1000" property="-"/>
				<Member name="vbusy" description="The value 1 indicates that hardware is writing data. This bit is cleared only when the process is complete." range="17" value="0x0" property="RO"/>
				<Member name="vport" description="Port ID. It cannot exceed the supported number of ports." range="16:13" value="0x0" property="RW"/>
				<Member name="vcontrol_loadm" description="Load enable&lt;br&gt;0: enabled&lt;br&gt;1: disable" range="12" value="0x1" property="RW"/>
				<Member name="vcontrol" description="Port control signal" range="11:8" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="Port status signal" range="7:0" value="0x00" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG06" description="an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="Whether an AHB error occurs&lt;br&gt;0: no&lt;br&gt;1: yes" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:12" value="0x00000" property="-"/>
				<Member name="hbusrt_err" description="hbrust value during control transfer when an AHB error occurs" range="11:9" value="0x0" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during the current burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00?0x10: valid&lt;br&gt;0x11?0x1F: reserved" range="8:4" value="0x00" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during the current burst transfer when an AHB error occurs" range="3:0" value="0x0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG07" description="an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during control transfer when an AHB error occurs" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IO Config" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A21000"/>
			<RegisterGroup name="ioshare_0" description="a multiplexing control register for the EBI_DQ7 pin." value="0x00001F00" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_0_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="ioctrl_0_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ7 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA7 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_0_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA7 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="-"/>
				<Member name="ioshare_0" description="Multiplexing control for the EBI_DQ7 pin&lt;br&gt;00: EBI_DQ7&lt;br&gt;01: SDIO1_CDATA7&lt;br&gt;10: BOOT_SEL0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_1" description="a multiplexing control register for the EBI_DQ6 pin." value="0x00000F00" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_1_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_1_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ6 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA6 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_1_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA6 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_1" description="Multiplexing control for the EBI_DQ6 pin&lt;br&gt;0: EBI_DQ6&lt;br&gt;1: SDIO1_CDATA6" range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_2" description="a multiplexing control register for the EBI_DQ5 pin." value="0x00000F00" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_2_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_2_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ5 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA5 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_2_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA5 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_2" description="Multiplexing control for the EBI_DQ5 pin&lt;br&gt;0: EBI_DQ5&lt;br&gt;1: SDIO1_CDATA5" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_3" description="a multiplexing control register for the EBI_DQ4 pin." value="0x00000F00" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_3_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_3_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ4 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA4 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_3_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA4 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_3" description="Multiplexing control for the EBI_DQ4 pin&lt;br&gt;0: EBI_DQ4&lt;br&gt;1: SDIO1_CDATA4" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_4" description="a multiplexing control register for the EBI_DQ3 pin." value="0x00F00F00" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00780" property="-"/>
				<Member name="ioctrl_4_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_4_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ3 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA3 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_4_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA3 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_4" description="Multiplexing control for the EBI_DQ3 pin&lt;br&gt;0: EBI_DQ3&lt;br&gt;1: SDIO1_CDATA3" range="0" value="0x0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_5" description="a multiplexing control register for the EBI_DQ2 pin." value="0x00F00F00" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00780" property="-"/>
				<Member name="ioctrl_5_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_5_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ2 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA2 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_5_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA2 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_5" description="Multiplexing control of the EBI_DQ2 pin&lt;br&gt;0: EBI_DQ2&lt;br&gt;1: SDIO1_CDATA2" range="0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_6" description="a multiplexing control register for the EBI_DQ1 pin." value="0x00F00F00" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00780" property="-"/>
				<Member name="ioctrl_6_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_6_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ1 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA1 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_6_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA1 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_6" description="Multiplexing control for the EBI_DQ1 pin&lt;br&gt;0: EBI_DQ1&lt;br&gt;1: SDIO1_CDATA1" range="0" value="0x0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_7" description="a multiplexing control register for the EBI_DQ0 pin" value="0x00F00F00" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00780" property="-"/>
				<Member name="ioctrl_7_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_7_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_DQ0 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_7_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CDATA0 function:&lt;br&gt;The value 1 is recommended for the 2-layer PCB in 3.3 V mode. &lt;br&gt;The value 0 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_7" description="Multiplexing control for the EBI_DQ0 pin&lt;br&gt;0: EBI_DQ0&lt;br&gt;1: SDIO1_CDATA0" range="0" value="0x0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_8" description="a multiplexing control register for the NF_WEN pin." value="0x00000500" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000"/>
				<Member name="ioctrl_8_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_8_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_WEN function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x2" property="RW"/>
				<Member name="ioctrl_8_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_8" description="Multiplexing control for the NF_WEN pin&lt;br&gt;00: NF_WEN&lt;br&gt;01: SDIO1_CARD_DETECT&lt;br&gt;10: GPIO0_0&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_9" description="a multiplexing control register for the NF_ALE pin." value="0x00000700" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_9_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_9_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_ALE function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_9_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CARD_POWER_EN function:&lt;br&gt;The value 1 is recommended in 3.3 V mode.&lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_9" description="Multiplexing control for the NF_ALE pin&lt;br&gt;00: NF_ALE&lt;br&gt;01: SDIO1_CARD_POWER_EN&lt;br&gt;10: GPIO0_1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_10" description="a multiplexing control register for the NF_CLE pin." value="0x00000700" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000"/>
				<Member name="ioctrl_10_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_10_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_CLE function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_10_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CWPR function:&lt;br&gt;The value 1 is recommended in 3.3 V mode.&lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_10" description="Multiplexing control for the NF_CLE pin&lt;br&gt;00: NF_CLE&lt;br&gt;01: SDIO1_CWPR&lt;br&gt;10: GPIO0_2&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_11" description="a multiplexing control register for the NF_CSN0 pin." value="0x00001F00" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000"/>
				<Member name="ioctrl_11_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="ioctrl_11_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_CSN0 function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CCMD function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_11_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CCMD function:&lt;br&gt;The value 1 is recommended in 3.3 V mode.&lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_11" description="Multiplexing control for the NF_CSN0 pin&lt;br&gt;0: NF_CSN0&lt;br&gt;1: SDIO1_CCMD" range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_12" description="a multiplexing control register for the NF_REN pin." value="0x00000D00" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000"/>
				<Member name="ioctrl_12_PU" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_12_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_REN function:&lt;br&gt;The value 111 is recommended for the 2-layer PCB.&lt;br&gt;The value 110 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as the SDIO1_CCLK_OUT function:&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 010 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x6" property="RW"/>
				<Member name="ioctrl_12_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_CCLK_OUT function:&lt;br&gt;The value 1 is recommended in 3.3 V mode.&lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="-"/>
				<Member name="ioshare_12" description="Multiplexing control for the NF_REN pin&lt;br&gt;0: NF_REN&lt;br&gt;1: SDIO1_CCLK_OUT" range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_13" description="a multiplexing control register for the NF_RDY0 pin." value="0x00001700" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_13_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_13_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the NF_RDY0 function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_13_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO1_RST function:&lt;br&gt;The value 0 is recommended for the 2-layer PCB.&lt;br&gt;The value 1 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_13" description="Multiplexing control for the NF_RDY0 pin&lt;br&gt;0: NF_RDY0&lt;br&gt;1: SDIO1_RST" range="0" value="0x0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_21" description="a multiplexing control register for the JTAG_TMS pin." value="0x00001700" startoffset="0x054">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_21_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_21_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_21_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_21" description="Multiplexing control for the JTAG_TMS pin&lt;br&gt;000: JTAG_TMS&lt;br&gt;101: GPIO0_4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_22" description="a multiplexing control register for the JTAG_TRSTN pin." value="0x00001700" startoffset="0x058">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000"/>
				<Member name="ioctrl_22_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_22_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_22_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_22" description="Multiplexing control for the JTAG_TRSTN pin&lt;br&gt;000: JTAG_TRSTN&lt;br&gt;101: GPIO0_5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_23" description="a multiplexing control register for the JTAG_TCK pin." value="0x00001700" startoffset="0x05C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_23_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_23_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_23_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_23" description="Multiplexing control for the JTAG_TCK pin&lt;br&gt;000: JTAG_TCK&lt;br&gt;101: GPIO0_6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_24" description="a multiplexing control register for the JTAG_TDI pin." value="0x00001700" startoffset="0x060">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_24_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_24_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_24_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_24" description="Multiplexing control for the JTAG_TDI pin&lt;br&gt;000: JTAG_TDI&lt;br&gt;101: GPIO0_7&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_25" description="a multiplexing control register for the JTAG_TDO pin." value="0x00000700" startoffset="0x064">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000"/>
				<Member name="ioctrl_25_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_25_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_25_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_25" description="Multiplexing control for the JTAG_TDO pin&lt;br&gt;000: JTAG_TDO&lt;br&gt;101: GPIO2_0&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x064"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_31" description="a multiplexing control register for the I2C2_SCL pin." value="0x00000700" startoffset="0x07C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_31_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_31_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_31_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_31" description="Multiplexing control for the I2C2_SCL pin&lt;br&gt;000: PMC_PWM0&lt;br&gt;100: I2C2_SCL&lt;br&gt;110: GPIO2_6&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_32" description="a multiplexing control register for the I2C2_SDA pin." value="0x00000700" startoffset="0x080">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_32_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_32_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_32_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_32" description="Multiplexing control for the I2C2_SDA pin&lt;br&gt;000: PMC_PWM1&lt;br&gt;001: GPIO2_7&lt;br&gt;100: I2C2_SDA&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x080"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_43" description="a multiplexing control register for the SPDIF_OUT pin." value="0x00001700" startoffset="0x0AC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_43_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_43_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_43_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_43" description="Multiplexing control for the SPDIF_OUT pin&lt;br&gt;00: reserved&lt;br&gt;01: SPDIF_OUT&lt;br&gt;10: GPIO4_2&lt;br&gt;11: BOOT_SEL1" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0AC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_44" description="Ioshare_44 is a multiplexing control register for the MUTE_CTRL pin." value="0x00000700" startoffset="0x0B0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_44_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_44_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_44_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_44" description="Multiplexing control for the MUTE_CTRL pin&lt;br&gt;0: GPIO4_3&lt;br&gt;1: MUTE_CTRL" range="0" value="0x0" property="RW"/>
				<Register offset="0x0B0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_45" description="a multiplexing control register for the HDMITX_SDA pin." value="0x00000700" startoffset="0x0B4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_45_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_45_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_45_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_45" description="Multiplexing control for the HDMITX_SDA pin&lt;br&gt;000: reserved&lt;br&gt;001: HDMITX_SDA&lt;br&gt;010: GPIO4_4&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0B4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_46" description="a multiplexing control register for the HDMITX_SCL pin." value="0x00000700" startoffset="0x0B8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_46_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_46_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_46_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" value="0x00" property="RW"/>
				<Member name="ioshare_46" description="Multiplexing control for the HDMITX_SCL pin&lt;br&gt;001: HDMITX_SCL&lt;br&gt;010: GPIO4_5&lt;br&gt;Other values: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0B8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_47" description="Ioshare_47 is a multiplexing control register for the HDMITX_HOTPLUG pin." value="0x00000700" startoffset="0x0BC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_47_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_47_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_47_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_47" description="Multiplexing control for the HDMITX_HOTPLUG pin.&lt;br&gt;01: HDMITX_HOTPLUG&lt;br&gt;10: GPIO4_6&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0BC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_48" description="a multiplexing control register for the HDMITX_CEC pin." value="0x00000700" startoffset="0x0C0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_48_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_48_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_48_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_48" description="Multiplexing control for the HDMITX_CEC pin&lt;br&gt;01: HDMITX_CEC&lt;br&gt;10: GPIO4_7&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0C0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_54" description="a multiplexing control register for the FE_LED_ACT pin." value="0x00000700" startoffset="0x0D8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_54_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_54_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_54_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_54" description="Multiplexing control for the FE_LED_ACT pin&lt;br&gt;01: FE_LED_ACT&lt;br&gt;10: GPIO2_1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0D8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_55" description="a multiplexing control register for the FE_LED_BASE pin." value="0x00000700" startoffset="0x0DC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_55_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_55_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_55_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_55" description="Multiplexing control for the FE_LED_BASE pin&lt;br&gt;0: GPIO2_2&lt;br&gt;1: FE_LED_BASE" range="0" value="0x0" property="RW"/>
				<Register offset="0x0DC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_56" description="a multiplexing control register for the SDIO0_CWPR pin." value="0x00000700" startoffset="0x0E0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_56_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_56_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_56_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_56" description="Multiplexing control for the SDIO0_CWPR pin&lt;br&gt;0: GPIO2_3&lt;br&gt;1: SDIO0_CWPR" range="0" value="0x0" property="RW"/>
				<Register offset="0x0E0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_57" description="a multiplexing control register for the SDIO0_CDATA1 pin." value="0x00000F00" startoffset="0x0E4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_57_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_57_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA1 function:&lt;br&gt;The value 111 is recommended in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 100 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_57_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA1 function:&lt;br&gt;The value 1 is recommended in 3.3 V mode. &lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_57" description="Multiplexing control for the SDIO0_CDATA1 pin&lt;br&gt;0: GPIO3_0&lt;br&gt;1: SDIO0_CDATA1" range="0" value="0x0" property="RW"/>
				<Register offset="0x0E4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_58" description="a multiplexing control register for the SDIO0_CDATA0 pin." value="0x00000F00" startoffset="0x0E8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_58_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_58_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA0 function:&lt;br&gt;The value 111 is recommended in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 100 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_58_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA0 function:&lt;br&gt;The value 1 is recommended in 3.3 V mode. &lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_58" description="Multiplexing control for the SDIO0_CDATA0 pin&lt;br&gt;0: GPIO3_1&lt;br&gt;1: SDIO0_CDATA0" range="0" value="0x0" property="RW"/>
				<Register offset="0x0E8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_59" description="a multiplexing control register for the SDIO0_CCLK_OUT pin." value="0x00000F00" startoffset="0x0EC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_59_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_59_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CCLK_OUT function:&lt;br&gt;The value 110 is recommended for the 2-layer PCB in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 4-layer PCB in 3.3 V mode.&lt;br&gt;The value 011 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_59_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO0_CCLK_OUT function:&lt;br&gt;The value 1 is recommended in 3.3 V mode.&lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_59" description="Multiplexing control for the SDIO0_CCLK_OUT pin&lt;br&gt;0: GPIO3_2&lt;br&gt;1: SDIO0_CCLK_OUT" range="0" value="0x0" property="RW"/>
				<Register offset="0x0EC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_60" description="a multiplexing control register for the SDIO0_CCMD pin." value="0x00000F00" startoffset="0x0F0">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_60_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_60_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CCMD function:&lt;br&gt;The value 111 is recommended in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 100 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_60_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO0_CCMD function:&lt;br&gt;The value 1 is recommended in 3.3 V mode. &lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_60" description="Multiplexing control for the SDIO0_CCMD pin&lt;br&gt;0: GPIO3_3&lt;br&gt;1: SDIO0_CCMD" range="0" value="0x0" property="RW"/>
				<Register offset="0x0F0"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_61" description="a multiplexing control register for the SDIO0_CDATA3 pin." value="0x00000F00" startoffset="0x0F4">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_61_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_61_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA3 function:&lt;br&gt;The value 111 is recommended in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 100 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_61_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA3 function:&lt;br&gt;The value 1 is recommended in 3.3 V mode. &lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_61" description="Multiplexing control for the SDIO0_CDATA3 pin&lt;br&gt;0: GPIO3_4&lt;br&gt;1: SDIO0_CDATA3" range="0" value="0x0" property="RW"/>
				<Register offset="0x0F4"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_62" description="a multiplexing control register for the SDIO0_CDATA2 pin." value="0x00000F00" startoffset="0x0F8">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_62_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="ioctrl_62_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA2 function:&lt;br&gt;The value 111 is recommended in 3.3 V mode.&lt;br&gt;The value 101 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 100 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 111 is recommended." range="11:9" value="0x7" property="RW"/>
				<Member name="ioctrl_62_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;When this pin is multiplexed as the SDIO0_CDATA2 function:&lt;br&gt;The value 1 is recommended in 3.3 V mode. &lt;br&gt;The value 0 is recommended in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 1 is recommended." range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_62" description="Multiplexing control for the SDIO0_CDATA2 pin&lt;br&gt;0: GPIO3_5&lt;br&gt;1: SDIO0_CDATA2" range="0" value="0x0" property="RW"/>
				<Register offset="0x0F8"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_63" description="a multiplexing control register for the SDIO0_CARD_DETECT pin." value="0x00000700" startoffset="0x0FC">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_63_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_63_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_63_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_63" description="Multiplexing control for the SDIO0_CARD_DETECT pin&lt;br&gt;0: GPIO3_6&lt;br&gt;1: SDIO0_CARD_DETECT" range="0" value="0x0" property="RW"/>
				<Register offset="0x0FC"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_64" description="a multiplexing control register for the SDIO0_CARD_POWER_EN pin." value="0x00000700" startoffset="0x100">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_64_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_64_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SDIO0_CARD_POWER_EN function:&lt;br&gt;The value 11 is recommended in 3.3 V mode.&lt;br&gt;The value 11 is recommended for the 2-layer PCB in 1.8 V mode.&lt;br&gt;The value 10 is recommended for the 4-layer PCB in 1.8 V mode.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_64_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_64" description="Multiplexing control for the SDIO0_CARD_POWER_EN pin&lt;br&gt;0: GPIO3_7&lt;br&gt;1: SDIO0_CARD_POWER_EN" range="0" value="0x0" property="RW"/>
				<Register offset="0x100"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_78" description="a multiplexing control register for the USB_BOOT pin." value="0x00001700" startoffset="0x138">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_78_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_78_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_78_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_78" description="Multiplexing control for the USB_BOOT pin&lt;br&gt;0: USB_BOOT&lt;br&gt;1: GPIO2_5" range="0" value="0x0" property="RW"/>
				<Register offset="0x138"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_79" description="a multiplexing control register for the SPI_SCLK pin." value="0x00000700" startoffset="0x13C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_79_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_79_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the SPI_SCLK function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_79_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_79" description="Multiplexing control for the SPI_SCLK pin&lt;br&gt;00: GPIO0_3&lt;br&gt;01: SPI_SCLK&lt;br&gt;10: UART2_CTSN&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x13C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_80" description="a multiplexing control register for the SPI_SDO pin." value="0x00000700" startoffset="0x140">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_80_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_80_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_80_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_80" description="Multiplexing control for the SPI_SDO pin&lt;br&gt;00: GPIO4_0&lt;br&gt;01: SPI_SDO&lt;br&gt;10: UART2_RXD&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x140"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_81" description="a multiplexing control register for the SPI_SDI pin." value="0x00000700" startoffset="0x144">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_81_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_81_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_81_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_81" description="Multiplexing control for the SPI_SDI pin&lt;br&gt;00: GPIO4_1&lt;br&gt;01: SPI_SDI&lt;br&gt;10: UART2_TXD&lt;br&gt;11: I2C1_SCL" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x144"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_82" description="a multiplexing control register for the SPI_CSN0 pin." value="0x00000700" startoffset="0x148">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_82_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_82_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_82_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" value="0x00" property="RW"/>
				<Member name="ioshare_82" description="Multiplexing control for the SPI_CSN0 pin&lt;br&gt;00: GPIO6_0&lt;br&gt;01: SPI_CSN0&lt;br&gt;10: UART2_RTSN&lt;br&gt;11: I2C1_SDA" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x148"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_83" description="a multiplexing control register for the SPI_CSN1 pin." value="0x00000700" startoffset="0x14C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_83_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_83_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_83_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_83" description="Multiplexing control for the SPI_CSN1 pin&lt;br&gt;0: GPIO6_1&lt;br&gt;1: SPI_CSN1" range="0" value="0x0" property="RW"/>
				<Register offset="0x14C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_84" description="a multiplexing control register for the SLIC_RST pin." value="0x00000700" startoffset="0x150">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_84_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_84_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_84_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_84" description="Multiplexing control for the SLIC_RST pin&lt;br&gt;0: GPIO6_2&lt;br&gt;1: SLIC_RST" range="0" value="0x0" property="RW"/>
				<Register offset="0x150"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_85" description="a multiplexing control register for the I2S0_BCLK pin." value="0x00000700" startoffset="0x154">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_85_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_85_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the I2S0_BCLK function:&lt;br&gt;The value 11 is recommended for the 2-layer PCB.&lt;br&gt;The value 10 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_85_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_85" description="Multiplexing control for the I2S0_BCLK pin&lt;br&gt;0: GPIO6_3&lt;br&gt;1: I2S0_BCLK" range="0" value="0x0" property="RW"/>
				<Register offset="0x154"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_86" description="a multiplexing control register for the I2S0_WS pin." value="0x00000700" startoffset="0x158">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_86_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_86_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_86_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_86" description="Multiplexing control for the I2S0_WS pin&lt;br&gt;0: GPIO6_4&lt;br&gt;1: I2S0_WS" range="0" value="0x0" property="RW"/>
				<Register offset="0x158"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_87" description="a multiplexing control register for the I2S0_DOUT0 pin." value="0x00000700" startoffset="0x15C">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_87_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_87_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_87_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_87" description="Multiplexing control for the I2S0_DOUT0 pin&lt;br&gt;0: GPIO6_5&lt;br&gt;1: I2S0_DOUT0" range="0" value="0x0" property="RW"/>
				<Register offset="0x15C"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_88" description="a multiplexing control register for the I2S0_MCLK pin." value="0x00000700" startoffset="0x160">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_88_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_88_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is multiplexed as the I2S0_MCLK function:&lt;br&gt;The value 10 is recommended for the 2-layer PCB.&lt;br&gt;The value 01 is recommended for the 4-layer PCB.&lt;br&gt;When this pin is multiplexed as other functions, the value 11 is recommended." range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_88_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_88" description="Multiplexing control for the I2S0_MCLK pin&lt;br&gt;0: GPIO6_6&lt;br&gt;1: I2S0_MCLK" range="0" value="0x0" property="RW"/>
				<Register offset="0x160"/>
			</RegisterGroup>
			<RegisterGroup name="ioshare_89" description="a multiplexing control register for the I2S0_DIN0 pin." value="0x00000700" startoffset="0x164">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="-"/>
				<Member name="ioctrl_89_PD" description="Pull-up enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="ioctrl_89_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="10:9" value="0x3" property="RW"/>
				<Member name="ioctrl_89_SR" description="Slew rate control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (recommended)" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="ioshare_89" description="Multiplexing control for the I2S0_DIN0 pin&lt;br&gt;0: GPIO6_7&lt;br&gt;1: I2S0_DIN0" range="0" value="0x0" property="RW"/>
				<Register offset="0x164"/>
			</RegisterGroup>
			<RegisterGroup name="SC_IO_REUSE_SEL" description="&lt;B&gt;CAUTION&lt;/B&gt;The base address for SC_IO_REUSE_SEL is 0xF800_0000, which is different from that for other registers.SC_IO_REUSE_SEL is an MCU subsystem pin multiplexing control register.&lt;/li&gt;&lt;/ul&gt;" value="0x00380000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:18" value="0x000E" property="RW"/>
				<Member name="led_data_padctrl_PD" description="LED_DATA pull-down control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit must be set to 1 for the 32-bit DDR with the quad flat package (QFP) 216." range="17" value="0x0" property="RW"/>
				<Member name="led_clk_padctrl_PD" description="LED_CLK pull-down control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;This bit must be set to 1 for the 32-bit DDR with the QFP216 package." range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" value="0x0" property="RW"/>
				<Member name="stb_gpio_sel" description="Multiplexing control for the STANDBY_PWROFF pin&lt;br&gt;0: STANDBY_PWROFF&lt;br&gt;1: GPIO5_0" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:11" value="0x0" property="RW"/>
				<Member name="ir_gpio_sel" description="Multiplexing control for the IR_IN pin&lt;br&gt;0: IR_IN&lt;br&gt;1: GPIO5_1" range="10" value="0x0" property="RW"/>
				<Member name="csn0_gpio_sel" description="Multiplexing control for the LED_CSN0 pin&lt;br&gt;00: LED_KEY0&lt;br&gt;01: GPIO5_2&lt;br&gt;10: RSTN_IN" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="RW"/>
				<Member name="data_gpio_sel" description="Multiplexing control for the LED_DATA pin&lt;br&gt;0: GPIO5_5&lt;br&gt;1: LED DATA" range="5" value="0x0" property="RW"/>
				<Member name="clk_gpio_sel" description="Multiplexing control for the LED_CLK pin&lt;br&gt;0: GPIO5_6&lt;br&gt;1: LED CLK" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RW"/>
				<Member name="uart_txd_gpio_sel" description="Multiplexing control for the UART0_TXD pin&lt;br&gt;0: UART0_TXD&lt;br&gt;1: UART1_TXD" range="1" value="0x0" property="RW"/>
				<Member name="uart_rxd_gpio_sel" description="Multiplexing control for the UART0_RXD pin&lt;br&gt;0: UART0_RXD&lt;br&gt;1: UART1_RXD" range="0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
