# 11. RV32 Machine Language

Computer only understands 1s and 0s

RISC-V’s 32b instruction words are divided into <mark style="color:red;">fields</mark>.&#x20;

<mark style="color:yellow;">**opname rd rs1 rs2**</mark>

<figure><img src=".gitbook/assets/image (89).png" alt=""><figcaption></figcaption></figure>

<table data-header-hidden><thead><tr><th width="223"></th><th></th></tr></thead><tbody><tr><td>R-Format</td><td>Register-register arithmetic operations</td></tr><tr><td>I-Format</td><td>Register-immediate arithmetic operations; Loads</td></tr><tr><td>S-Format</td><td>Stores</td></tr><tr><td>B-Format</td><td>Branches (minor variant of S-format)</td></tr><tr><td>U-Format</td><td>20-bit upper immediate instructions</td></tr><tr><td>J-Format</td><td>Jumps (minor variant of U-format)</td></tr></tbody></table>

## R-Format: Arithmetic

Register-Register Arithmetic Instructions

<mark style="color:yellow;">add, sub, sll, slt, sltu, xor, srl, sra, or, and</mark>

* slt: set if less than, set a register to 1 or 0 to show the relation between two values

opcode:0b0110011

<mark style="color:yellow;">**opname rd rs1 rs2**</mark>

<figure><img src=".gitbook/assets/image (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

## I-Format: Imme-Arithmetic

Immediate Fields Instruction

<mark style="color:yellow;">addi, slti, sltiu, xori, ori, andi, slli, srli, srai</mark>

opcode: 0b0010011

<mark style="color:yellow;">**opname rd rs1 imm**</mark>

<figure><img src=".gitbook/assets/image (2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

Imm\[11:0] holds 12-bit-wide immediate values:

* Values in range \[-2048, +2047]
* CPU sign-extends to 32 bits before use in an arithmetic operation
* How to handle immediates > 12 bits? (With U-Format)

## I-Format: Load

Load Instructions Are Also I-Format

lb, lh, lw, lbu, lhu

opcode: 0b0000011

Load address = (Base Register) + (Immediate Offset)

<mark style="color:yellow;">**loadop rd imm(rs1)**</mark>

* sign extend and zero extend

## S-Format: Store

S-Format Instruction Layout

sb, sh, sw

opcode: 0b0100011

Store address = (Base Register) + (Immediate Offset)

<mark style="color:yellow;">**storeop rs2 imm(rs1)**</mark>

<figure><img src=".gitbook/assets/image (3) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

## The Program Counter (PC)

* <mark style="color:red;">PC-Relative Addressing</mark>: Supply a signed offset to update PC.&#x20;
  * PC = PC + byte\_offset
  * “Position-Independent Code”: If all of code moves, relative offsets don’t change!
  * Branches generally change the PC by a small amount, therefore in RISC-V instructions we encode relative offsets as signed immediates.
* Contrast with: Absolute Addressing Supply new address to overwrite PC.&#x20;
  * PC = new\_address&#x20;
  * Use sparingly: Brittle to code movement/need to build 32-bit immediate (more later)

## B-Format: Branch

<mark style="color:red;">In units of 2 bytes (16-bit “half-words”)</mark>.&#x20;

beq, bne, blt, bge, bltu, bgeu

opcode: 0b1100011

close to S-Format

<mark style="color:yellow;">**opname rs1 rs2 Label**</mark>

<figure><img src=".gitbook/assets/image (4) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

Immediate represents relative offset in increments of 2 bytes (“half-words”)

* To compute new PC: PC = PC + byte\_offset. (Multiply the offset by 2 before adding to the PC)
* 12 immediate bits imply ±2^10 32-bit instructions reachable:&#x20;
  * 1 bit: 2’s complement (allow +/– offset)&#x20;
  * 1 bit: half-word/16-b instruction support
  * ±2^10 32-bit = 2^1 \* 2^10 \* 2^2 = 2^13, total 13bits, but LSB is not saved.

<figure><img src=".gitbook/assets/image (5) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

Conditionally Branching Even Further

* Conditional Branches are typically used for if-else statements, for/while loops.&#x20;
  * Usually pretty small (<50 lines of C code)&#x20;
* B-Format has limited range:&#x20;
  * ± 2^10 32-bit instructions from current instruction&#x20;
* What if destination is further away?
  * Enter the unconditional jump!
  *   Code:

      <pre><code><strong># use branch to jump far? no possible
      </strong><strong>beq x10, x0, far
      </strong><strong># next instr
      </strong>
      # jump far
      <strong>    bne x10, x0, next
      </strong>    j far
      next: # next instr
      </code></pre>

## J-Format

jal

opcode: 0b1101111

* Call a function (and simultaneously save return address in named register) \
  `jal ra FuncLabel`
* Unconditional branch j pseudoinstruction: jump and discard return address
  *   Often used to conditionally branch further than B-Types\
      `j Label`

      `jal x0 Label`

<figure><img src=".gitbook/assets/image (6) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

* To compute new PC:  PC = PC + byte\_offset. (Multiply the offset by 2 before adding to the PC)
* 20 immediate bits imply ±2^18 32-bit instructions reachable:
  * 1 bit: 2’s complement (allow +/– offset),&#x20;
  * 1 bit: half-word/16-b instruction support
* Immediate bit encoding optimized to reduce HW cost

## U-Format: Long Immediates

“Upper Immediate” instructions:

<mark style="color:yellow;">lui</mark>, opcode 0b0110111

<mark style="color:yellow;">auipc</mark>, opcode 0b0010111

<mark style="color:yellow;">**opname rd immed**</mark>

<figure><img src=".gitbook/assets/image (7) (1) (1) (1) (1) (1) (1) (1) (1) (1).png" alt=""><figcaption></figcaption></figure>

<mark style="color:yellow;">**lui rd,immed (**</mark>rd = immed << 12<mark style="color:yellow;">**)**</mark>

## lui together with an addi

<mark style="color:yellow;">lui</mark> together with an <mark style="color:yellow;">addi</mark> (to set lower 12 bits) can create any 32-bit value in a register:

```wasm
lui x10, 0x87654     # x10 = 0x87654000
addi x10, x10, 0x321 # x10 = 0x87654321
```

### Special Case

How should we set the immediate 0xB0BACAFE? addi sign-extends the 12-bit immediate. If “sign bit” set, subtracts 1 from the upper 20-bits!

```wasm
lui x10, 0xB0BAC        # x10 = 0xB0BAC000
addi x10, x10, 0xAFE    # x10 = 0xB0BABAFE
```

#### Solution:&#x20;

If 12-bit immediate is <mark style="color:red;">negative</mark>, add 1 to the upper 20-bit load.

```wasm
lui x10, 0xB0BAD     # x10 = 0xB0BAD000
addi x10, x10, 0xAFE # x10 = 0xB0BACAFE
```

<mark style="color:yellow;">**li rd immed**</mark>

The li pseudoinstruction (Load Immediate) resolves to lui + addi as needed, e.g., li x10,0x87654321

<mark style="color:red;">Use pseudoinstructions!</mark> <mark style="color:yellow;">li</mark> <mark style="color:red;">automatically handles this edge case.</mark>

## auipc: loads the PC into the Register File

<mark style="color:yellow;">**auipc rd immed**</mark>

rd = PC + (immed << 12)

The auipc instruction Adds an Upper Immediate to the PC.

Example:&#x20;

```wasm
auipc x5, 0xABCDE # x5 = PC + 0xABCDE000 
Label: auipc x5, 0 # puts address of Label in x5 
```

In Practice:&#x20;

Loads the PC into a register accessible by other instructions.

auipc is most often used together with jalr to do PC-relative addressing with super large offsets.

## jalr: I-Format

opcode: 0b1100111

<mark style="color:yellow;">**jalr rd rs1 imm(**</mark>Jump And Link Register<mark style="color:yellow;">**)**</mark>

* Write address of the following instruction to rd.rd = PC + 4
* Jump to rs1 + imm. PC = rs1 + imm

Unlike B-type, J-type, <mark style="color:red;">jalr will not multiply imm by 2</mark>. Immediate offset therefore must be written in units of bytes.

{% hint style="danger" %}
Unlike jal (relative to PC), <mark style="color:red;">jalr addresses are relative to rs1</mark>, which is modifiable by arithmetic instructions to do bigger jumps!
{% endhint %}

#### Use cases:&#x20;

* Return to caller: `jr ra (jalr x0, ra, 0)`
*   Call a function (and save return address) at any 32-bit absolute address. \
    `lui x1 <hi20bits>`

    `jalr ra x1 <lo12bits>`
*   Jump PC-relative with a 32-bit offset.\
    `auipc x1 <hi20bits>`

    `jalr x0 x1 <lo12bits>`
