--------------- Build Started: 10/11/2018 12:41:03 Project: proyecto4, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\nikod\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\nikod\Documents\Sistemas Embebidos\RTC-para-detector-y-registrador-de-picos\proyecto4.cydsn\proyecto4.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\nikod\Documents\Sistemas Embebidos\RTC-para-detector-y-registrador-de-picos\proyecto4.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_1.vplus" on TopDesign is unconnected.
 * C:\Users\nikod\Documents\Sistemas Embebidos\RTC-para-detector-y-registrador-de-picos\proyecto4.cydsn\TopDesign\TopDesign.cysch (Signal: Net_45)
 * C:\Users\nikod\Documents\Sistemas Embebidos\RTC-para-detector-y-registrador-de-picos\proyecto4.cydsn\TopDesign\TopDesign.cysch (Shape_42.2)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\, Rx_1(0), Tx_1(0)
Info: plm.M0038: The pin named \LCD:LCDPort(0)\ at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Info: apr.M0002: Analog signal "Net_45" is connected to one terminal only. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/11/2018 12:41:28 ---------------
