
5_WorkingWithUart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000268  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000400  08000400  00001400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000408  08000408  00001410  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000408  08000408  00001410  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000408  08000410  00001410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000408  08000408  00001408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800040c  0800040c  0000140c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000410  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000410  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001410  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000058e  00000000  00000000  00001440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000287  00000000  00000000  000019ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00001c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000005e  00000000  00000000  00001ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e952  00000000  00000000  00001d46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000c89  00000000  00000000  00010698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000539a8  00000000  00000000  00011321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00064cc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000140  00000000  00000000  00064d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00064e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003e8 	.word	0x080003e8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080003e8 	.word	0x080003e8

080001d8 <uart_flush>:
#include "uart.h"

#define SR_TC (1U << 6)

static void uart_flush(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
    while (!(USART2->SR & SR_TC));
 80001dc:	bf00      	nop
 80001de:	4b06      	ldr	r3, [pc, #24]	@ (80001f8 <uart_flush+0x20>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d0f9      	beq.n	80001de <uart_flush+0x6>
}
 80001ea:	bf00      	nop
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	40004400 	.word	0x40004400

080001fc <uart_write_string>:

static void uart_write_string(const char *s)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
    while (*s)
 8000204:	e006      	b.n	8000214 <uart_write_string+0x18>
    {
        write_uart(*s++);
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	1c5a      	adds	r2, r3, #1
 800020a:	607a      	str	r2, [r7, #4]
 800020c:	781b      	ldrb	r3, [r3, #0]
 800020e:	4618      	mov	r0, r3
 8000210:	f000 f86e 	bl	80002f0 <write_uart>
    while (*s)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d1f4      	bne.n	8000206 <uart_write_string+0xa>
    }
}
 800021c:	bf00      	nop
 800021e:	bf00      	nop
 8000220:	3708      	adds	r7, #8
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
	...

08000228 <main>:


int main(void){
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0

	uart2_tx_init();
 800022e:	f000 f815 	bl	800025c <uart2_tx_init>

	while(1){
		uart_write_string("ABC\n\r");
 8000232:	4808      	ldr	r0, [pc, #32]	@ (8000254 <main+0x2c>)
 8000234:	f7ff ffe2 	bl	80001fc <uart_write_string>
		uart_flush();
 8000238:	f7ff ffce 	bl	80001d8 <uart_flush>
		for (int i = 0; i < 100000; i++);
 800023c:	2300      	movs	r3, #0
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	e002      	b.n	8000248 <main+0x20>
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	3301      	adds	r3, #1
 8000246:	607b      	str	r3, [r7, #4]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a03      	ldr	r2, [pc, #12]	@ (8000258 <main+0x30>)
 800024c:	4293      	cmp	r3, r2
 800024e:	ddf8      	ble.n	8000242 <main+0x1a>
		uart_write_string("ABC\n\r");
 8000250:	e7ef      	b.n	8000232 <main+0xa>
 8000252:	bf00      	nop
 8000254:	08000400 	.word	0x08000400
 8000258:	0001869f 	.word	0x0001869f

0800025c <uart2_tx_init>:
	write_uart(ch);
	return ch;
}

void uart2_tx_init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	/***************Configure GPIO PIN*******************/
	/*1.Enable clock to GPIO PA2*/
	RCC->AHB1ENR |= GPIOAEN;
 8000260:	4b1f      	ldr	r3, [pc, #124]	@ (80002e0 <uart2_tx_init+0x84>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000264:	4a1e      	ldr	r2, [pc, #120]	@ (80002e0 <uart2_tx_init+0x84>)
 8000266:	f043 0301 	orr.w	r3, r3, #1
 800026a:	6313      	str	r3, [r2, #48]	@ 0x30

	/*2.Set PA2 to alternate function mode*/
	GPIOA->MODER |=  (1U<<5);
 800026c:	4b1d      	ldr	r3, [pc, #116]	@ (80002e4 <uart2_tx_init+0x88>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a1c      	ldr	r2, [pc, #112]	@ (80002e4 <uart2_tx_init+0x88>)
 8000272:	f043 0320 	orr.w	r3, r3, #32
 8000276:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<4);
 8000278:	4b1a      	ldr	r3, [pc, #104]	@ (80002e4 <uart2_tx_init+0x88>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a19      	ldr	r2, [pc, #100]	@ (80002e4 <uart2_tx_init+0x88>)
 800027e:	f023 0310 	bic.w	r3, r3, #16
 8000282:	6013      	str	r3, [r2, #0]

	/*3.Set PA2 TO MODE AF7(UART2_TX*/
	GPIOA->AFR[0] &= ~(1U<<11);
 8000284:	4b17      	ldr	r3, [pc, #92]	@ (80002e4 <uart2_tx_init+0x88>)
 8000286:	6a1b      	ldr	r3, [r3, #32]
 8000288:	4a16      	ldr	r2, [pc, #88]	@ (80002e4 <uart2_tx_init+0x88>)
 800028a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800028e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<10);
 8000290:	4b14      	ldr	r3, [pc, #80]	@ (80002e4 <uart2_tx_init+0x88>)
 8000292:	6a1b      	ldr	r3, [r3, #32]
 8000294:	4a13      	ldr	r2, [pc, #76]	@ (80002e4 <uart2_tx_init+0x88>)
 8000296:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800029a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<9);
 800029c:	4b11      	ldr	r3, [pc, #68]	@ (80002e4 <uart2_tx_init+0x88>)
 800029e:	6a1b      	ldr	r3, [r3, #32]
 80002a0:	4a10      	ldr	r2, [pc, #64]	@ (80002e4 <uart2_tx_init+0x88>)
 80002a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<8);
 80002a8:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <uart2_tx_init+0x88>)
 80002aa:	6a1b      	ldr	r3, [r3, #32]
 80002ac:	4a0d      	ldr	r2, [pc, #52]	@ (80002e4 <uart2_tx_init+0x88>)
 80002ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002b2:	6213      	str	r3, [r2, #32]

	/***************Configure Uart Module****************/
	/*4. Enable clock access to uart2*/
	RCC->APB1ENR |= UART2EN;
 80002b4:	4b0a      	ldr	r3, [pc, #40]	@ (80002e0 <uart2_tx_init+0x84>)
 80002b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002b8:	4a09      	ldr	r2, [pc, #36]	@ (80002e0 <uart2_tx_init+0x84>)
 80002ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002be:	6413      	str	r3, [r2, #64]	@ 0x40
	/*5. Set Baudrate*/
	set_baud(CLK, UART_BAUDRATE);
 80002c0:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80002c4:	4808      	ldr	r0, [pc, #32]	@ (80002e8 <uart2_tx_init+0x8c>)
 80002c6:	f000 f82b 	bl	8000320 <set_baud>

	/*6. Set transfer direction*/
	USART2->CR1 = CR1_TE;
 80002ca:	4b08      	ldr	r3, [pc, #32]	@ (80002ec <uart2_tx_init+0x90>)
 80002cc:	2208      	movs	r2, #8
 80002ce:	60da      	str	r2, [r3, #12]

	/*7. Enable uart module*/
	USART2->CR1 |= CR1_UE;
 80002d0:	4b06      	ldr	r3, [pc, #24]	@ (80002ec <uart2_tx_init+0x90>)
 80002d2:	68db      	ldr	r3, [r3, #12]
 80002d4:	4a05      	ldr	r2, [pc, #20]	@ (80002ec <uart2_tx_init+0x90>)
 80002d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002da:	60d3      	str	r3, [r2, #12]
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	40023800 	.word	0x40023800
 80002e4:	40020000 	.word	0x40020000
 80002e8:	00f42400 	.word	0x00f42400
 80002ec:	40004400 	.word	0x40004400

080002f0 <write_uart>:

void write_uart(int ch)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	/*wait for txe empty*/
	while(!(USART2->SR & SR_TXE));
 80002f8:	bf00      	nop
 80002fa:	4b08      	ldr	r3, [pc, #32]	@ (800031c <write_uart+0x2c>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000302:	2b00      	cmp	r3, #0
 8000304:	d0f9      	beq.n	80002fa <write_uart+0xa>

	/*write the data register*/
	USART2->DR = (ch & 0xff);
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	4a04      	ldr	r2, [pc, #16]	@ (800031c <write_uart+0x2c>)
 800030a:	b2db      	uxtb	r3, r3
 800030c:	6053      	str	r3, [r2, #4]
}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40004400 	.word	0x40004400

08000320 <set_baud>:




static void set_baud(uint32_t periph_clk, uint32_t baudrate)
{
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
	USART2->BRR = ((periph_clk + (baudrate/2U))/baudrate);
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	085a      	lsrs	r2, r3, #1
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	441a      	add	r2, r3
 8000332:	4905      	ldr	r1, [pc, #20]	@ (8000348 <set_baud+0x28>)
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	fbb2 f3f3 	udiv	r3, r2, r3
 800033a:	608b      	str	r3, [r1, #8]
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	40004400 	.word	0x40004400

0800034c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800034c:	480d      	ldr	r0, [pc, #52]	@ (8000384 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800034e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000350:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000354:	480c      	ldr	r0, [pc, #48]	@ (8000388 <LoopForever+0x6>)
  ldr r1, =_edata
 8000356:	490d      	ldr	r1, [pc, #52]	@ (800038c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000358:	4a0d      	ldr	r2, [pc, #52]	@ (8000390 <LoopForever+0xe>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800035c:	e002      	b.n	8000364 <LoopCopyDataInit>

0800035e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800035e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000362:	3304      	adds	r3, #4

08000364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000368:	d3f9      	bcc.n	800035e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800036a:	4a0a      	ldr	r2, [pc, #40]	@ (8000394 <LoopForever+0x12>)
  ldr r4, =_ebss
 800036c:	4c0a      	ldr	r4, [pc, #40]	@ (8000398 <LoopForever+0x16>)
  movs r3, #0
 800036e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000370:	e001      	b.n	8000376 <LoopFillZerobss>

08000372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000374:	3204      	adds	r2, #4

08000376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000378:	d3fb      	bcc.n	8000372 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800037a:	f000 f811 	bl	80003a0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800037e:	f7ff ff53 	bl	8000228 <main>

08000382 <LoopForever>:

LoopForever:
  b LoopForever
 8000382:	e7fe      	b.n	8000382 <LoopForever>
  ldr   r0, =_estack
 8000384:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800038c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000390:	08000410 	.word	0x08000410
  ldr r2, =_sbss
 8000394:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000398:	2000001c 	.word	0x2000001c

0800039c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800039c:	e7fe      	b.n	800039c <ADC_IRQHandler>
	...

080003a0 <__libc_init_array>:
 80003a0:	b570      	push	{r4, r5, r6, lr}
 80003a2:	4d0d      	ldr	r5, [pc, #52]	@ (80003d8 <__libc_init_array+0x38>)
 80003a4:	4c0d      	ldr	r4, [pc, #52]	@ (80003dc <__libc_init_array+0x3c>)
 80003a6:	1b64      	subs	r4, r4, r5
 80003a8:	10a4      	asrs	r4, r4, #2
 80003aa:	2600      	movs	r6, #0
 80003ac:	42a6      	cmp	r6, r4
 80003ae:	d109      	bne.n	80003c4 <__libc_init_array+0x24>
 80003b0:	4d0b      	ldr	r5, [pc, #44]	@ (80003e0 <__libc_init_array+0x40>)
 80003b2:	4c0c      	ldr	r4, [pc, #48]	@ (80003e4 <__libc_init_array+0x44>)
 80003b4:	f000 f818 	bl	80003e8 <_init>
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	10a4      	asrs	r4, r4, #2
 80003bc:	2600      	movs	r6, #0
 80003be:	42a6      	cmp	r6, r4
 80003c0:	d105      	bne.n	80003ce <__libc_init_array+0x2e>
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c8:	4798      	blx	r3
 80003ca:	3601      	adds	r6, #1
 80003cc:	e7ee      	b.n	80003ac <__libc_init_array+0xc>
 80003ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80003d2:	4798      	blx	r3
 80003d4:	3601      	adds	r6, #1
 80003d6:	e7f2      	b.n	80003be <__libc_init_array+0x1e>
 80003d8:	08000408 	.word	0x08000408
 80003dc:	08000408 	.word	0x08000408
 80003e0:	08000408 	.word	0x08000408
 80003e4:	0800040c 	.word	0x0800040c

080003e8 <_init>:
 80003e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ea:	bf00      	nop
 80003ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ee:	bc08      	pop	{r3}
 80003f0:	469e      	mov	lr, r3
 80003f2:	4770      	bx	lr

080003f4 <_fini>:
 80003f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003f6:	bf00      	nop
 80003f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003fa:	bc08      	pop	{r3}
 80003fc:	469e      	mov	lr, r3
 80003fe:	4770      	bx	lr
