m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/simulation/modelsim
vadder_8bit
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1702049585
!i10b 1
!s100 EZH92N3NRkX5E5zY0Cc;c3
IMSIkcomRG7Qz=MiGo?HjF2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_8bit_sv_unit
S1
R0
w1700424044
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/adder_8bit.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/adder_8bit.sv
L0 2
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1702049585.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/adder_8bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/adder_8bit.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5
Z8 tCvgOpt 0
vfulladder
R1
Z9 !s110 1702049586
!i10b 1
!s100 SOiGdQZ001D=6N:PUl?fd0
INd?lPKX]N=^n5OFW:=WcF0
R3
!s105 fulladder_sv_unit
S1
R0
w1700423989
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/fulladder.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/fulladder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/fulladder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/fulladder.sv|
!i113 1
R6
R7
R8
vhex_ssd
R1
R9
!i10b 1
!s100 O`@B;j9zH3fn^N=8i17^]2
IG5^C^jL2FJU>HF=XKYMDd2
R3
!s105 hex_ssd_sv_unit
S1
R0
w1700423920
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/hex_ssd.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/hex_ssd.sv
L0 1
R4
r1
!s85 0
31
!s108 1702049586.000000
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/hex_ssd.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/hex_ssd.sv|
!i113 1
R6
R7
R8
vpart5
R1
R2
!i10b 1
!s100 _Zk`QEek>;iaZ``9:?;lH0
ICP=AQ<K:IUzakR>o=J4>_1
R3
!s105 part5_sv_unit
S1
R0
w1700424390
8C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/part5.sv
FC:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/part5.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/part5.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5|C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part5/part5.sv|
!i113 1
R6
R7
R8
