|w1|w2|p|r_reg1|r_reg2|w_reg1|w_reg2|w_data1|w_data2|delay|r_data1|r_data2
1 1 0 0000 0001 0000 0001 0000 0001 15 ns 0000 0001 initial (read and write at same location).                 
0 0 0 0000 0001 0000 0001 0000 0001 15 ns 0000 0001 reading only.                                             
1 1 0 0000 0001 1000 1001 1000 1001 15 ns 0000 0001 read and write at different regs.                     
0 0 0 1000 1001 1000 1001 1000 1001 15 ns 1000 1001 read only.                                           
1 1 0 1101 1101 1101 1101 1111 0011 15 ns 1111 1111 read write same reg (priority for reg1).                 
1 1 1 1101 1101 1101 1101 1111 0011 15 ns 0011 0011 read write same reg (priority for reg2).                 
1 0 1 1001 1001 1001 1001 1001 0111 15 ns 1001 1001 priority for reg2 with w2 disabled.                                   
1 0 0 1001 1001 1001 1001 1001 0111 15 ns 1001 1001 priority for reg1 with w2 disabled.                                   
0 1 0 1001 1001 1001 1001 1001 0111 15 ns 0111 0111 priority for reg1 with w1 disabled.                                   
0 1 1 1001 1001 1001 1001 1001 0111 15 ns 0111 0111 priority for reg2 with w1 disabled.                                   
1 1 1 1101 1001 1100 0011 1010 1011 15 ns 0011 0111 read write all different regs.                         
0 0 1 1100 0011 1100 0011 1010 1011 15 ns 1010 1011 verify last write.                                            
